 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : top_sa_2D
Version: K-2015.06-SP2-1
Date   : Fri Jan 22 13:17:27 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2399/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2404/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[24]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[24]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2446/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2449/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[17]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[17]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2416/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2419/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[19]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[19]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2460/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2463/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[23]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[23]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2500/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2504/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[31]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[31]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2518/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2520/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[30]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[30]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2509/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2512/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[29]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[29]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2451/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2453/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[18]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[18]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2408/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2411/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[22]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[22]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2432/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2435/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[21]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[21]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2474/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2479/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[28]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[28]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2484/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2487/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[27]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[27]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2440/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2445/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[26]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[26]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U2423/Y (OAI21X2_HVT)                              0.15       1.55 r
  core/U2428/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_7_0_reg[25]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[25]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1107/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1109/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[20]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[20]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1128/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1132/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[31]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[31]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1152/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1154/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[30]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[30]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U594/Y (OAI21X2_HVT)                               0.15       1.55 f
  core/U1146/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[29]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[29]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1082/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1084/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[18]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[18]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1159/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1162/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[28]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[28]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1101/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1106/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[27]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[27]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1074/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1079/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[26]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[26]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1136/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1139/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[25]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[25]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1064/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1067/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[23]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[23]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1031/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1036/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[22]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[22]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1089/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1092/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[21]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[21]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1054/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1057/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[19]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[19]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1044/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1049/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[24]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[24]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U278/Y (NAND2X0_HVT)                               0.04       1.21 r
  core/U275/Y (NAND2X0_HVT)                               0.05       1.26 f
  core/U235/Y (AO21X1_HVT)                                0.09       1.35 f
  core/U120/Y (INVX4_HVT)                                 0.05       1.40 r
  core/U1093/Y (OAI21X2_HVT)                              0.15       1.55 f
  core/U1096/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_0_0_reg[17]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[17]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1616/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U386/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[20]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[20]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1701/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U383/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[31]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[31]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1685/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U385/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[29]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[29]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1707/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U384/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[30]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[30]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1692/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U379/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[27]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[27]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1670/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U380/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[26]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[26]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1712/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U378/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[28]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[28]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1649/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U381/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[25]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[25]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1636/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U377/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[23]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[23]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1656/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U376/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[21]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[21]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1663/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U375/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[22]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[22]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1660/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U374/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[19]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[19]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1665/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U373/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[24]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[24]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1652/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U372/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[17]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[17]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U191/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[45] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[45] (Tile)                     0.00       0.81 f
  core/U1569/Y (NOR2X0_HVT)                               0.12       0.93 r
  core/U1580/Y (INVX0_HVT)                                0.04       0.97 f
  core/U1583/Y (AO21X1_HVT)                               0.10       1.07 f
  core/U1586/Y (AOI21X1_HVT)                              0.12       1.19 r
  core/U1587/Y (OA21X1_HVT)                               0.08       1.27 r
  core/U1609/Y (AND2X2_HVT)                               0.13       1.41 r
  core/U1622/Y (OAI21X2_HVT)                              0.16       1.57 f
  core/U382/Y (XOR3X2_HVT)                                0.10       1.67 r
  core/temp_io_out_c_3_0_reg[18]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[18]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U665/Y (OA21X1_HVT)                                0.14       1.39 r
  core/U1868/Y (OAI21X2_HVT)                              0.16       1.55 f
  core/U1871/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[28]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[28]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U665/Y (OA21X1_HVT)                                0.14       1.39 r
  core/U1808/Y (OAI21X2_HVT)                              0.16       1.55 f
  core/U1811/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[26]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[26]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U665/Y (OA21X1_HVT)                                0.14       1.39 r
  core/U1783/Y (OAI21X2_HVT)                              0.16       1.55 f
  core/U1786/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[23]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[23]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U665/Y (OA21X1_HVT)                                0.14       1.39 r
  core/U1794/Y (OAI21X2_HVT)                              0.16       1.55 f
  core/U1797/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[22]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[22]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U665/Y (OA21X1_HVT)                                0.14       1.39 r
  core/U1802/Y (OAI21X2_HVT)                              0.16       1.55 f
  core/U1805/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[19]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[19]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U665/Y (OA21X1_HVT)                                0.14       1.39 r
  core/U1788/Y (OAI21X2_HVT)                              0.16       1.55 f
  core/U1791/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[24]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[24]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U96/Y (OA21X2_HVT)                                 0.12       1.55 f
  core/U94/Y (XNOR2X2_HVT)                                0.13       1.67 r
  core/temp_io_out_c_6_0_reg[23]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[23]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U99/Y (OA21X2_HVT)                                 0.12       1.55 f
  core/U97/Y (XNOR2X2_HVT)                                0.13       1.67 r
  core/temp_io_out_c_6_0_reg[22]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[22]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U102/Y (OA21X2_HVT)                                0.12       1.55 f
  core/U100/Y (XNOR2X2_HVT)                               0.13       1.67 r
  core/temp_io_out_c_6_0_reg[21]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[21]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U361/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U75/Y (NAND2X0_HVT)                                0.08       1.53 f
  core/U1329/Y (XNOR2X2_HVT)                              0.14       1.67 r
  core/temp_io_out_c_1_0_reg[31]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[31]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U357/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U73/Y (NAND2X0_HVT)                                0.08       1.53 f
  core/U1320/Y (XNOR2X2_HVT)                              0.14       1.67 r
  core/temp_io_out_c_1_0_reg[30]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[30]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U358/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U74/Y (NAND2X0_HVT)                                0.08       1.53 f
  core/U1343/Y (XNOR2X2_HVT)                              0.14       1.67 r
  core/temp_io_out_c_1_0_reg[29]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[29]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U351/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U350/Y (NAND2X0_HVT)                               0.08       1.53 f
  core/U112/Y (XNOR2X2_HVT)                               0.14       1.67 r
  core/temp_io_out_c_1_0_reg[20]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[20]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U614/Y (OA21X1_HVT)                                0.14       1.38 r
  core/U1813/Y (OAI21X2_HVT)                              0.16       1.54 f
  core/U1815/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[18]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[18]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U614/Y (OA21X1_HVT)                                0.14       1.38 r
  core/U1831/Y (OAI21X2_HVT)                              0.16       1.54 f
  core/U1834/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[27]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[27]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U614/Y (OA21X1_HVT)                                0.14       1.38 r
  core/U1820/Y (OAI21X2_HVT)                              0.16       1.54 f
  core/U1823/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[21]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[21]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U614/Y (OA21X1_HVT)                                0.14       1.38 r
  core/U1824/Y (OAI21X2_HVT)                              0.16       1.54 f
  core/U1827/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[17]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[17]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_5/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_5/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.80 r
  core/mesh_7_5/tile_0_0/io_out_c[40] (PE_64)             0.00       0.80 r
  core/mesh_7_5/io_out_c_0[40] (Tile)                     0.00       0.80 r
  core/U1971/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U42/Y (INVX1_HVT)                                  0.05       0.94 r
  core/U246/Y (AO21X1_HVT)                                0.11       1.05 r
  core/U244/Y (NAND2X0_HVT)                               0.05       1.10 f
  core/U258/Y (NAND2X0_HVT)                               0.06       1.17 r
  core/U257/Y (AO21X1_HVT)                                0.12       1.28 r
  core/U256/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U110/Y (INVX4_HVT)                                 0.05       1.42 f
  core/U401/Y (OA21X1_HVT)                                0.11       1.53 f
  core/U388/Y (XOR2X2_HVT)                                0.14       1.67 r
  core/temp_io_out_c_5_0_reg[17]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[17]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U140/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U390/Y (XOR3X2_HVT)                                0.11       1.69 f
  core/temp_io_out_c_6_0_reg[28]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[28]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U142/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U391/Y (XOR3X2_HVT)                                0.11       1.69 f
  core/temp_io_out_c_6_0_reg[27]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[27]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U141/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U392/Y (XOR3X2_HVT)                                0.11       1.69 f
  core/temp_io_out_c_6_0_reg[26]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[26]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U143/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U394/Y (XOR3X2_HVT)                                0.11       1.69 f
  core/temp_io_out_c_6_0_reg[30]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[30]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U147/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U79/Y (XOR3X2_HVT)                                 0.11       1.69 f
  core/temp_io_out_c_6_0_reg[19]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[19]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U149/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U393/Y (XOR3X2_HVT)                                0.11       1.69 f
  core/temp_io_out_c_6_0_reg[31]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[31]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U148/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U80/Y (XOR3X2_HVT)                                 0.11       1.69 f
  core/temp_io_out_c_6_0_reg[18]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[18]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.16       0.45 f
  core/mesh_7_5/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.61 r
  core/mesh_7_5/tile_0_0/U340/Y (AO22X1_HVT)              0.17       0.78 r
  core/mesh_7_5/tile_0_0/io_out_c[34] (PE_64)             0.00       0.78 r
  core/mesh_7_5/io_out_c_0[34] (Tile)                     0.00       0.78 r
  core/U222/Y (NOR2X0_HVT)                                0.12       0.90 f
  core/U1947/Y (NOR2X0_HVT)                               0.09       0.99 r
  core/U1951/Y (NAND2X0_HVT)                              0.04       1.03 f
  core/U253/Y (NAND2X0_HVT)                               0.06       1.09 r
  core/U252/Y (AO21X1_HVT)                                0.13       1.22 r
  core/U247/Y (NBUFFX2_HVT)                               0.07       1.29 r
  core/U135/Y (INVX1_HVT)                                 0.06       1.35 f
  core/U792/Y (OAI21X1_HVT)                               0.17       1.52 r
  core/U2097/Y (XNOR2X1_HVT)                              0.15       1.67 r
  core/temp_io_out_c_5_0_reg[12]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[12]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.16       0.45 f
  core/mesh_7_5/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.61 r
  core/mesh_7_5/tile_0_0/U340/Y (AO22X1_HVT)              0.17       0.78 r
  core/mesh_7_5/tile_0_0/io_out_c[34] (PE_64)             0.00       0.78 r
  core/mesh_7_5/io_out_c_0[34] (Tile)                     0.00       0.78 r
  core/U222/Y (NOR2X0_HVT)                                0.12       0.90 f
  core/U1947/Y (NOR2X0_HVT)                               0.09       0.99 r
  core/U1951/Y (NAND2X0_HVT)                              0.04       1.03 f
  core/U253/Y (NAND2X0_HVT)                               0.06       1.09 r
  core/U252/Y (AO21X1_HVT)                                0.13       1.22 r
  core/U247/Y (NBUFFX2_HVT)                               0.07       1.29 r
  core/U135/Y (INVX1_HVT)                                 0.06       1.35 f
  core/U2106/Y (OAI21X1_HVT)                              0.17       1.52 r
  core/U2108/Y (XNOR2X1_HVT)                              0.15       1.67 r
  core/temp_io_out_c_5_0_reg[11]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[11]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.16       0.45 f
  core/mesh_7_5/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.61 r
  core/mesh_7_5/tile_0_0/U340/Y (AO22X1_HVT)              0.17       0.78 r
  core/mesh_7_5/tile_0_0/io_out_c[34] (PE_64)             0.00       0.78 r
  core/mesh_7_5/io_out_c_0[34] (Tile)                     0.00       0.78 r
  core/U222/Y (NOR2X0_HVT)                                0.12       0.90 f
  core/U1947/Y (NOR2X0_HVT)                               0.09       0.99 r
  core/U1951/Y (NAND2X0_HVT)                              0.04       1.03 f
  core/U253/Y (NAND2X0_HVT)                               0.06       1.09 r
  core/U252/Y (AO21X1_HVT)                                0.13       1.22 r
  core/U247/Y (NBUFFX2_HVT)                               0.07       1.29 r
  core/U135/Y (INVX1_HVT)                                 0.06       1.35 f
  core/U558/Y (OAI21X1_HVT)                               0.17       1.52 r
  core/U2110/Y (XNOR2X1_HVT)                              0.15       1.67 r
  core/temp_io_out_c_5_0_reg[9]/D (DFFX1_HVT)             0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[9]/CLK (DFFX1_HVT)           0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.16       0.45 f
  core/mesh_7_5/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.61 r
  core/mesh_7_5/tile_0_0/U340/Y (AO22X1_HVT)              0.17       0.78 r
  core/mesh_7_5/tile_0_0/io_out_c[34] (PE_64)             0.00       0.78 r
  core/mesh_7_5/io_out_c_0[34] (Tile)                     0.00       0.78 r
  core/U222/Y (NOR2X0_HVT)                                0.12       0.90 f
  core/U1947/Y (NOR2X0_HVT)                               0.09       0.99 r
  core/U1951/Y (NAND2X0_HVT)                              0.04       1.03 f
  core/U253/Y (NAND2X0_HVT)                               0.06       1.09 r
  core/U252/Y (AO21X1_HVT)                                0.13       1.22 r
  core/U247/Y (NBUFFX2_HVT)                               0.07       1.29 r
  core/U135/Y (INVX1_HVT)                                 0.06       1.35 f
  core/U2100/Y (OAI21X1_HVT)                              0.17       1.52 r
  core/U2102/Y (XNOR2X1_HVT)                              0.15       1.67 r
  core/temp_io_out_c_5_0_reg[10]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[10]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U347/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U346/Y (NAND2X0_HVT)                               0.08       1.53 f
  core/U117/Y (XNOR2X2_HVT)                               0.14       1.67 r
  core/temp_io_out_c_1_0_reg[24]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[24]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U345/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U344/Y (NAND2X0_HVT)                               0.08       1.53 f
  core/U108/Y (XNOR2X2_HVT)                               0.14       1.67 r
  core/temp_io_out_c_1_0_reg[17]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[17]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U363/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U21/Y (NAND2X0_HVT)                                0.08       1.53 f
  core/U115/Y (XNOR2X2_HVT)                               0.14       1.67 r
  core/temp_io_out_c_1_0_reg[28]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[28]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U362/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U20/Y (NAND2X0_HVT)                                0.08       1.53 f
  core/U1353/Y (XNOR2X2_HVT)                              0.14       1.67 r
  core/temp_io_out_c_1_0_reg[27]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[27]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U359/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U18/Y (NAND2X0_HVT)                                0.08       1.53 f
  core/U116/Y (XNOR2X2_HVT)                               0.14       1.67 r
  core/temp_io_out_c_1_0_reg[26]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[26]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U360/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U19/Y (NAND2X0_HVT)                                0.08       1.53 f
  core/U1369/Y (XNOR2X2_HVT)                              0.14       1.67 r
  core/temp_io_out_c_1_0_reg[25]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[25]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U341/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U340/Y (NAND2X0_HVT)                               0.08       1.53 f
  core/U1337/Y (XNOR2X2_HVT)                              0.14       1.67 r
  core/temp_io_out_c_1_0_reg[23]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[23]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U349/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U348/Y (NAND2X0_HVT)                               0.08       1.53 f
  core/U105/Y (XNOR2X2_HVT)                               0.14       1.67 r
  core/temp_io_out_c_1_0_reg[22]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[22]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U343/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U342/Y (NAND2X0_HVT)                               0.08       1.53 f
  core/U106/Y (XNOR2X2_HVT)                               0.14       1.67 r
  core/temp_io_out_c_1_0_reg[21]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[21]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U353/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U352/Y (NAND2X0_HVT)                               0.08       1.53 f
  core/U107/Y (XNOR2X2_HVT)                               0.14       1.67 r
  core/temp_io_out_c_1_0_reg[18]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[18]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U61/Y (INVX2_HVT)                0.11       0.44 r
  core/mesh_7_4/tile_0_0/U353/Y (INVX2_HVT)               0.15       0.58 f
  core/mesh_7_4/tile_0_0/U380/Y (AO22X1_HVT)              0.16       0.74 f
  core/mesh_7_4/tile_0_0/io_out_c[21] (PE_64)             0.00       0.74 f
  core/mesh_7_4/io_out_c_0[21] (Tile)                     0.00       0.74 f
  core/U901/Y (NOR2X0_HVT)                                0.10       0.84 r
  core/U129/Y (OAI21X1_HVT)                               0.16       1.00 f
  core/U960/Y (AOI21X1_HVT)                               0.13       1.13 r
  core/U961/Y (OAI21X2_HVT)                               0.15       1.28 f
  core/U1838/Y (AOI21X1_HVT)                              0.13       1.41 r
  core/U1839/Y (OAI21X2_HVT)                              0.13       1.54 f
  core/U1842/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[25]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[25]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_5/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_5/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.80 r
  core/mesh_7_5/tile_0_0/io_out_c[40] (PE_64)             0.00       0.80 r
  core/mesh_7_5/io_out_c_0[40] (Tile)                     0.00       0.80 r
  core/U1971/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U42/Y (INVX1_HVT)                                  0.05       0.94 r
  core/U246/Y (AO21X1_HVT)                                0.11       1.05 r
  core/U244/Y (NAND2X0_HVT)                               0.05       1.10 f
  core/U258/Y (NAND2X0_HVT)                               0.06       1.17 r
  core/U257/Y (AO21X1_HVT)                                0.12       1.28 r
  core/U256/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U110/Y (INVX4_HVT)                                 0.05       1.42 f
  core/U109/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U43/Y (XOR3X2_HVT)                                 0.11       1.69 f
  core/temp_io_out_c_5_0_reg[22]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[22]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_5/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_5/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.80 r
  core/mesh_7_5/tile_0_0/io_out_c[40] (PE_64)             0.00       0.80 r
  core/mesh_7_5/io_out_c_0[40] (Tile)                     0.00       0.80 r
  core/U1971/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U42/Y (INVX1_HVT)                                  0.05       0.94 r
  core/U246/Y (AO21X1_HVT)                                0.11       1.05 r
  core/U244/Y (NAND2X0_HVT)                               0.05       1.10 f
  core/U258/Y (NAND2X0_HVT)                               0.06       1.17 r
  core/U257/Y (AO21X1_HVT)                                0.12       1.28 r
  core/U256/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U110/Y (INVX4_HVT)                                 0.05       1.42 f
  core/U111/Y (OAI21X1_HVT)                               0.15       1.58 r
  core/U44/Y (XOR3X2_HVT)                                 0.11       1.69 f
  core/temp_io_out_c_5_0_reg[24]/D (DFFX1_HVT)            0.00       1.69 f
  data arrival time                                                  1.69

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[24]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2285/Y (INVX0_HVT)                                0.04       1.21 f
  core/U2291/Y (INVX0_HVT)                                0.04       1.26 r
  core/U2298/Y (AOI21X1_HVT)                              0.13       1.39 f
  core/U568/Y (OAI21X1_HVT)                               0.13       1.52 r
  core/U2301/Y (XNOR2X1_HVT)                              0.15       1.67 r
  core/temp_io_out_c_6_0_reg[14]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[14]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2285/Y (INVX0_HVT)                                0.04       1.21 f
  core/U2291/Y (INVX0_HVT)                                0.04       1.26 r
  core/U2313/Y (AOI21X1_HVT)                              0.13       1.39 f
  core/U567/Y (OAI21X1_HVT)                               0.13       1.52 r
  core/U2316/Y (XNOR2X1_HVT)                              0.15       1.67 r
  core/temp_io_out_c_6_0_reg[13]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[13]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2285/Y (INVX0_HVT)                                0.04       1.21 f
  core/U2291/Y (INVX0_HVT)                                0.04       1.26 r
  core/U2293/Y (AOI21X1_HVT)                              0.13       1.39 f
  core/U569/Y (OAI21X1_HVT)                               0.13       1.52 r
  core/U2296/Y (XNOR2X1_HVT)                              0.15       1.67 r
  core/temp_io_out_c_6_0_reg[15]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[15]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U184/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_4/tile_0_0/io_out_c[38] (PE_64)             0.00       0.81 r
  core/mesh_7_4/io_out_c_0[38] (Tile)                     0.00       0.81 r
  core/U50/Y (OR2X1_HVT)                                  0.09       0.89 r
  core/U49/Y (INVX2_HVT)                                  0.03       0.93 f
  core/U200/Y (NOR2X0_HVT)                                0.10       1.03 r
  core/U66/Y (AO21X1_HVT)                                 0.10       1.13 r
  core/U65/Y (INVX0_HVT)                                  0.03       1.17 f
  core/U668/Y (OA21X1_HVT)                                0.09       1.26 f
  core/U684/Y (OA21X1_HVT)                                0.12       1.38 f
  core/U31/Y (INVX0_HVT)                                  0.04       1.42 r
  core/U33/Y (AO21X1_HVT)                                 0.12       1.54 r
  core/U1863/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[31]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[31]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U184/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_4/tile_0_0/io_out_c[38] (PE_64)             0.00       0.81 r
  core/mesh_7_4/io_out_c_0[38] (Tile)                     0.00       0.81 r
  core/U50/Y (OR2X1_HVT)                                  0.09       0.89 r
  core/U49/Y (INVX2_HVT)                                  0.03       0.93 f
  core/U200/Y (NOR2X0_HVT)                                0.10       1.03 r
  core/U66/Y (AO21X1_HVT)                                 0.10       1.13 r
  core/U65/Y (INVX0_HVT)                                  0.03       1.17 f
  core/U668/Y (OA21X1_HVT)                                0.09       1.26 f
  core/U684/Y (OA21X1_HVT)                                0.12       1.38 f
  core/U27/Y (INVX0_HVT)                                  0.04       1.42 r
  core/U29/Y (AO21X1_HVT)                                 0.12       1.54 r
  core/U1853/Y (XNOR2X2_HVT)                              0.13       1.67 r
  core/temp_io_out_c_4_0_reg[30]/D (DFFX1_HVT)            0.00       1.67 r
  data arrival time                                                  1.67

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[30]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U2195/Y (NAND2X0_HVT)                              0.07       1.44 f
  core/U2205/Y (NAND2X0_HVT)                              0.07       1.51 r
  core/U2210/Y (XNOR2X1_HVT)                              0.15       1.66 r
  core/temp_io_out_c_6_0_reg[24]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[24]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U313/Y (NAND2X0_HVT)                               0.06       1.46 f
  core/U312/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U1487/Y (XNOR2X2_HVT)                              0.13       1.66 r
  core/temp_io_out_c_2_0_reg[30]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[30]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U433/Y (INVX0_HVT)                                 0.04       1.20 r
  core/U414/Y (INVX0_HVT)                                 0.05       1.25 f
  core/U1180/Y (AOI21X1_HVT)                              0.13       1.37 r
  core/U133/Y (OAI21X1_HVT)                               0.14       1.51 f
  core/U1183/Y (XNOR2X1_HVT)                              0.15       1.66 r
  core/temp_io_out_c_0_0_reg[14]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[14]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U433/Y (INVX0_HVT)                                 0.04       1.20 r
  core/U414/Y (INVX0_HVT)                                 0.05       1.25 f
  core/U1189/Y (AOI21X1_HVT)                              0.13       1.37 r
  core/U132/Y (OAI21X1_HVT)                               0.14       1.51 f
  core/U1192/Y (XNOR2X1_HVT)                              0.15       1.66 r
  core/temp_io_out_c_0_0_reg[13]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[13]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U240/Y (OA21X1_HVT)                                0.11       1.53 f
  core/U239/Y (XOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_6_0_reg[25]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[25]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U238/Y (OA21X1_HVT)                                0.11       1.53 f
  core/U237/Y (XOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_6_0_reg[29]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[29]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U290/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U289/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U1460/Y (XNOR2X2_HVT)                              0.14       1.66 r
  core/temp_io_out_c_2_0_reg[17]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[17]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_5/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_5/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.80 r
  core/mesh_7_5/tile_0_0/io_out_c[40] (PE_64)             0.00       0.80 r
  core/mesh_7_5/io_out_c_0[40] (Tile)                     0.00       0.80 r
  core/U1971/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U42/Y (INVX1_HVT)                                  0.05       0.94 r
  core/U246/Y (AO21X1_HVT)                                0.11       1.05 r
  core/U244/Y (NAND2X0_HVT)                               0.05       1.10 f
  core/U258/Y (NAND2X0_HVT)                               0.06       1.17 r
  core/U257/Y (AO21X1_HVT)                                0.12       1.28 r
  core/U256/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U110/Y (INVX4_HVT)                                 0.05       1.42 f
  core/U406/Y (OA21X1_HVT)                                0.11       1.53 f
  core/U163/Y (XNOR3X1_HVT)                               0.11       1.64 r
  core/temp_io_out_c_5_0_reg[23]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[23]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.11       1.64
  data required time                                                 1.64
  --------------------------------------------------------------------------
  data required time                                                 1.64
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_5/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_5/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.80 r
  core/mesh_7_5/tile_0_0/io_out_c[40] (PE_64)             0.00       0.80 r
  core/mesh_7_5/io_out_c_0[40] (Tile)                     0.00       0.80 r
  core/U1971/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U42/Y (INVX1_HVT)                                  0.05       0.94 r
  core/U246/Y (AO21X1_HVT)                                0.11       1.05 r
  core/U244/Y (NAND2X0_HVT)                               0.05       1.10 f
  core/U258/Y (NAND2X0_HVT)                               0.06       1.17 r
  core/U257/Y (AO21X1_HVT)                                0.12       1.28 r
  core/U256/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U110/Y (INVX4_HVT)                                 0.05       1.42 f
  core/U407/Y (OA21X1_HVT)                                0.11       1.53 f
  core/U162/Y (XNOR3X1_HVT)                               0.11       1.64 r
  core/temp_io_out_c_5_0_reg[31]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[31]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.11       1.64
  data required time                                                 1.64
  --------------------------------------------------------------------------
  data required time                                                 1.64
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U61/Y (INVX2_HVT)                0.11       0.43 r
  core/mesh_7_5/tile_0_0/U353/Y (INVX2_HVT)               0.15       0.58 f
  core/mesh_7_5/tile_0_0/U376/Y (AO22X1_HVT)              0.16       0.73 f
  core/mesh_7_5/tile_0_0/io_out_c[17] (PE_64)             0.00       0.73 f
  core/mesh_7_5/io_out_c_0[17] (Tile)                     0.00       0.73 f
  core/U1937/Y (NOR2X0_HVT)                               0.10       0.84 r
  core/U1982/Y (OAI21X1_HVT)                              0.16       1.00 f
  core/U1986/Y (AOI21X1_HVT)                              0.14       1.14 r
  core/U2013/Y (OAI21X2_HVT)                              0.16       1.30 f
  core/U2070/Y (AOI21X1_HVT)                              0.13       1.43 r
  core/U2071/Y (OAI21X2_HVT)                              0.13       1.56 f
  core/U405/Y (XOR3X2_HVT)                                0.10       1.66 r
  core/temp_io_out_c_5_0_reg[25]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[25]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U61/Y (INVX2_HVT)                0.11       0.43 r
  core/mesh_7_5/tile_0_0/U353/Y (INVX2_HVT)               0.15       0.58 f
  core/mesh_7_5/tile_0_0/U376/Y (AO22X1_HVT)              0.16       0.73 f
  core/mesh_7_5/tile_0_0/io_out_c[17] (PE_64)             0.00       0.73 f
  core/mesh_7_5/io_out_c_0[17] (Tile)                     0.00       0.73 f
  core/U1937/Y (NOR2X0_HVT)                               0.10       0.84 r
  core/U1982/Y (OAI21X1_HVT)                              0.16       1.00 f
  core/U1986/Y (AOI21X1_HVT)                              0.14       1.14 r
  core/U2013/Y (OAI21X2_HVT)                              0.16       1.30 f
  core/U2051/Y (AOI21X1_HVT)                              0.13       1.43 r
  core/U2052/Y (OAI21X2_HVT)                              0.13       1.56 f
  core/U409/Y (XOR3X2_HVT)                                0.10       1.66 r
  core/temp_io_out_c_5_0_reg[29]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[29]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U61/Y (INVX2_HVT)                0.11       0.43 r
  core/mesh_7_5/tile_0_0/U353/Y (INVX2_HVT)               0.15       0.58 f
  core/mesh_7_5/tile_0_0/U376/Y (AO22X1_HVT)              0.16       0.73 f
  core/mesh_7_5/tile_0_0/io_out_c[17] (PE_64)             0.00       0.73 f
  core/mesh_7_5/io_out_c_0[17] (Tile)                     0.00       0.73 f
  core/U1937/Y (NOR2X0_HVT)                               0.10       0.84 r
  core/U1982/Y (OAI21X1_HVT)                              0.16       1.00 f
  core/U1986/Y (AOI21X1_HVT)                              0.14       1.14 r
  core/U2013/Y (OAI21X2_HVT)                              0.16       1.30 f
  core/U2045/Y (AOI21X1_HVT)                              0.13       1.43 r
  core/U2046/Y (OAI21X2_HVT)                              0.13       1.56 f
  core/U408/Y (XOR3X2_HVT)                                0.10       1.66 r
  core/temp_io_out_c_5_0_reg[30]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[30]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U61/Y (INVX2_HVT)                0.11       0.43 r
  core/mesh_7_5/tile_0_0/U353/Y (INVX2_HVT)               0.15       0.58 f
  core/mesh_7_5/tile_0_0/U376/Y (AO22X1_HVT)              0.16       0.73 f
  core/mesh_7_5/tile_0_0/io_out_c[17] (PE_64)             0.00       0.73 f
  core/mesh_7_5/io_out_c_0[17] (Tile)                     0.00       0.73 f
  core/U1937/Y (NOR2X0_HVT)                               0.10       0.84 r
  core/U1982/Y (OAI21X1_HVT)                              0.16       1.00 f
  core/U1986/Y (AOI21X1_HVT)                              0.14       1.14 r
  core/U2013/Y (OAI21X2_HVT)                              0.16       1.30 f
  core/U2079/Y (AOI21X1_HVT)                              0.13       1.43 r
  core/U2080/Y (OAI21X2_HVT)                              0.13       1.56 f
  core/U403/Y (XOR3X2_HVT)                                0.10       1.66 r
  core/temp_io_out_c_5_0_reg[27]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[27]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U61/Y (INVX2_HVT)                0.11       0.43 r
  core/mesh_7_5/tile_0_0/U353/Y (INVX2_HVT)               0.15       0.58 f
  core/mesh_7_5/tile_0_0/U376/Y (AO22X1_HVT)              0.16       0.73 f
  core/mesh_7_5/tile_0_0/io_out_c[17] (PE_64)             0.00       0.73 f
  core/mesh_7_5/io_out_c_0[17] (Tile)                     0.00       0.73 f
  core/U1937/Y (NOR2X0_HVT)                               0.10       0.84 r
  core/U1982/Y (OAI21X1_HVT)                              0.16       1.00 f
  core/U1986/Y (AOI21X1_HVT)                              0.14       1.14 r
  core/U2013/Y (OAI21X2_HVT)                              0.16       1.30 f
  core/U2059/Y (AOI21X1_HVT)                              0.13       1.43 r
  core/U2060/Y (OAI21X2_HVT)                              0.13       1.56 f
  core/U404/Y (XOR3X2_HVT)                                0.10       1.66 r
  core/temp_io_out_c_5_0_reg[26]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[26]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U61/Y (INVX2_HVT)                0.11       0.43 r
  core/mesh_7_5/tile_0_0/U353/Y (INVX2_HVT)               0.15       0.58 f
  core/mesh_7_5/tile_0_0/U376/Y (AO22X1_HVT)              0.16       0.73 f
  core/mesh_7_5/tile_0_0/io_out_c[17] (PE_64)             0.00       0.73 f
  core/mesh_7_5/io_out_c_0[17] (Tile)                     0.00       0.73 f
  core/U1937/Y (NOR2X0_HVT)                               0.10       0.84 r
  core/U1982/Y (OAI21X1_HVT)                              0.16       1.00 f
  core/U1986/Y (AOI21X1_HVT)                              0.14       1.14 r
  core/U2013/Y (OAI21X2_HVT)                              0.16       1.30 f
  core/U2064/Y (AOI21X1_HVT)                              0.13       1.43 r
  core/U2065/Y (OAI21X2_HVT)                              0.13       1.56 f
  core/U402/Y (XOR3X2_HVT)                                0.10       1.66 r
  core/temp_io_out_c_5_0_reg[28]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[28]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U137/Y (INVX1_HVT)                                 0.04       1.44 f
  core/U61/Y (OA21X1_HVT)                                 0.09       1.54 f
  core/U60/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[29]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[29]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U150/Y (INVX4_HVT)                                 0.05       1.43 f
  core/U122/Y (OA21X2_HVT)                                0.10       1.53 f
  core/U241/Y (XOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_6_0_reg[17]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[17]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U317/Y (NAND2X0_HVT)                               0.06       1.46 f
  core/U316/Y (NAND2X0_HVT)                               0.06       1.52 r
  core/U1480/Y (XNOR2X1_HVT)                              0.16       1.68 r
  core/temp_io_out_c_2_0_reg[31]/D (DFFASX1_HVT)          0.00       1.68 r
  data arrival time                                                  1.68

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[31]/CLK (DFFASX1_HVT)        0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U304/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U303/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U87/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[20]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[20]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U292/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U291/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U86/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[24]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[24]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U300/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U299/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U85/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[18]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[18]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U298/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U297/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U83/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[23]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[23]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U294/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U293/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U81/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[22]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[22]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U302/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U301/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U84/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[21]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[21]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U296/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U295/Y (NAND2X0_HVT)                               0.07       1.53 r
  core/U82/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[19]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[19]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_7/tile_0_0/U187/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_7/tile_0_0/io_out_c[41] (PE_64)             0.00       0.81 f
  core/mesh_7_7/io_out_c_0[41] (Tile)                     0.00       0.81 f
  core/U63/Y (OR2X2_HVT)                                  0.10       0.91 f
  core/U39/Y (NAND2X0_HVT)                                0.04       0.95 r
  core/U38/Y (NAND2X0_HVT)                                0.08       1.03 f
  core/U660/Y (AO21X1_HVT)                                0.13       1.16 f
  core/U461/Y (INVX0_HVT)                                 0.04       1.20 r
  core/U430/Y (INVX0_HVT)                                 0.05       1.24 f
  core/U2532/Y (AOI21X1_HVT)                              0.13       1.37 r
  core/U576/Y (OAI21X1_HVT)                               0.14       1.51 f
  core/U2535/Y (XNOR2X1_HVT)                              0.15       1.66 r
  core/temp_io_out_c_7_0_reg[13]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[13]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_7/tile_0_0/U187/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_7/tile_0_0/io_out_c[41] (PE_64)             0.00       0.81 f
  core/mesh_7_7/io_out_c_0[41] (Tile)                     0.00       0.81 f
  core/U63/Y (OR2X2_HVT)                                  0.10       0.91 f
  core/U39/Y (NAND2X0_HVT)                                0.04       0.95 r
  core/U38/Y (NAND2X0_HVT)                                0.08       1.03 f
  core/U660/Y (AO21X1_HVT)                                0.13       1.16 f
  core/U461/Y (INVX0_HVT)                                 0.04       1.20 r
  core/U430/Y (INVX0_HVT)                                 0.05       1.24 f
  core/U2537/Y (AOI21X1_HVT)                              0.13       1.37 r
  core/U577/Y (OAI21X1_HVT)                               0.14       1.51 f
  core/U2540/Y (XNOR2X1_HVT)                              0.15       1.66 r
  core/temp_io_out_c_7_0_reg[14]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[14]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U315/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U314/Y (NAND2X0_HVT)                               0.07       1.52 r
  core/U89/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[28]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[28]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U309/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U308/Y (NAND2X0_HVT)                               0.07       1.52 r
  core/U1466/Y (XNOR2X2_HVT)                              0.13       1.66 r
  core/temp_io_out_c_2_0_reg[27]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[27]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U311/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U310/Y (NAND2X0_HVT)                               0.07       1.52 r
  core/U88/Y (XNOR2X2_HVT)                                0.13       1.66 r
  core/temp_io_out_c_2_0_reg[26]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[26]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U307/Y (NAND2X0_HVT)                               0.05       1.45 f
  core/U306/Y (NAND2X0_HVT)                               0.07       1.52 r
  core/U1492/Y (XNOR2X2_HVT)                              0.13       1.66 r
  core/temp_io_out_c_2_0_reg[25]/D (DFFX1_HVT)            0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[25]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: core/_T_413_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_6_0_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_413_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_413_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U139/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_6/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_6/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_6/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_6/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_6/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_6/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_6/tile_0_0/io_out_c[40] (PE_64)             0.00       0.81 r
  core/mesh_7_6/io_out_c_0[40] (Tile)                     0.00       0.81 r
  core/U2165/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U2166/Y (INVX0_HVT)                                0.04       0.94 r
  core/U2167/Y (NAND2X0_HVT)                              0.05       0.99 f
  core/U2168/Y (NAND2X0_HVT)                              0.06       1.05 r
  core/U2171/Y (AO21X1_HVT)                               0.12       1.17 r
  core/U2177/Y (AO21X1_HVT)                               0.11       1.28 r
  core/U230/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U2244/Y (NAND2X0_HVT)                              0.06       1.43 f
  core/U2245/Y (NAND2X0_HVT)                              0.07       1.50 r
  core/U2247/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_6_0_reg[20]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_6_0_reg[20]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_5/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_5/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.80 r
  core/mesh_7_5/tile_0_0/io_out_c[40] (PE_64)             0.00       0.80 r
  core/mesh_7_5/io_out_c_0[40] (Tile)                     0.00       0.80 r
  core/U1971/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U42/Y (INVX1_HVT)                                  0.05       0.94 r
  core/U246/Y (AO21X1_HVT)                                0.11       1.05 r
  core/U244/Y (NAND2X0_HVT)                               0.05       1.10 f
  core/U258/Y (NAND2X0_HVT)                               0.06       1.17 r
  core/U257/Y (AO21X1_HVT)                                0.12       1.28 r
  core/U256/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U110/Y (INVX4_HVT)                                 0.05       1.42 f
  core/U1998/Y (OAI21X2_HVT)                              0.14       1.57 r
  core/U160/Y (XOR3X1_HVT)                                0.08       1.65 r
  core/temp_io_out_c_5_0_reg[19]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[19]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_5/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_5/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.80 r
  core/mesh_7_5/tile_0_0/io_out_c[40] (PE_64)             0.00       0.80 r
  core/mesh_7_5/io_out_c_0[40] (Tile)                     0.00       0.80 r
  core/U1971/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U42/Y (INVX1_HVT)                                  0.05       0.94 r
  core/U246/Y (AO21X1_HVT)                                0.11       1.05 r
  core/U244/Y (NAND2X0_HVT)                               0.05       1.10 f
  core/U258/Y (NAND2X0_HVT)                               0.06       1.17 r
  core/U257/Y (AO21X1_HVT)                                0.12       1.28 r
  core/U256/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U110/Y (INVX4_HVT)                                 0.05       1.42 f
  core/U2075/Y (OAI21X2_HVT)                              0.14       1.57 r
  core/U164/Y (XOR3X1_HVT)                                0.08       1.65 r
  core/temp_io_out_c_5_0_reg[21]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[21]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_5/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_5/tile_0_0/U186/Y (MUX21X1_HVT)             0.18       0.80 r
  core/mesh_7_5/tile_0_0/io_out_c[40] (PE_64)             0.00       0.80 r
  core/mesh_7_5/io_out_c_0[40] (Tile)                     0.00       0.80 r
  core/U1971/Y (NAND2X0_HVT)                              0.09       0.89 f
  core/U42/Y (INVX1_HVT)                                  0.05       0.94 r
  core/U246/Y (AO21X1_HVT)                                0.11       1.05 r
  core/U244/Y (NAND2X0_HVT)                               0.05       1.10 f
  core/U258/Y (NAND2X0_HVT)                               0.06       1.17 r
  core/U257/Y (AO21X1_HVT)                                0.12       1.28 r
  core/U256/Y (AO21X1_HVT)                                0.09       1.37 r
  core/U110/Y (INVX4_HVT)                                 0.05       1.42 f
  core/U2001/Y (OAI21X2_HVT)                              0.14       1.57 r
  core/U161/Y (XOR3X1_HVT)                                0.08       1.65 r
  core/temp_io_out_c_5_0_reg[18]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[18]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U123/Y (NBUFFX2_HVT)                               0.09       1.28 f
  core/U439/Y (INVX1_HVT)                                 0.06       1.34 r
  core/U536/Y (OAI21X1_HVT)                               0.17       1.51 f
  core/U1393/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_1_0_reg[12]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[12]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U123/Y (NBUFFX2_HVT)                               0.09       1.28 f
  core/U439/Y (INVX1_HVT)                                 0.06       1.34 r
  core/U1375/Y (OAI21X1_HVT)                              0.17       1.51 f
  core/U1378/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_1_0_reg[15]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[15]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U123/Y (NBUFFX2_HVT)                               0.09       1.28 f
  core/U439/Y (INVX1_HVT)                                 0.06       1.34 r
  core/U1388/Y (OAI21X1_HVT)                              0.17       1.51 f
  core/U1391/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_1_0_reg[14]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[14]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U123/Y (NBUFFX2_HVT)                               0.09       1.28 f
  core/U439/Y (INVX1_HVT)                                 0.06       1.34 r
  core/U1382/Y (OAI21X1_HVT)                              0.17       1.51 f
  core/U1385/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_1_0_reg[13]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[13]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U123/Y (NBUFFX2_HVT)                               0.09       1.28 f
  core/U439/Y (INVX1_HVT)                                 0.06       1.34 r
  core/U1402/Y (OAI21X1_HVT)                              0.17       1.51 f
  core/U1405/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_1_0_reg[11]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[11]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U123/Y (NBUFFX2_HVT)                               0.09       1.28 f
  core/U439/Y (INVX1_HVT)                                 0.06       1.34 r
  core/U1396/Y (OAI21X1_HVT)                              0.17       1.51 f
  core/U1398/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_1_0_reg[10]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[10]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U123/Y (NBUFFX2_HVT)                               0.09       1.28 f
  core/U439/Y (INVX1_HVT)                                 0.06       1.34 r
  core/U601/Y (OAI21X1_HVT)                               0.17       1.51 f
  core/U1407/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_1_0_reg[9]/D (DFFX1_HVT)             0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[9]/CLK (DFFX1_HVT)           0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core/_T_257_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_0_0_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_257_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_257_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_0/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_0/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_0/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_0/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_0/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_0/tile_0_0/U178/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_0/tile_0_0/io_out_c[9] (PE_64)              0.00       0.81 f
  core/mesh_7_0/io_out_c_0[9] (Tile)                      0.00       0.81 f
  core/U64/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U1008/Y (AND2X1_HVT)                               0.09       0.94 r
  core/U40/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U1013/Y (NAND2X0_HVT)                              0.05       1.06 f
  core/U319/Y (AO21X1_HVT)                                0.10       1.16 f
  core/U433/Y (INVX0_HVT)                                 0.04       1.20 r
  core/U414/Y (INVX0_HVT)                                 0.05       1.25 f
  core/U1169/Y (AOI21X1_HVT)                              0.13       1.37 r
  core/U1170/Y (OAI21X2_HVT)                              0.13       1.50 f
  core/U1173/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_0_0_reg[15]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_0_0_reg[15]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_2/tile_0_0/U182/Y (MUX21X1_HVT)             0.19       0.82 f
  core/mesh_7_2/tile_0_0/io_out_c[13] (PE_64)             0.00       0.82 f
  core/mesh_7_2/io_out_c_0[13] (Tile)                     0.00       0.82 f
  core/U54/Y (INVX1_HVT)                                  0.03       0.85 r
  core/U287/Y (AND2X1_HVT)                                0.09       0.94 r
  core/U339/Y (OR2X1_HVT)                                 0.08       1.02 r
  core/U643/Y (NAND2X0_HVT)                               0.06       1.08 f
  core/U498/Y (INVX0_HVT)                                 0.04       1.12 r
  core/U1505/Y (OAI21X1_HVT)                              0.15       1.27 f
  core/U1506/Y (AOI21X1_HVT)                              0.09       1.36 r
  core/U584/Y (OAI21X1_HVT)                               0.14       1.50 f
  core/U1509/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_2_0_reg[15]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[15]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U384/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_4/tile_0_0/io_out_c[25] (PE_64)             0.00       0.79 f
  core/mesh_7_4/io_out_c_0[25] (Tile)                     0.00       0.79 f
  core/U884/Y (NOR2X0_HVT)                                0.11       0.89 r
  core/U964/Y (OA21X1_HVT)                                0.10       0.99 r
  core/U199/Y (INVX0_HVT)                                 0.04       1.04 f
  core/U968/Y (AOI21X1_HVT)                               0.14       1.17 r
  core/U970/Y (OAI21X1_HVT)                               0.15       1.32 f
  core/U971/Y (AOI21X1_HVT)                               0.09       1.41 r
  core/U972/Y (OA21X1_HVT)                                0.09       1.50 r
  core/U556/Y (XNOR2X1_HVT)                               0.15       1.65 r
  core/temp_io_out_c_4_0_reg[29]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[29]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_2/tile_0_0/U187/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_2/tile_0_0/io_out_c[41] (PE_64)             0.00       0.81 r
  core/mesh_7_2/io_out_c_0[41] (Tile)                     0.00       0.81 r
  core/U649/Y (OR2X1_HVT)                                 0.10       0.91 r
  core/U653/Y (NAND2X0_HVT)                               0.06       0.96 f
  core/U648/Y (NAND2X0_HVT)                               0.06       1.02 r
  core/U337/Y (AO21X1_HVT)                                0.13       1.15 r
  core/U1498/Y (INVX0_HVT)                                0.04       1.20 f
  core/U1504/Y (INVX0_HVT)                                0.04       1.24 r
  core/U1517/Y (AOI21X1_HVT)                              0.13       1.37 f
  core/U582/Y (OAI21X1_HVT)                               0.13       1.50 r
  core/U1520/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_2_0_reg[14]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[14]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_2/tile_0_0/U187/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_2/tile_0_0/io_out_c[41] (PE_64)             0.00       0.81 r
  core/mesh_7_2/io_out_c_0[41] (Tile)                     0.00       0.81 r
  core/U649/Y (OR2X1_HVT)                                 0.10       0.91 r
  core/U653/Y (NAND2X0_HVT)                               0.06       0.96 f
  core/U648/Y (NAND2X0_HVT)                               0.06       1.02 r
  core/U337/Y (AO21X1_HVT)                                0.13       1.15 r
  core/U1498/Y (INVX0_HVT)                                0.04       1.20 f
  core/U1504/Y (INVX0_HVT)                                0.04       1.24 r
  core/U1512/Y (AOI21X1_HVT)                              0.13       1.37 f
  core/U583/Y (OAI21X1_HVT)                               0.13       1.50 r
  core/U1515/Y (XNOR2X1_HVT)                              0.15       1.65 r
  core/temp_io_out_c_2_0_reg[13]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[13]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_283_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_1_0_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_283_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_283_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_1/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_1/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_1/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_1/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_1/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.62 f
  core/mesh_7_1/tile_0_0/U340/Y (AO22X1_HVT)              0.16       0.79 f
  core/mesh_7_1/tile_0_0/io_out_c[34] (PE_64)             0.00       0.79 f
  core/mesh_7_1/io_out_c_0[34] (Tile)                     0.00       0.79 f
  core/U1237/Y (NAND2X0_HVT)                              0.07       0.85 r
  core/U670/Y (OR2X1_HVT)                                 0.09       0.94 r
  core/U669/Y (NAND2X0_HVT)                               0.05       0.99 f
  core/U234/Y (AO21X1_HVT)                                0.07       1.06 f
  core/U233/Y (NAND2X0_HVT)                               0.05       1.11 r
  core/U14/Y (NAND3X0_HVT)                                0.09       1.20 f
  core/U621/Y (NAND3X0_HVT)                               0.07       1.26 r
  core/U145/Y (NAND2X4_HVT)                               0.14       1.40 f
  core/U355/Y (NAND2X0_HVT)                               0.05       1.45 r
  core/U354/Y (NAND2X0_HVT)                               0.07       1.52 f
  core/U3/Y (XOR3X1_HVT)                                  0.12       1.64 r
  core/temp_io_out_c_1_0_reg[19]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_1_0_reg[19]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.16       0.45 f
  core/mesh_7_5/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.61 r
  core/mesh_7_5/tile_0_0/U340/Y (AO22X1_HVT)              0.17       0.78 r
  core/mesh_7_5/tile_0_0/io_out_c[34] (PE_64)             0.00       0.78 r
  core/mesh_7_5/io_out_c_0[34] (Tile)                     0.00       0.78 r
  core/U222/Y (NOR2X0_HVT)                                0.12       0.90 f
  core/U1947/Y (NOR2X0_HVT)                               0.09       0.99 r
  core/U1951/Y (NAND2X0_HVT)                              0.04       1.03 f
  core/U253/Y (NAND2X0_HVT)                               0.06       1.09 r
  core/U252/Y (AO21X1_HVT)                                0.13       1.22 r
  core/U247/Y (NBUFFX2_HVT)                               0.07       1.29 r
  core/U135/Y (INVX1_HVT)                                 0.06       1.35 f
  core/U559/Y (OAI21X1_HVT)                               0.17       1.52 r
  core/U47/Y (XNOR2X2_HVT)                                0.13       1.65 r
  core/temp_io_out_c_5_0_reg[13]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[13]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.16       0.45 f
  core/mesh_7_5/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.61 r
  core/mesh_7_5/tile_0_0/U340/Y (AO22X1_HVT)              0.17       0.78 r
  core/mesh_7_5/tile_0_0/io_out_c[34] (PE_64)             0.00       0.78 r
  core/mesh_7_5/io_out_c_0[34] (Tile)                     0.00       0.78 r
  core/U222/Y (NOR2X0_HVT)                                0.12       0.90 f
  core/U1947/Y (NOR2X0_HVT)                               0.09       0.99 r
  core/U1951/Y (NAND2X0_HVT)                              0.04       1.03 f
  core/U253/Y (NAND2X0_HVT)                               0.06       1.09 r
  core/U252/Y (AO21X1_HVT)                                0.13       1.22 r
  core/U247/Y (NBUFFX2_HVT)                               0.07       1.29 r
  core/U135/Y (INVX1_HVT)                                 0.06       1.35 f
  core/U560/Y (OAI21X1_HVT)                               0.17       1.52 r
  core/U48/Y (XNOR2X2_HVT)                                0.13       1.65 r
  core/temp_io_out_c_5_0_reg[14]/D (DFFX1_HVT)            0.00       1.65 r
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[14]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U188/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[42] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[42] (Tile)                     0.00       0.81 f
  core/U917/Y (NOR2X0_HVT)                                0.12       0.93 r
  core/U70/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U11/Y (INVX1_HVT)                                  0.03       1.04 f
  core/U69/Y (NAND2X0_HVT)                                0.04       1.08 r
  core/U67/Y (AND2X1_HVT)                                 0.09       1.17 r
  core/U166/Y (INVX0_HVT)                                 0.05       1.23 f
  core/U1880/Y (AOI21X1_HVT)                              0.13       1.36 r
  core/U90/Y (OAI21X1_HVT)                                0.14       1.50 f
  core/U1883/Y (XNOR2X1_HVT)                              0.15       1.64 r
  core/temp_io_out_c_4_0_reg[15]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[15]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U188/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[42] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[42] (Tile)                     0.00       0.81 f
  core/U917/Y (NOR2X0_HVT)                                0.12       0.93 r
  core/U70/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U11/Y (INVX1_HVT)                                  0.03       1.04 f
  core/U69/Y (NAND2X0_HVT)                                0.04       1.08 r
  core/U67/Y (AND2X1_HVT)                                 0.09       1.17 r
  core/U166/Y (INVX0_HVT)                                 0.05       1.23 f
  core/U1886/Y (AOI21X1_HVT)                              0.13       1.36 r
  core/U134/Y (OAI21X1_HVT)                               0.14       1.50 f
  core/U1889/Y (XNOR2X1_HVT)                              0.15       1.64 r
  core/temp_io_out_c_4_0_reg[13]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[13]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U188/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[42] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[42] (Tile)                     0.00       0.81 f
  core/U917/Y (NOR2X0_HVT)                                0.12       0.93 r
  core/U70/Y (OR2X1_HVT)                                  0.08       1.01 r
  core/U11/Y (INVX1_HVT)                                  0.03       1.04 f
  core/U69/Y (NAND2X0_HVT)                                0.04       1.08 r
  core/U67/Y (AND2X1_HVT)                                 0.09       1.17 r
  core/U166/Y (INVX0_HVT)                                 0.05       1.23 f
  core/U1891/Y (AOI21X1_HVT)                              0.13       1.36 r
  core/U91/Y (OAI21X1_HVT)                                0.14       1.50 f
  core/U1894/Y (XNOR2X1_HVT)                              0.15       1.64 r
  core/temp_io_out_c_4_0_reg[14]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[14]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U184/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_4/tile_0_0/io_out_c[38] (PE_64)             0.00       0.81 r
  core/mesh_7_4/io_out_c_0[38] (Tile)                     0.00       0.81 r
  core/U50/Y (OR2X1_HVT)                                  0.09       0.89 r
  core/U49/Y (INVX2_HVT)                                  0.03       0.93 f
  core/U200/Y (NOR2X0_HVT)                                0.10       1.03 r
  core/U66/Y (AO21X1_HVT)                                 0.10       1.13 r
  core/U65/Y (INVX0_HVT)                                  0.03       1.17 f
  core/U668/Y (OA21X1_HVT)                                0.09       1.26 f
  core/U167/Y (NBUFFX2_HVT)                               0.08       1.34 f
  core/U554/Y (OAI21X1_HVT)                               0.16       1.49 r
  core/U553/Y (XNOR2X1_HVT)                               0.15       1.64 r
  core/temp_io_out_c_4_0_reg[12]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[12]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U184/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_4/tile_0_0/io_out_c[38] (PE_64)             0.00       0.81 r
  core/mesh_7_4/io_out_c_0[38] (Tile)                     0.00       0.81 r
  core/U50/Y (OR2X1_HVT)                                  0.09       0.89 r
  core/U49/Y (INVX2_HVT)                                  0.03       0.93 f
  core/U200/Y (NOR2X0_HVT)                                0.10       1.03 r
  core/U66/Y (AO21X1_HVT)                                 0.10       1.13 r
  core/U65/Y (INVX0_HVT)                                  0.03       1.17 f
  core/U668/Y (OA21X1_HVT)                                0.09       1.26 f
  core/U167/Y (NBUFFX2_HVT)                               0.08       1.34 f
  core/U552/Y (OAI21X1_HVT)                               0.16       1.49 r
  core/U551/Y (XNOR2X1_HVT)                               0.15       1.64 r
  core/temp_io_out_c_4_0_reg[11]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[11]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U184/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_4/tile_0_0/io_out_c[38] (PE_64)             0.00       0.81 r
  core/mesh_7_4/io_out_c_0[38] (Tile)                     0.00       0.81 r
  core/U50/Y (OR2X1_HVT)                                  0.09       0.89 r
  core/U49/Y (INVX2_HVT)                                  0.03       0.93 f
  core/U200/Y (NOR2X0_HVT)                                0.10       1.03 r
  core/U66/Y (AO21X1_HVT)                                 0.10       1.13 r
  core/U65/Y (INVX0_HVT)                                  0.03       1.17 f
  core/U668/Y (OA21X1_HVT)                                0.09       1.26 f
  core/U167/Y (NBUFFX2_HVT)                               0.08       1.34 f
  core/U548/Y (OAI21X1_HVT)                               0.16       1.49 r
  core/U547/Y (XNOR2X1_HVT)                               0.15       1.64 r
  core/temp_io_out_c_4_0_reg[9]/D (DFFX1_HVT)             0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[9]/CLK (DFFX1_HVT)           0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U184/Y (MUX21X1_HVT)             0.18       0.81 r
  core/mesh_7_4/tile_0_0/io_out_c[38] (PE_64)             0.00       0.81 r
  core/mesh_7_4/io_out_c_0[38] (Tile)                     0.00       0.81 r
  core/U50/Y (OR2X1_HVT)                                  0.09       0.89 r
  core/U49/Y (INVX2_HVT)                                  0.03       0.93 f
  core/U200/Y (NOR2X0_HVT)                                0.10       1.03 r
  core/U66/Y (AO21X1_HVT)                                 0.10       1.13 r
  core/U65/Y (INVX0_HVT)                                  0.03       1.17 f
  core/U668/Y (OA21X1_HVT)                                0.09       1.26 f
  core/U167/Y (NBUFFX2_HVT)                               0.08       1.34 f
  core/U550/Y (OAI21X1_HVT)                               0.16       1.49 r
  core/U549/Y (XNOR2X1_HVT)                               0.15       1.64 r
  core/temp_io_out_c_4_0_reg[10]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[10]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_7/tile_0_0/U187/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_7/tile_0_0/io_out_c[41] (PE_64)             0.00       0.81 f
  core/mesh_7_7/io_out_c_0[41] (Tile)                     0.00       0.81 f
  core/U63/Y (OR2X2_HVT)                                  0.10       0.91 f
  core/U39/Y (NAND2X0_HVT)                                0.04       0.95 r
  core/U38/Y (NAND2X0_HVT)                                0.08       1.03 f
  core/U660/Y (AO21X1_HVT)                                0.13       1.16 f
  core/U461/Y (INVX0_HVT)                                 0.04       1.20 r
  core/U430/Y (INVX0_HVT)                                 0.05       1.24 f
  core/U2526/Y (AOI21X1_HVT)                              0.13       1.37 r
  core/U530/Y (OAI21X1_HVT)                               0.14       1.51 f
  core/U2529/Y (XNOR2X1_HVT)                              0.15       1.66 r
  core/temp_io_out_c_7_0_reg[15]/D (DFFASX1_HVT)          0.00       1.66 r
  data arrival time                                                  1.66

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[15]/CLK (DFFASX1_HVT)        0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U189/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[43] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[43] (Tile)                     0.00       0.81 f
  core/U17/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U16/Y (INVX2_HVT)                                  0.03       0.93 r
  core/U1574/Y (NOR2X0_HVT)                               0.11       1.04 f
  core/U198/Y (AOI21X1_HVT)                               0.13       1.18 r
  core/U476/Y (INVX0_HVT)                                 0.05       1.22 f
  core/U1718/Y (AOI21X1_HVT)                              0.13       1.35 r
  core/U1719/Y (OAI21X1_HVT)                              0.14       1.49 f
  core/U1722/Y (XNOR2X1_HVT)                              0.15       1.64 r
  core/temp_io_out_c_3_0_reg[15]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[15]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U189/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[43] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[43] (Tile)                     0.00       0.81 f
  core/U17/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U16/Y (INVX2_HVT)                                  0.03       0.93 r
  core/U1574/Y (NOR2X0_HVT)                               0.11       1.04 f
  core/U198/Y (AOI21X1_HVT)                               0.13       1.18 r
  core/U476/Y (INVX0_HVT)                                 0.05       1.22 f
  core/U1724/Y (AOI21X1_HVT)                              0.13       1.35 r
  core/U1725/Y (OAI21X1_HVT)                              0.14       1.49 f
  core/U1727/Y (XNOR2X1_HVT)                              0.15       1.64 r
  core/temp_io_out_c_3_0_reg[13]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[13]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.20       0.20 f
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.20 f
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.20 f
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.13       0.32 f
  core/mesh_7_3/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_3/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.62 f
  core/mesh_7_3/tile_0_0/U189/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_3/tile_0_0/io_out_c[43] (PE_64)             0.00       0.81 f
  core/mesh_7_3/io_out_c_0[43] (Tile)                     0.00       0.81 f
  core/U17/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U16/Y (INVX2_HVT)                                  0.03       0.93 r
  core/U1574/Y (NOR2X0_HVT)                               0.11       1.04 f
  core/U198/Y (AOI21X1_HVT)                               0.13       1.18 r
  core/U476/Y (INVX0_HVT)                                 0.05       1.22 f
  core/U1729/Y (AOI21X1_HVT)                              0.13       1.35 r
  core/U1730/Y (OAI21X1_HVT)                              0.14       1.49 f
  core/U1733/Y (XNOR2X1_HVT)                              0.15       1.64 r
  core/temp_io_out_c_3_0_reg[14]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[14]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U618/Y (NAND2X0_HVT)                               0.07       1.42 f
  core/U740/Y (NAND2X0_HVT)                               0.07       1.48 r
  core/U579/Y (XNOR2X1_HVT)                               0.15       1.64 r
  core/temp_io_out_c_7_0_reg[20]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[20]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: core/_T_387_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_5_0_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_387_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_387_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_5/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_5/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_5/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_5/tile_0_0/U35/Y (INVX0_HVT)                0.16       0.45 f
  core/mesh_7_5/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.61 r
  core/mesh_7_5/tile_0_0/U340/Y (AO22X1_HVT)              0.17       0.78 r
  core/mesh_7_5/tile_0_0/io_out_c[34] (PE_64)             0.00       0.78 r
  core/mesh_7_5/io_out_c_0[34] (Tile)                     0.00       0.78 r
  core/U222/Y (NOR2X0_HVT)                                0.12       0.90 f
  core/U1947/Y (NOR2X0_HVT)                               0.09       0.99 r
  core/U1951/Y (NAND2X0_HVT)                              0.04       1.03 f
  core/U253/Y (NAND2X0_HVT)                               0.06       1.09 r
  core/U252/Y (AO21X1_HVT)                                0.13       1.22 r
  core/U247/Y (NBUFFX2_HVT)                               0.07       1.29 r
  core/U135/Y (INVX1_HVT)                                 0.06       1.35 f
  core/U251/Y (OR2X1_HVT)                                 0.08       1.43 f
  core/U249/Y (NAND2X0_HVT)                               0.05       1.48 r
  core/U248/Y (XNOR2X1_HVT)                               0.15       1.64 r
  core/temp_io_out_c_5_0_reg[15]/D (DFFX1_HVT)            0.00       1.64 r
  data arrival time                                                  1.64

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_5_0_reg[15]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: core/_T_64_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_0/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_0/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_65_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_1/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_1/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_67_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_3/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_3/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_69_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_5/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_5/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_1_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_0/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_0/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_2_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_1/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_1/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_3_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_2/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_2/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_4_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_3/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_3/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_5_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_4/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_4/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_6_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_5/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_5/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_7_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_6/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_6/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_10_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_0/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_0/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_11_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_1/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_1/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_12_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_2/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_2/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_13_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_3/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_3/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_14_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_4/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_4/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_15_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_5/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_5/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_16_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_6/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_6/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_19_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_0/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_0/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_20_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_1/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_1/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_21_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_2/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_2/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_22_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_3/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_3/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_23_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_4/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_4/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_24_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_5/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_5/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_25_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_6/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_6/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_28_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_0/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_0/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_29_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_1/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_1/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_30_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_2/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_2/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_31_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_3/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_3/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_32_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_4/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_4/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_33_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_5/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_5/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_34_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_6/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_6/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_37_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_0/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_0/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_38_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_1/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_1/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_39_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_2/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_2/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_40_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_3/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_3/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_41_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_4/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_4/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_42_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_5/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_5/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_43_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_6/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_6/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_46_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_0/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_0/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_47_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_1/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_1/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_48_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_2/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_2/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_49_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_3/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_3/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_50_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_4/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_4/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_51_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_5/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_5/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_52_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_6/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_6/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_55_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_0/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_0/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_56_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_1/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_1/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_57_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_2/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_2/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_58_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_3/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_3/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_59_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_4/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_4/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_60_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_5/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_5/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_61_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_6/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_6/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_66_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_2/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_2/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_68_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_4/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_4/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_70_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_6/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_6/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_64_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_0/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_0/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_65_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_1/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_1/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_67_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_3/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_3/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_69_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_5/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_5/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_1_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_0/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_0/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_2_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_1/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_1/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_3_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_2/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_2/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_4_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_3/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_3/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_5_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_4/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_4/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_6_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_5/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_5/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_7_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_0_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_0_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_0_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_0_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_0_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_0_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_0_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_0_6/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_6/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_10_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_0/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_0/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_11_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_1/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_1/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_12_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_2/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_2/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_13_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_3/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_3/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_14_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_4/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_4/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_15_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_5/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_5/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_16_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_1_6/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_6/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_19_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_0/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_0/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_20_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_1/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_1/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_21_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_2/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_2/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_22_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_3/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_3/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_23_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_4/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_4/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_24_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_5/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_5/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_25_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_2_6/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_6/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_28_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_0/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_0/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_29_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_1/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_1/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_30_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_2/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_2/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_31_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_3/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_3/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_32_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_4/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_4/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_33_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_5/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_5/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_34_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_3_6/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_6/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_37_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_0/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_0/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_38_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_1/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_1/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_39_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_2/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_2/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_40_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_3/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_3/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_41_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_4/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_4/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_42_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_5/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_5/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_43_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_4_6/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_6/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_46_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_0/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_0/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_47_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_1/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_1/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_48_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_2/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_2/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_49_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_3/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_3/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_50_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_4/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_4/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_51_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_5/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_5/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_52_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_5_6/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_6/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_55_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_0/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_0/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_0/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_56_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_1/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_1/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_1/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_57_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_2/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_2/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_58_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_3/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_3/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_3/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_59_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_4/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_4/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_60_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_5/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_5/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_5/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_61_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_6_6/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_6/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_66_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_2/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_2/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_2/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_68_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_4/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_4/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_4/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_70_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_6/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.50 r
  core/mesh_7_6/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_6/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_64_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_0/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_0/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_65_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_1/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_1/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_67_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_3/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_3/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_69_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_5/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_5/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_1_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_0/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_0/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_2_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_1/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_1/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_3_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_2/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_2/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_4_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_3/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_3/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_5_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_4/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_4/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_6_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_5/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_5/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_7_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_6/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_6/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_10_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_0/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_0/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_11_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_1/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_1/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_12_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_2/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_2/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_13_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_3/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_3/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_14_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_4/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_4/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_15_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_5/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_5/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_16_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_6/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_6/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_19_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_0/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_0/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_20_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_1/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_1/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_21_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_2/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_2/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_22_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_3/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_3/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_23_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_4/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_4/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_24_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_5/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_5/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_25_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_6/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_6/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_28_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_0/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_0/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_29_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_1/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_1/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_30_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_2/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_2/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_31_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_3/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_3/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_32_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_4/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_4/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_33_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_5/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_5/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_34_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_6/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_6/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_37_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_0/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_0/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_38_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_1/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_1/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_39_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_2/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_2/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_40_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_3/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_3/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_41_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_4/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_4/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_42_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_5/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_5/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_43_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_6/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_6/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_46_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_0/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_0/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_47_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_1/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_1/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_48_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_2/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_2/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_49_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_3/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_3/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_50_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_4/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_4/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_51_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_5/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_5/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_52_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_6/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_6/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_55_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_0/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_0/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_56_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_1/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_1/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_57_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_2/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_2/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_58_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_3/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_3/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_59_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_4/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_4/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_60_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_5/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_5/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_61_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_6/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_6/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_66_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_2/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_2/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_68_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_4/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_4/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_70_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_6/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_6/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_64_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_0/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_0/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_65_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_1/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_1/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_67_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_3/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_3/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_69_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_5/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_5/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_1_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_0/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_0/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_2_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_1/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_1/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_3_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_2/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_2/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_4_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_3/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_3/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_5_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_4/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_4/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_6_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_5/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_5/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_7_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_0_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_0_6/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_6/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_10_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_0/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_0/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_11_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_1/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_1/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_12_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_2/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_2/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_13_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_3/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_3/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_14_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_4/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_4/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_15_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_5/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_5/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_16_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_1_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_1_6/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_6/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_19_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_0/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_0/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_20_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_1/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_1/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_21_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_2/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_2/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_22_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_3/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_3/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_23_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_4/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_4/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_24_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_5/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_5/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_25_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_2_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_2_6/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_6/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_28_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_0/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_0/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_29_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_1/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_1/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_30_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_2/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_2/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_31_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_3/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_3/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_32_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_4/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_4/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_33_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_5/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_5/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_34_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_3_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_3_6/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_6/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_37_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_0/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_0/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_38_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_1/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_1/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_39_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_2/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_2/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_40_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_3/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_3/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_41_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_4/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_4/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_42_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_5/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_5/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_43_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_4_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_4_6/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_6/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_46_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_0/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_0/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_47_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_1/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_1/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_48_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_2/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_2/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_49_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_3/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_3/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_50_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_4/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_4/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_51_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_5/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_5/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_52_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_5_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_5_6/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_6/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_55_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_0/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_0/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_0/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_0/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_0/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_0/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_56_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_1/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_1/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_1/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_1/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_1/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_1/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_57_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_2/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_2/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_58_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_3/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_3/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_3/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_3/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_3/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_3/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_59_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_4/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_4/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_60_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_5/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_5/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_5/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_5/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_5/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_5/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_61_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_6_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_6_6/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_6/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_66_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_2/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_2/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_2/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_2/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_2/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_2/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_68_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_4/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_4/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_4/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_4/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_4/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_4/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_70_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_6/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_6/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_6/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.36 f
  core/mesh_7_6/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.50 r
  core/mesh_7_6/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_6/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_361_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_4_0_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_361_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_361_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U144/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_4/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_4/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_4/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_4/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_4/tile_0_0/U5/Y (INVX4_HVT)                 0.16       0.63 f
  core/mesh_7_4/tile_0_0/U185/Y (MUX21X1_HVT)             0.19       0.81 f
  core/mesh_7_4/tile_0_0/io_out_c[39] (PE_64)             0.00       0.81 f
  core/mesh_7_4/io_out_c_0[39] (Tile)                     0.00       0.81 f
  core/U35/Y (OR2X1_HVT)                                  0.09       0.91 f
  core/U34/Y (INVX2_HVT)                                  0.03       0.94 r
  core/U200/Y (NOR2X0_HVT)                                0.10       1.04 f
  core/U66/Y (AO21X1_HVT)                                 0.09       1.12 f
  core/U65/Y (INVX0_HVT)                                  0.03       1.15 r
  core/U668/Y (OA21X1_HVT)                                0.10       1.25 r
  core/U684/Y (OA21X1_HVT)                                0.14       1.38 r
  core/U4/Y (OA21X1_HVT)                                  0.11       1.49 r
  core/U555/Y (XOR2X1_HVT)                                0.15       1.65 f
  core/temp_io_out_c_4_0_reg[20]/D (DFFX1_HVT)            0.00       1.65 f
  data arrival time                                                  1.65

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_4_0_reg[20]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: core/_T_8_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_0_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_0_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_0_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_0_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_0_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_0_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_0_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_0_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_0_7/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_7/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_17_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_1_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_1_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_1_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_1_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_1_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_1_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_1_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_1_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_1_7/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_7/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_26_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_2_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_2_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_2_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_2_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_2_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_2_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_2_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_2_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_2_7/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_7/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_35_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_3_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_3_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_3_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_3_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_3_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_3_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_3_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_3_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_3_7/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_7/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_44_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_4_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_4_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_4_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_4_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_4_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_4_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_4_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_4_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_4_7/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_7/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_53_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_5_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_5_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_5_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_5_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_5_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_5_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_5_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_5_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_5_7/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_7/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_62_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_6_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_6_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_6_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_6_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_6_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_6_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_6_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_6_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_6_7/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_7/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_71_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c1_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_7_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_7_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_7_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_7_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_7_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_7_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_7_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_7_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_7_7/tile_0_0/U136/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_7/tile_0_0/c1_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c1_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_8_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_0_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_0_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_0_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_0_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_0_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_0_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_0_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_0_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_0_7/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_0_7/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_17_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_1_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_1_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_1_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_1_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_1_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_1_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_1_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_1_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_1_7/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_1_7/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_26_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_2_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_2_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_2_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_2_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_2_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_2_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_2_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_2_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_2_7/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_2_7/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_35_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_3_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_3_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_3_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_3_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_3_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_3_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_3_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_3_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_3_7/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_3_7/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_44_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_4_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_4_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_4_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_4_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_4_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_4_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_4_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_4_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_4_7/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_4_7/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_53_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_5_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_5_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_5_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_5_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_5_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_5_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_5_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_5_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_5_7/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_5_7/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_62_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_6_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_6_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_6_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_6_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_6_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_6_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_6_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_6_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_6_7/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_6_7/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_71_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c2_s_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_7/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.09       0.34 r
  core/mesh_7_7/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.48 r
  core/mesh_7_7/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.54 f
  core/mesh_7_7/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.61 r
  core/mesh_7_7/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.85 f
  core/mesh_7_7/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.14 f
  core/mesh_7_7/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.14 f
  core/mesh_7_7/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.27 r
  core/mesh_7_7/tile_0_0/U8/Y (XOR3X2_HVT)                0.22       1.49 r
  core/mesh_7_7/tile_0_0/U135/Y (MUX21X1_HVT)             0.13       1.62 r
  core/mesh_7_7/tile_0_0/c2_s_reg[12]/D (DFFX1_HVT)       0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c2_s_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_8_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_0_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_0_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_0_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_0_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_0_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_0_7/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_7/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_17_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_1_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_1_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_1_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_1_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_1_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_1_7/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_7/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_26_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_2_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_2_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_2_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_2_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_2_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_2_7/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_7/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_35_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_3_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_3_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_3_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_3_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_3_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_3_7/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_7/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_44_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_4_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_4_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_4_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_4_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_4_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_4_7/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_7/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_53_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_5_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_5_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_5_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_5_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_5_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_5_7/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_7/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_62_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_6_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_6_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_6_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_6_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_6_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_6_7/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_7/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_71_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c2_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_7_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_7_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_7_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_7_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_7_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_7_7/tile_0_0/U139/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_7/tile_0_0/c2_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c2_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_8_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_0_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_0_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_0_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_0_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_0_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_0_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_0_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_0_7/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_0_7/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_17_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_1_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_1_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_1_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_1_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_1_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_1_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_1_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_1_7/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_1_7/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_26_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_2_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_2_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_2_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_2_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_2_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_2_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_2_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_2_7/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_2_7/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_35_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_3_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_3_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_3_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_3_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_3_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_3_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_3_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_3_7/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_3_7/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_44_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_4_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_4_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_4_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_4_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_4_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_4_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_4_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_4_7/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_4_7/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_53_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_5_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_5_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_5_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_5_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_5_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_5_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_5_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_5_7/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_5_7/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_62_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_6_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_6_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_6_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_6_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_6_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_6_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_6_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_6_7/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_6_7/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_71_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c1_s_reg[8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_7_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_7_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_7_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_7_7/tile_0_0/MULTuut/U241/Y (OAI22X1_HVT)     0.12       1.13 r
  core/mesh_7_7/tile_0_0/MULTuut/carry[8] (r4_mb8)        0.00       1.13 r
  core/mesh_7_7/tile_0_0/U137/Y (XOR3X2_HVT)              0.23       1.35 f
  core/mesh_7_7/tile_0_0/U138/Y (XOR2X2_HVT)              0.14       1.49 r
  core/mesh_7_7/tile_0_0/U157/Y (MUX21X1_HVT)             0.12       1.62 r
  core/mesh_7_7/tile_0_0/c1_s_reg[8]/D (DFFX1_HVT)        0.00       1.62 r
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c1_s_reg[8]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_309_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_2_0_reg[16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_309_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_309_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U104/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_2/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_2/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_2/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_2/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_2/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_2/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_2/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_2/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U585/Y (OR2X1_HVT)                                 0.09       0.90 r
  core/U410/Y (AO22X1_HVT)                                0.10       1.00 r
  core/U57/Y (INVX1_HVT)                                  0.04       1.04 f
  core/U333/Y (OA21X1_HVT)                                0.09       1.13 f
  core/U329/Y (NAND2X0_HVT)                               0.05       1.18 r
  core/U326/Y (NAND3X0_HVT)                               0.08       1.26 f
  core/U138/Y (NAND2X4_HVT)                               0.14       1.40 r
  core/U137/Y (INVX1_HVT)                                 0.04       1.44 f
  core/U118/Y (INVX1_HVT)                                 0.03       1.47 r
  core/U305/Y (XNOR2X1_HVT)                               0.14       1.61 r
  core/temp_io_out_c_2_0_reg[16]/D (DFFX1_HVT)            0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_2_0_reg[16]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_3/tile_0_0/U61/Y (INVX2_HVT)                0.12       0.41 f
  core/mesh_7_3/tile_0_0/U353/Y (INVX2_HVT)               0.14       0.56 r
  core/mesh_7_3/tile_0_0/U338/Y (AO22X1_HVT)              0.16       0.71 r
  core/mesh_7_3/tile_0_0/io_out_c[32] (PE_64)             0.00       0.71 r
  core/mesh_7_3/io_out_c_0[32] (Tile)                     0.00       0.71 r
  core/U1558/Y (NAND2X0_HVT)                              0.10       0.81 f
  core/U1597/Y (INVX0_HVT)                                0.05       0.86 r
  core/U1598/Y (NAND2X0_HVT)                              0.06       0.92 f
  core/U700/Y (NAND2X0_HVT)                               0.06       0.98 r
  core/U699/Y (NAND2X0_HVT)                               0.07       1.05 f
  core/U698/Y (AND2X1_HVT)                                0.08       1.13 f
  core/U733/Y (OR2X1_HVT)                                 0.07       1.20 f
  core/U171/Y (AND2X1_HVT)                                0.10       1.30 f
  core/U544/Y (OAI21X1_HVT)                               0.17       1.46 r
  core/U798/Y (XNOR2X1_HVT)                               0.15       1.61 r
  core/temp_io_out_c_3_0_reg[12]/D (DFFX1_HVT)            0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[12]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_3/tile_0_0/U61/Y (INVX2_HVT)                0.12       0.41 f
  core/mesh_7_3/tile_0_0/U353/Y (INVX2_HVT)               0.14       0.56 r
  core/mesh_7_3/tile_0_0/U338/Y (AO22X1_HVT)              0.16       0.71 r
  core/mesh_7_3/tile_0_0/io_out_c[32] (PE_64)             0.00       0.71 r
  core/mesh_7_3/io_out_c_0[32] (Tile)                     0.00       0.71 r
  core/U1558/Y (NAND2X0_HVT)                              0.10       0.81 f
  core/U1597/Y (INVX0_HVT)                                0.05       0.86 r
  core/U1598/Y (NAND2X0_HVT)                              0.06       0.92 f
  core/U700/Y (NAND2X0_HVT)                               0.06       0.98 r
  core/U699/Y (NAND2X0_HVT)                               0.07       1.05 f
  core/U698/Y (AND2X1_HVT)                                0.08       1.13 f
  core/U733/Y (OR2X1_HVT)                                 0.07       1.20 f
  core/U171/Y (AND2X1_HVT)                                0.10       1.30 f
  core/U1738/Y (OAI21X1_HVT)                              0.17       1.46 r
  core/U1741/Y (XNOR2X1_HVT)                              0.15       1.61 r
  core/temp_io_out_c_3_0_reg[11]/D (DFFX1_HVT)            0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[11]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_335_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_3_0_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_335_reg/CLK (DFFSSRX2_HVT)                      0.00       0.00 r
  core/_T_335_reg/QN (DFFSSRX2_HVT)                       0.17       0.17 r
  core/mesh_7_3/io_in_control_0_propagate (Tile)          0.00       0.17 r
  core/mesh_7_3/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.17 r
  core/mesh_7_3/tile_0_0/U10/Y (NBUFFX4_HVT)              0.12       0.29 r
  core/mesh_7_3/tile_0_0/U61/Y (INVX2_HVT)                0.12       0.41 f
  core/mesh_7_3/tile_0_0/U353/Y (INVX2_HVT)               0.14       0.56 r
  core/mesh_7_3/tile_0_0/U338/Y (AO22X1_HVT)              0.16       0.71 r
  core/mesh_7_3/tile_0_0/io_out_c[32] (PE_64)             0.00       0.71 r
  core/mesh_7_3/io_out_c_0[32] (Tile)                     0.00       0.71 r
  core/U1558/Y (NAND2X0_HVT)                              0.10       0.81 f
  core/U1597/Y (INVX0_HVT)                                0.05       0.86 r
  core/U1598/Y (NAND2X0_HVT)                              0.06       0.92 f
  core/U700/Y (NAND2X0_HVT)                               0.06       0.98 r
  core/U699/Y (NAND2X0_HVT)                               0.07       1.05 f
  core/U698/Y (AND2X1_HVT)                                0.08       1.13 f
  core/U733/Y (OR2X1_HVT)                                 0.07       1.20 f
  core/U171/Y (AND2X1_HVT)                                0.10       1.30 f
  core/U1744/Y (OAI21X1_HVT)                              0.17       1.46 r
  core/U1746/Y (XNOR2X1_HVT)                              0.15       1.61 r
  core/temp_io_out_c_3_0_reg[10]/D (DFFX1_HVT)            0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_3_0_reg[10]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: core/_T_64_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_0/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_0/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_7_0/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_65_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_1/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_1/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_7_1/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_67_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_3/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_3/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_7_3/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_69_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_5/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_5/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_7_5/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_1_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_0/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_0/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_0_0/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_2_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_1/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_1/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_0_1/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_3_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_2/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_2/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_0_2/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_4_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_3/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_3/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_0_3/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_5_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_4/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_4/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_0_4/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_6_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_5/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_5/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_0_5/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_7_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_6/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_6/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_0_6/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_10_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_0/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_0/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_1_0/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_11_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_1/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_1/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_1_1/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_12_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_2/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_2/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_1_2/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_13_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_3/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_3/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_1_3/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_14_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_4/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_4/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_1_4/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_15_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_5/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_5/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_1_5/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_16_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_6/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_6/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_1_6/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_19_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_0/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_0/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_2_0/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_20_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_1/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_1/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_2_1/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_21_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_2/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_2/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_2_2/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_22_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_3/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_3/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_2_3/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_23_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_4/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_4/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_2_4/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_24_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_5/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_5/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_2_5/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_25_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_6/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_6/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_2_6/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_28_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_0/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_0/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_3_0/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_29_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_1/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_1/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_3_1/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_30_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_2/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_2/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_3_2/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_31_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_3/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_3/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_3_3/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_32_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_4/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_4/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_3_4/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_33_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_5/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_5/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_3_5/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_34_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_6/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_6/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_3_6/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_37_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_0/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_0/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_4_0/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_38_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_1/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_1/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_4_1/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_39_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_2/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_2/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_4_2/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_40_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_3/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_3/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_4_3/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_41_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_4/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_4/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_4_4/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_42_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_5/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_5/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_4_5/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_43_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_6/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_6/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_4_6/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_46_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_0/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_0/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_5_0/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_47_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_1/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_1/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_5_1/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_48_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_2/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_2/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_5_2/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_49_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_3/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_3/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_5_3/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_50_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_4/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_4/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_5_4/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_51_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_5/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_5/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_5_5/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_52_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_6/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_6/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_5_6/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_55_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_0/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_0/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_6_0/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_56_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_1/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_1/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_6_1/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_57_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_2/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_2/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_6_2/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_58_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_3/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_3/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_6_3/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_59_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_4/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_4/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_6_4/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_60_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_5/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_5/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_6_5/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_61_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_6/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_6/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_6_6/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_66_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_2/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_2/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_7_2/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_68_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_4/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_4/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_7_4/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_70_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_6/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_6/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.63 f
  core/mesh_7_6/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_64_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_0/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_0/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_65_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_1/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_1/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_67_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_3/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_3/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_69_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_5/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_5/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_10_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_0/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_0/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_11_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_1/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_1/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_12_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_2/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_2/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_13_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_3/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_3/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_14_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_4/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_4/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_15_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_5/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_5/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_16_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_6/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_6/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_19_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_0/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_0/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_20_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_1/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_1/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_21_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_2/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_2/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_22_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_3/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_3/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_23_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_4/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_4/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_24_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_5/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_5/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_25_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_6/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_6/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_28_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_0/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_0/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_29_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_1/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_1/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_30_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_2/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_2/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_31_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_3/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_3/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_32_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_4/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_4/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_33_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_5/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_5/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_34_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_6/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_6/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_37_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_0/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_0/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_38_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_1/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_1/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_39_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_2/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_2/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_40_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_3/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_3/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_41_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_4/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_4/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_42_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_5/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_5/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_43_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_6/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_6/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_46_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_0/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_0/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_47_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_1/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_1/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_48_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_2/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_2/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_49_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_3/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_3/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_50_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_4/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_4/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_51_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_5/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_5/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_52_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_6/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_6/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_55_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_0/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_0/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_56_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_1/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_1/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_57_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_2/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_2/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_58_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_3/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_3/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_59_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_4/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_4/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_60_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_5/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_5/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_61_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_6/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_6/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_66_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_2/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_2/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_68_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_4/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_4/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_70_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_6/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_6/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_64_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_0/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_0/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_65_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_1/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_1/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_67_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_3/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_3/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_69_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_5/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_5/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_64_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_7_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_7_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_7_0/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_7_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_7_0/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_0/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_65_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_7_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_7_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_7_1/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_7_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_7_1/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_1/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_67_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_7_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_7_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_7_3/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_7_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_7_3/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_3/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_69_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_7_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_7_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_7_5/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_7_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_7_5/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_5/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_10_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_0/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_0/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_11_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_1/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_1/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_12_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_2/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_2/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_13_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_3/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_3/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_14_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_4/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_4/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_15_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_5/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_5/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_16_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_1_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_1_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_1_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_1_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_1_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_1_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_6/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_6/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_19_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_0/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_0/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_20_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_1/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_1/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_21_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_2/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_2/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_22_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_3/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_3/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_23_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_4/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_4/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_24_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_5/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_5/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_25_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_2_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_2_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_2_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_2_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_2_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_2_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_6/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_6/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_28_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_0/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_0/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_29_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_1/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_1/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_30_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_2/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_2/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_31_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_3/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_3/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_32_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_4/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_4/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_33_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_5/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_5/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_34_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_3_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_3_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_3_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_3_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_3_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_3_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_6/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_6/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_37_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_0/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_0/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_38_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_1/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_1/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_39_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_2/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_2/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_40_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_3/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_3/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_41_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_4/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_4/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_42_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_5/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_5/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_43_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_4_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_4_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_4_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_4_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_4_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_4_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_6/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_6/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_46_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_0/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_0/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_47_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_1/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_1/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_48_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_2/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_2/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_49_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_3/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_3/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_50_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_4/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_4/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_51_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_5/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_5/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_52_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_5_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_5_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_5_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_5_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_5_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_5_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_6/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_6/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_55_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_0/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_0/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_56_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_1/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_1/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_57_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_2/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_2/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_58_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_3/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_3/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_59_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_4/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_4/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_60_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_5/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_5/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_61_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_6_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_6_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_6_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_6_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_6_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_6_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_6/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_6/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_1_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_0_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_0_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_0_0/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_0_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_0_0/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_0/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_2_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_0_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_0_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_0_1/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_0_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_0_1/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_1/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_3_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_0_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_0_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_0_2/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_0_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_0_2/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_2/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_4_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_0_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_0_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_0_3/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_0_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_0_3/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_3/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_5_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_0_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_0_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_0_4/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_0_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_0_4/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_4/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_6_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_0_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_0_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_0_5/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_0_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_0_5/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_5/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_7_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_0_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_0_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_0_6/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_0_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_0_6/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_6/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_10_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_1_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_1_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_1_0/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_1_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_1_0/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_0/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_11_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_1_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_1_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_1_1/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_1_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_1_1/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_1/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_12_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_1_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_1_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_1_2/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_1_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_1_2/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_2/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_13_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_1_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_1_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_1_3/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_1_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_1_3/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_3/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_14_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_1_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_1_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_1_4/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_1_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_1_4/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_4/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_15_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_1_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_1_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_1_5/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_1_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_1_5/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_5/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_16_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_1_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_1_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_1_6/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_1_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_1_6/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_1_6/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_19_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_2_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_2_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_2_0/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_2_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_2_0/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_0/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_20_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_2_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_2_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_2_1/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_2_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_2_1/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_1/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_21_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_2_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_2_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_2_2/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_2_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_2_2/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_2/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_22_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_2_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_2_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_2_3/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_2_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_2_3/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_3/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_23_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_2_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_2_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_2_4/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_2_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_2_4/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_4/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_24_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_2_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_2_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_2_5/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_2_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_2_5/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_5/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_25_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_2_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_2_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_2_6/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_2_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_2_6/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_2_6/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_28_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_3_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_3_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_3_0/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_3_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_3_0/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_0/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_29_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_3_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_3_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_3_1/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_3_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_3_1/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_1/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_30_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_3_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_3_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_3_2/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_3_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_3_2/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_2/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_31_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_3_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_3_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_3_3/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_3_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_3_3/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_3/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_32_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_3_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_3_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_3_4/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_3_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_3_4/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_4/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_33_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_3_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_3_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_3_5/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_3_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_3_5/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_5/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_34_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_3_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_3_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_3_6/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_3_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_3_6/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_3_6/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_37_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_4_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_4_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_4_0/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_4_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_4_0/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_0/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_38_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_4_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_4_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_4_1/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_4_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_4_1/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_1/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_39_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_4_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_4_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_4_2/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_4_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_4_2/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_2/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_40_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_4_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_4_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_4_3/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_4_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_4_3/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_3/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_41_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_4_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_4_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_4_4/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_4_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_4_4/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_4/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_42_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_4_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_4_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_4_5/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_4_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_4_5/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_5/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_43_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_4_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_4_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_4_6/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_4_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_4_6/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_4_6/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_46_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_5_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_5_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_5_0/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_5_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_5_0/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_0/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_47_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_5_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_5_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_5_1/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_5_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_5_1/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_1/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_48_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_5_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_5_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_5_2/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_5_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_5_2/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_2/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_49_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_5_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_5_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_5_3/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_5_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_5_3/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_3/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_50_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_5_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_5_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_5_4/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_5_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_5_4/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_4/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_51_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_5_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_5_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_5_5/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_5_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_5_5/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_5/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_52_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_5_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_5_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_5_6/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_5_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_5_6/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_5_6/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_55_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_6_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_6_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_6_0/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_6_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_6_0/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_0/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_56_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_6_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_6_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_6_1/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_6_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_6_1/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_1/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_57_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_6_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_6_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_6_2/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_6_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_6_2/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_2/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_58_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_6_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_6_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_6_3/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_6_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_6_3/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_3/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_59_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_6_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_6_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_6_4/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_6_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_6_4/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_4/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_60_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_6_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_6_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_6_5/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_6_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_6_5/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_5/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_61_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_6_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_6_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_6_6/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_6_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_6_6/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_6_6/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_66_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_2/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_2/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_68_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_4/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_4/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_70_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_7_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_7_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_7_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_7_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_7_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_7_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_6/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_6/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_66_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_7_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_7_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_7_2/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_7_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_7_2/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_2/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_68_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_7_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_7_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_7_4/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_7_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_7_4/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_4/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_70_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_7_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.14 f
  core/mesh_7_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.14 f
  core/mesh_7_6/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_7_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.48 r
  core/mesh_7_6/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_7_6/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_1_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_0/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_0/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_2_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_1/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_1/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_3_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_2/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_2/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_4_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_3/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_3/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_5_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_4/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_4/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_6_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_5/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_5/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_7_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_6/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_6/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_1_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_0/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_0/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_0/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_0/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_0/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_0/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_0/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_0/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_0/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_2_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_1/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_1/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_1/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_1/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_1/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_1/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_1/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_1/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_1/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_3_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_2/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_2/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_2/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_2/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_2/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_2/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_2/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_2/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_2/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_4_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_3/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_3/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_3/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_3/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_3/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_3/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_3/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_3/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_3/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_5_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_4/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_4/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_4/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_4/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_4/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_4/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_4/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_4/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_4/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_6_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_5/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_5/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_5/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_5/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_5/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_5/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_5/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_5/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_5/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_7_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_6/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.63 r
  core/mesh_0_6/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.76 r
  core/mesh_0_6/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.01 f
  core/mesh_0_6/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.17 r
  core/mesh_0_6/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.17 r
  core/mesh_0_6/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.33 r
  core/mesh_0_6/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_6/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.61 r
  core/mesh_0_6/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U92/Y (NAND2X0_HVT)                                0.06       1.22 r
  core/U165/Y (INVX1_HVT)                                 0.07       1.29 f
  core/U575/Y (OAI21X1_HVT)                               0.17       1.46 r
  core/U2542/Y (XNOR2X1_HVT)                              0.15       1.61 r
  core/temp_io_out_c_7_0_reg[12]/D (DFFX1_HVT)            0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[12]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U92/Y (NAND2X0_HVT)                                0.06       1.22 r
  core/U165/Y (INVX1_HVT)                                 0.07       1.29 f
  core/U2549/Y (OAI21X1_HVT)                              0.17       1.46 r
  core/U2552/Y (XNOR2X1_HVT)                              0.15       1.61 r
  core/temp_io_out_c_7_0_reg[11]/D (DFFX1_HVT)            0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[11]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U92/Y (NAND2X0_HVT)                                0.06       1.22 r
  core/U165/Y (INVX1_HVT)                                 0.07       1.29 f
  core/U574/Y (OAI21X1_HVT)                               0.17       1.46 r
  core/U2545/Y (XNOR2X1_HVT)                              0.15       1.61 r
  core/temp_io_out_c_7_0_reg[10]/D (DFFX1_HVT)            0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[10]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_64_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_7_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_7_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_7_0/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_7_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_7_0/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_0/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_7_0/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_65_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_7_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_7_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_7_1/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_7_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_7_1/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_1/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_7_1/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_67_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_7_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_7_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_7_3/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_7_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_7_3/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_3/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_7_3/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_69_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_7_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_7_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_7_5/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_7_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_7_5/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_5/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_7_5/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_1_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_0_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_0_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_0_0/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_0_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_0_0/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_0/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_0_0/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_2_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_0_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_0_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_0_1/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_0_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_0_1/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_1/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_0_1/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_3_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_0_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_0_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_0_2/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_0_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_0_2/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_2/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_0_2/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_4_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_0_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_0_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_0_3/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_0_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_0_3/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_3/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_0_3/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_5_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_0_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_0_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_0_4/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_0_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_0_4/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_4/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_0_4/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_6_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_0_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_0_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_0_5/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_0_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_0_5/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_5/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_0_5/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_7_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_0_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_0_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_0_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_0_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_0_6/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_0_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_0_6/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_6/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_0_6/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_10_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_1_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_1_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_1_0/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_1_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_1_0/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_0/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_1_0/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_11_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_1_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_1_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_1_1/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_1_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_1_1/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_1/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_1_1/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_12_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_1_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_1_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_1_2/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_1_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_1_2/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_2/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_1_2/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_13_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_1_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_1_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_1_3/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_1_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_1_3/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_3/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_1_3/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_14_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_1_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_1_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_1_4/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_1_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_1_4/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_4/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_1_4/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_15_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_1_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_1_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_1_5/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_1_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_1_5/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_5/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_1_5/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_16_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_1_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_1_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_1_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_1_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_1_6/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_1_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_1_6/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_6/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_1_6/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_19_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_2_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_2_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_2_0/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_2_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_2_0/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_0/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_2_0/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_20_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_2_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_2_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_2_1/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_2_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_2_1/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_1/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_2_1/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_21_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_2_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_2_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_2_2/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_2_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_2_2/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_2/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_2_2/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_22_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_2_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_2_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_2_3/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_2_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_2_3/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_3/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_2_3/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_23_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_2_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_2_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_2_4/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_2_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_2_4/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_4/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_2_4/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_24_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_2_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_2_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_2_5/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_2_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_2_5/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_5/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_2_5/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_25_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_2_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_2_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_2_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_2_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_2_6/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_2_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_2_6/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_6/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_2_6/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_28_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_3_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_3_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_3_0/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_3_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_3_0/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_0/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_3_0/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_29_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_3_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_3_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_3_1/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_3_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_3_1/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_1/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_3_1/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_30_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_3_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_3_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_3_2/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_3_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_3_2/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_2/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_3_2/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_31_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_3_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_3_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_3_3/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_3_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_3_3/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_3/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_3_3/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_32_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_3_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_3_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_3_4/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_3_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_3_4/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_4/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_3_4/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_33_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_3_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_3_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_3_5/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_3_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_3_5/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_5/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_3_5/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_34_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_3_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_3_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_3_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_3_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_3_6/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_3_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_3_6/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_6/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_3_6/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_37_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_4_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_4_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_4_0/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_4_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_4_0/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_0/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_4_0/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_38_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_4_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_4_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_4_1/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_4_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_4_1/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_1/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_4_1/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_39_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_4_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_4_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_4_2/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_4_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_4_2/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_2/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_4_2/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_40_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_4_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_4_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_4_3/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_4_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_4_3/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_3/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_4_3/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_41_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_4_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_4_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_4_4/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_4_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_4_4/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_4/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_4_4/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_42_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_4_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_4_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_4_5/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_4_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_4_5/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_5/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_4_5/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_43_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_4_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_4_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_4_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_4_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_4_6/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_4_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_4_6/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_6/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_4_6/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_46_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_5_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_5_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_5_0/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_5_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_5_0/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_0/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_5_0/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_47_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_5_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_5_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_5_1/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_5_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_5_1/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_1/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_5_1/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_48_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_5_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_5_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_5_2/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_5_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_5_2/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_2/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_5_2/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_49_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_5_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_5_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_5_3/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_5_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_5_3/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_3/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_5_3/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_50_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_5_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_5_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_5_4/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_5_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_5_4/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_4/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_5_4/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_51_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_5_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_5_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_5_5/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_5_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_5_5/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_5/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_5_5/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_52_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_5_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_5_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_5_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_5_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_5_6/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_5_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_5_6/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_6/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_5_6/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_55_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_0/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_0/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_0/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_6_0/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_6_0/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_6_0/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_6_0/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_6_0/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_0/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_6_0/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_56_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_1/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_1/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_1/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_6_1/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_6_1/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_6_1/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_6_1/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_6_1/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_1/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_6_1/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_57_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_6_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_6_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_6_2/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_6_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_6_2/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_2/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_6_2/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_58_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_3/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_3/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_3/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_6_3/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_6_3/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_6_3/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_6_3/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_6_3/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_3/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_6_3/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_59_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_6_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_6_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_6_4/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_6_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_6_4/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_4/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_6_4/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_60_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_5/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_5/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_5/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_6_5/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_6_5/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_6_5/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_6_5/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_6_5/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_5/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_6_5/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_61_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_6_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_6_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_6_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_6_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_6_6/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_6_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_6_6/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_6/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_6_6/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_66_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_2/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_2/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_2/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_7_2/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_7_2/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_7_2/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_7_2/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_7_2/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_2/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_7_2/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_68_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_4/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_4/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_4/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_7_4/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_7_4/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_7_4/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_7_4/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_7_4/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_4/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_7_4/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_70_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.46 r
  core/mesh_7_6/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_6/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.77 f
  core/mesh_7_6/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.89 f
  core/mesh_7_6/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.12 r
  core/mesh_7_6/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.12 r
  core/mesh_7_6/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_7_6/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_7_6/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_6/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.63 f
  core/mesh_7_6/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.63 f
  data arrival time                                                  1.63

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_439_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/temp_io_out_c_7_0_reg[16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Mesh               280000                saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c
  Tile               8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_439_reg/CLK (DFFX2_HVT)                         0.00       0.00 r
  core/_T_439_reg/QN (DFFX2_HVT)                          0.18       0.18 r
  core/U119/Y (INVX4_HVT)                                 0.04       0.22 f
  core/mesh_7_7/io_in_control_0_propagate (Tile)          0.00       0.22 f
  core/mesh_7_7/tile_0_0/io_in_control_propagate (PE_64)
                                                          0.00       0.22 f
  core/mesh_7_7/tile_0_0/U10/Y (NBUFFX4_HVT)              0.10       0.33 f
  core/mesh_7_7/tile_0_0/U35/Y (INVX0_HVT)                0.14       0.46 r
  core/mesh_7_7/tile_0_0/U410/Y (INVX2_HVT)               0.16       0.63 f
  core/mesh_7_7/tile_0_0/U174/Y (MUX21X1_HVT)             0.19       0.82 r
  core/mesh_7_7/tile_0_0/io_out_c[5] (PE_64)              0.00       0.82 r
  core/mesh_7_7/io_out_c_0[5] (Tile)                      0.00       0.82 r
  core/U680/Y (OR2X1_HVT)                                 0.09       0.91 r
  core/U678/Y (AND2X1_HVT)                                0.08       0.99 r
  core/U723/Y (NAND2X0_HVT)                               0.06       1.04 f
  core/U725/Y (NAND2X0_HVT)                               0.05       1.09 r
  core/U692/Y (NAND2X0_HVT)                               0.06       1.15 f
  core/U691/Y (NAND2X0_HVT)                               0.06       1.21 r
  core/U619/Y (AO21X1_HVT)                                0.14       1.35 r
  core/U136/Y (INVX4_HVT)                                 0.05       1.40 f
  core/U103/Y (NBUFFX2_HVT)                               0.07       1.47 f
  core/U578/Y (XOR2X1_HVT)                                0.14       1.61 r
  core/temp_io_out_c_7_0_reg[16]/D (DFFX1_HVT)            0.00       1.61 r
  data arrival time                                                  1.61

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/temp_io_out_c_7_0_reg[16]/CLK (DFFX1_HVT)          0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_8_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_0_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_0_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_0_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.13 f
  core/mesh_0_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.13 f
  core/mesh_0_7/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_0_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.47 r
  core/mesh_0_7/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_7/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_17_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_1_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_1_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_1_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.13 f
  core/mesh_1_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.13 f
  core/mesh_1_7/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_1_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.47 r
  core/mesh_1_7/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_7/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_26_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_2_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_2_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_2_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.13 f
  core/mesh_2_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.13 f
  core/mesh_2_7/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_2_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.47 r
  core/mesh_2_7/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_7/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_35_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_3_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_3_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_3_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.13 f
  core/mesh_3_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.13 f
  core/mesh_3_7/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_3_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.47 r
  core/mesh_3_7/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_7/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_44_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_4_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_4_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_4_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.13 f
  core/mesh_4_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.13 f
  core/mesh_4_7/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_4_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.47 r
  core/mesh_4_7/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_7/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_53_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_5_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_5_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_5_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.13 f
  core/mesh_5_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.13 f
  core/mesh_5_7/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_5_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.47 r
  core/mesh_5_7/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_7/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_62_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_6_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_6_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_6_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.13 f
  core/mesh_6_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.13 f
  core/mesh_6_7/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_6_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.47 r
  core/mesh_6_7/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_7/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_71_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c2_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_7_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_7_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.13       0.90 r
  core/mesh_7_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.24       1.13 f
  core/mesh_7_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.13 f
  core/mesh_7_7/tile_0_0/U77/Y (AO22X1_HVT)               0.10       1.24 f
  core/mesh_7_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.24       1.47 r
  core/mesh_7_7/tile_0_0/U156/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_7/tile_0_0/c2_s_reg[7]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c2_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_17_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_1_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_1_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_1_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_1_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_1_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_1_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_1_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_7/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_7/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_26_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_2_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_2_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_2_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_2_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_2_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_2_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_2_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_7/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_7/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_35_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_3_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_3_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_3_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_3_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_3_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_3_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_3_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_7/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_7/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_44_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_4_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_4_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_4_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_4_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_4_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_4_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_4_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_7/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_7/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_53_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_5_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_5_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_5_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_5_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_5_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_5_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_5_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_7/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_7/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_62_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_6_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_6_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_6_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_6_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_6_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_6_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_6_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_7/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_7/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_71_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_7_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_7_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_7_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_7_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_7_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_7_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_7_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_7/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_7/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_8_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_0_7/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.63 r
  core/mesh_0_7/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.67 f
  core/mesh_0_7/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.72 r
  core/mesh_0_7/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.82 f
  core/mesh_0_7/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_7/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       0.99 r
  core/mesh_0_7/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.13 r
  core/mesh_0_7/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.13 r
  core/mesh_0_7/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_0_7/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_0_7/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_0_7/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.62 f
  core/mesh_0_7/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_17_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_1_7/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.63 r
  core/mesh_1_7/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.67 f
  core/mesh_1_7/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.72 r
  core/mesh_1_7/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.82 f
  core/mesh_1_7/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_7/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       0.99 r
  core/mesh_1_7/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.13 r
  core/mesh_1_7/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.13 r
  core/mesh_1_7/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_1_7/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_1_7/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_1_7/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.62 f
  core/mesh_1_7/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_26_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_2_7/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.63 r
  core/mesh_2_7/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.67 f
  core/mesh_2_7/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.72 r
  core/mesh_2_7/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.82 f
  core/mesh_2_7/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_7/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       0.99 r
  core/mesh_2_7/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.13 r
  core/mesh_2_7/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.13 r
  core/mesh_2_7/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_2_7/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_2_7/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_2_7/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.62 f
  core/mesh_2_7/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_35_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_3_7/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.63 r
  core/mesh_3_7/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.67 f
  core/mesh_3_7/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.72 r
  core/mesh_3_7/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.82 f
  core/mesh_3_7/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_7/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       0.99 r
  core/mesh_3_7/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.13 r
  core/mesh_3_7/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.13 r
  core/mesh_3_7/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_3_7/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_3_7/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_3_7/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.62 f
  core/mesh_3_7/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_44_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_4_7/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.63 r
  core/mesh_4_7/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.67 f
  core/mesh_4_7/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.72 r
  core/mesh_4_7/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.82 f
  core/mesh_4_7/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_7/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       0.99 r
  core/mesh_4_7/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.13 r
  core/mesh_4_7/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.13 r
  core/mesh_4_7/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_4_7/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_4_7/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_4_7/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.62 f
  core/mesh_4_7/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_53_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_5_7/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.63 r
  core/mesh_5_7/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.67 f
  core/mesh_5_7/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.72 r
  core/mesh_5_7/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.82 f
  core/mesh_5_7/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_7/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       0.99 r
  core/mesh_5_7/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.13 r
  core/mesh_5_7/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.13 r
  core/mesh_5_7/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_5_7/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_5_7/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_5_7/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.62 f
  core/mesh_5_7/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_62_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_6_7/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.63 r
  core/mesh_6_7/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.67 f
  core/mesh_6_7/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.72 r
  core/mesh_6_7/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.82 f
  core/mesh_6_7/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_7/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       0.99 r
  core/mesh_6_7/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.13 r
  core/mesh_6_7/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.13 r
  core/mesh_6_7/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_6_7/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_6_7/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_6_7/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.62 f
  core/mesh_6_7/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_71_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_7_7/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.63 r
  core/mesh_7_7/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.67 f
  core/mesh_7_7/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.72 r
  core/mesh_7_7/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.82 f
  core/mesh_7_7/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_7/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       0.99 r
  core/mesh_7_7/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.13 r
  core/mesh_7_7/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.13 r
  core/mesh_7_7/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_7_7/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_7_7/tile_0_0/U58/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_7_7/tile_0_0/U60/Y (NAND2X0_HVT)              0.07       1.62 f
  core/mesh_7_7/tile_0_0/c2_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c2_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.08       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_17_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_1_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_1_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_1_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_1_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_1_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_1_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_1_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_1_7/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_7/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_26_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_2_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_2_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_2_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_2_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_2_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_2_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_2_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_2_7/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_7/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_35_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_3_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_3_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_3_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_3_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_3_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_3_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_3_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_3_7/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_7/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_44_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_4_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_4_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_4_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_4_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_4_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_4_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_4_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_4_7/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_7/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_53_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_5_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_5_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_5_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_5_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_5_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_5_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_5_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_5_7/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_7/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_62_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_6_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_6_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_6_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_6_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_6_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_6_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_6_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_6_7/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_7/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_71_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_7_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_7_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_7_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_7_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_7_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_7_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_7_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_7_7/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_7/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_8_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c2_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_0_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_0_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_0_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_0_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_0_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_0_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_0_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_7/tile_0_0/U127/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_7/tile_0_0/c2_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c2_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_8_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c1_c_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_7/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_7/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_7/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_7/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.51 r
  core/mesh_0_7/tile_0_0/MULTuut/U214/Y (OA22X1_HVT)      0.11       0.62 r
  core/mesh_0_7/tile_0_0/MULTuut/U218/Y (OA21X1_HVT)      0.12       0.75 r
  core/mesh_0_7/tile_0_0/MULTuut/U219/Y (XOR3X2_HVT)      0.25       1.00 f
  core/mesh_0_7/tile_0_0/MULTuut/U224/Y (XOR2X2_HVT)      0.16       1.16 r
  core/mesh_0_7/tile_0_0/MULTuut/sum[7] (r4_mb8)          0.00       1.16 r
  core/mesh_0_7/tile_0_0/U125/CO (FADDX1_HVT)             0.16       1.32 r
  core/mesh_0_7/tile_0_0/U126/CO (FADDX1_HVT)             0.15       1.48 r
  core/mesh_0_7/tile_0_0/U159/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_7/tile_0_0/c1_c_reg[9]/D (DFFX1_HVT)        0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c1_c_reg[9]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_64_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_0/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_0/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_0/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_65_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_1/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_1/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_1/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_67_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_3/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_3/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_3/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_69_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_5/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_5/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_5/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_1_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_0/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_0/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_0/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_2_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_1/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_1/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_1/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_3_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_2/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_2/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_2/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_4_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_3/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_3/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_3/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_5_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_4/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_4/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_4/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_6_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_5/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_5/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_5/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_7_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[5]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[5]/Q (DFFX1_HVT)                        0.26       0.26 f
  core/mesh_0_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_0_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_0_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_0_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_0_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_0_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_0_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_0_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_0_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_0_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_0_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_0_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_0_6/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_6/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_6/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_10_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_0/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_0/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_0/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_11_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_1/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_1/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_1/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_12_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_2/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_2/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_2/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_13_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_3/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_3/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_3/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_14_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_4/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_4/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_4/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_15_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_5/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_5/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_5/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_16_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_1_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_1_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_1_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_1_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_1_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_1_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_1_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_1_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_1_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_1_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_1_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_1_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_1_6/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_6/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_6/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_19_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_0/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_0/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_0/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_20_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_1/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_1/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_1/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_21_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_2/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_2/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_2/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_22_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_3/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_3/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_3/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_23_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_4/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_4/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_4/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_24_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_5/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_5/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_5/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_25_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_2_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_2_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_2_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_2_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_2_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_2_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_2_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_2_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_2_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_2_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_2_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_2_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_2_6/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_6/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_6/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_28_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_0/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_0/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_0/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_29_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_1/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_1/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_1/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_30_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_2/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_2/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_2/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_31_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_3/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_3/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_3/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_32_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_4/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_4/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_4/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_33_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_5/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_5/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_5/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_34_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_3_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_3_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_3_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_3_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_3_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_3_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_3_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_3_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_3_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_3_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_3_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_3_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_3_6/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_6/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_6/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_37_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_0/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_0/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_0/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_38_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_1/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_1/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_1/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_39_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_2/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_2/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_2/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_40_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_3/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_3/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_3/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_41_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_4/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_4/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_4/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_42_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_5/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_5/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_5/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_43_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_4_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_4_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_4_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_4_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_4_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_4_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_4_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_4_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_4_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_4_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_4_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_4_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_4_6/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_6/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_6/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_46_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_0/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_0/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_0/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_47_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_1/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_1/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_1/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_48_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_2/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_2/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_2/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_49_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_3/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_3/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_3/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_50_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_4/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_4/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_4/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_51_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_5/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_5/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_5/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_52_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_5_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_5_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_5_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_5_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_5_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_5_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_5_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_5_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_5_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_5_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_5_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_5_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_5_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_5_6/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_6/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_6/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_55_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_0/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_0/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_0/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_0/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_0/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_0/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_0/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_0/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_0/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_0/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_0/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_0/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_0/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_0/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_0/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_0/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_6_0/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_56_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_1/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_1/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_1/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_1/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_1/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_1/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_1/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_1/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_1/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_1/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_1/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_1/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_1/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_1/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_1/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_1/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_6_1/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_57_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_2/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_2/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_6_2/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_58_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_3/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_3/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_3/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_3/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_3/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_3/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_3/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_3/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_3/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_3/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_3/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_3/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_3/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_3/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_3/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_3/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_6_3/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_59_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_4/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_4/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_6_4/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_60_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_5/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_5/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_5/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_5/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_5/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_5/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_5/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_5/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_5/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_5/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_5/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_5/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_5/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_5/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_5/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_5/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_6_5/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_61_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_6_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_6_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_6_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_6_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_6_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_6_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_6_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_6_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_6_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_6_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_6_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_6_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_6_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_6_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_6_6/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_6/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_6_6/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_66_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_2/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_2/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_2/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_2/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_2/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_2/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_2/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_2/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_2/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_2/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_2/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_2/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_2/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_2/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_2/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_2/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_2/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_68_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_4/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_4/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_4/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_4/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_4/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_4/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_4/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_4/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_4/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_4/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_4/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_4/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_4/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_4/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_4/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_4/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_4/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_70_0_reg[5]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c1_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[5]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[5]/Q (DFFX1_HVT)                       0.26       0.26 f
  core/mesh_7_6/io_in_a_0[5] (Tile)                       0.00       0.26 f
  core/mesh_7_6/tile_0_0/io_in_a[5] (PE_64)               0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[5] (r4_mb8)           0.00       0.26 f
  core/mesh_7_6/tile_0_0/MULTuut/U179/Y (MUX21X1_HVT)     0.16       0.42 r
  core/mesh_7_6/tile_0_0/MULTuut/U14/Y (OR2X2_HVT)        0.09       0.52 r
  core/mesh_7_6/tile_0_0/MULTuut/U137/Y (OA22X1_HVT)      0.12       0.64 r
  core/mesh_7_6/tile_0_0/MULTuut/U97/Y (INVX0_HVT)        0.05       0.68 f
  core/mesh_7_6/tile_0_0/MULTuut/U128/Y (NAND2X0_HVT)     0.05       0.73 r
  core/mesh_7_6/tile_0_0/MULTuut/U106/Y (NAND2X0_HVT)     0.10       0.83 f
  core/mesh_7_6/tile_0_0/MULTuut/U127/Y (NAND2X0_HVT)     0.08       0.90 r
  core/mesh_7_6/tile_0_0/MULTuut/U129/Y (OA21X1_HVT)      0.10       1.00 r
  core/mesh_7_6/tile_0_0/MULTuut/U120/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_6/tile_0_0/MULTuut/carry[11] (r4_mb8)       0.00       1.14 r
  core/mesh_7_6/tile_0_0/U54/Y (XNOR2X2_HVT)              0.14       1.28 r
  core/mesh_7_6/tile_0_0/U57/Y (XOR3X2_HVT)               0.23       1.51 f
  core/mesh_7_6/tile_0_0/U65/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_6/tile_0_0/U67/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_6/tile_0_0/c1_s_reg[11]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c1_s_reg[11]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_64_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_0/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_0/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_65_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_1/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_1/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_67_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_3/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_3/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_69_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_5/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_5/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_10_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_0/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_0/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_11_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_1/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_1/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_12_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_2/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_2/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_13_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_3/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_3/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_14_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_4/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_4/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_15_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_5/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_5/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_16_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_6/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_6/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_19_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_0/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_0/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_20_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_1/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_1/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_21_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_2/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_2/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_22_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_3/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_3/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_23_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_4/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_4/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_24_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_5/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_5/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_25_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_6/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_6/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_28_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_0/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_0/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_29_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_1/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_1/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_30_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_2/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_2/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_31_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_3/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_3/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_32_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_4/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_4/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_33_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_5/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_5/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_34_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_6/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_6/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_37_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_0/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_0/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_38_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_1/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_1/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_39_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_2/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_2/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_40_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_3/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_3/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_41_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_4/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_4/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_42_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_5/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_5/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_43_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_6/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_6/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_46_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_0/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_0/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_47_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_1/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_1/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_48_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_2/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_2/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_49_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_3/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_3/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_50_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_4/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_4/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_51_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_5/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_5/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_52_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_6/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_6/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_55_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_0/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_0/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_56_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_1/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_1/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_57_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_2/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_2/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_58_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_3/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_3/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_59_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_4/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_4/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_60_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_5/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_5/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_61_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_6/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_6/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_66_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_2/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_2/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_68_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_4/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_4/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_70_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_6/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_6/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core/_T_8_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_7/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_8_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_8_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_0_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_0_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_0_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.88 f
  core/mesh_0_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.11 r
  core/mesh_0_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.11 r
  core/mesh_0_7/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_0_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_0_7/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_0_7/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_7/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_7/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_17_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_7/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_17_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_17_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_1_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_1_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_1_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.88 f
  core/mesh_1_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.11 r
  core/mesh_1_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.11 r
  core/mesh_1_7/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_1_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_1_7/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_1_7/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_7/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_7/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_26_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_7/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_26_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_26_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_2_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_2_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_2_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.88 f
  core/mesh_2_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.11 r
  core/mesh_2_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.11 r
  core/mesh_2_7/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_2_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_2_7/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_2_7/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_7/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_7/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_35_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_7/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_35_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_35_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_3_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_3_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_3_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.88 f
  core/mesh_3_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.11 r
  core/mesh_3_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.11 r
  core/mesh_3_7/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_3_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_3_7/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_3_7/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_7/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_7/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_44_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_7/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_44_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_44_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_4_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_4_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_4_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.88 f
  core/mesh_4_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.11 r
  core/mesh_4_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.11 r
  core/mesh_4_7/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_4_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_4_7/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_4_7/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_7/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_7/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_53_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_7/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_53_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_53_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_5_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_5_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_5_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.88 f
  core/mesh_5_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.11 r
  core/mesh_5_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.11 r
  core/mesh_5_7/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_5_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_5_7/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_5_7/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_7/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_7/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_62_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_7/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_62_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_62_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_6_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_6_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_6_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.88 f
  core/mesh_6_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.11 r
  core/mesh_6_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.11 r
  core/mesh_6_7/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_6_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_6_7/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_6_7/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_6_7/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_7/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_71_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_7/tile_0_0/c1_s_reg[7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_71_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_71_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_7/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_7/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_7/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_7/tile_0_0/MULTuut/U149/Y (XNOR2X1_HVT)     0.20       0.45 r
  core/mesh_7_7/tile_0_0/MULTuut/U57/Y (XNOR2X2_HVT)      0.16       0.61 r
  core/mesh_7_7/tile_0_0/MULTuut/U53/Y (XOR2X2_HVT)       0.16       0.76 f
  core/mesh_7_7/tile_0_0/MULTuut/U183/Y (XNOR2X2_HVT)     0.12       0.88 f
  core/mesh_7_7/tile_0_0/MULTuut/U196/Y (XOR3X2_HVT)      0.23       1.11 r
  core/mesh_7_7/tile_0_0/MULTuut/sum[6] (r4_mb8)          0.00       1.11 r
  core/mesh_7_7/tile_0_0/U77/Y (AO22X1_HVT)               0.13       1.24 r
  core/mesh_7_7/tile_0_0/U26/Y (XOR3X1_HVT)               0.27       1.51 f
  core/mesh_7_7/tile_0_0/U81/Y (NAND2X0_HVT)              0.05       1.56 r
  core/mesh_7_7/tile_0_0/U83/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_7/tile_0_0/c1_s_reg[7]/D (DFFX1_HVT)        0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_7/tile_0_0/c1_s_reg[7]/CLK (DFFX1_HVT)      0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_1_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_0/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_0/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_2_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_1/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_1/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_3_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_2/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_2/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_4_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_3/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_3/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_5_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_4/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_4/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_6_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_5/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_5/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_7_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c2_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_6/tile_0_0/U130/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_6/tile_0_0/c2_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c2_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_64_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_0/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_0/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_65_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_1/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_1/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_67_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_3/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_3/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_69_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_5/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_5/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_10_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_0/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_0/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_11_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_1/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_1/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_12_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_2/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_2/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_13_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_3/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_3/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_14_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_4/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_4/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_15_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_5/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_5/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_16_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_1_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_1_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_1_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_1_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_1_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_1_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_1_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_1_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_1_6/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_1_6/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_19_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_0/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_0/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_20_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_1/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_1/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_21_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_2/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_2/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_22_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_3/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_3/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_23_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_4/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_4/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_24_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_5/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_5/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_25_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_2_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_2_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_2_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_2_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_2_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_2_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_2_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_2_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_2_6/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_2_6/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_28_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_0/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_0/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_29_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_1/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_1/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_30_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_2/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_2/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_31_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_3/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_3/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_32_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_4/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_4/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_33_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_5/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_5/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_34_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_3_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_3_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_3_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_3_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_3_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_3_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_3_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_3_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_3_6/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_3_6/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_37_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_0/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_0/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_38_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_1/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_1/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_39_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_2/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_2/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_40_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_3/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_3/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_41_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_4/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_4/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_42_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_5/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_5/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_43_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_4_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_4_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_4_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_4_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_4_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_4_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_4_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_4_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_4_6/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_4_6/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_46_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_0/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_0/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_47_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_1/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_1/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_48_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_2/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_2/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_49_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_3/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_3/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_50_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_4/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_4/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_51_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_5/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_5/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_52_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_5_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_5_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_5_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_5_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_5_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_5_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_5_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_5_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_5_6/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_5_6/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_55_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_0/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_0/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_56_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_1/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_1/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_57_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_2/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_2/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_58_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_3/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_3/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_59_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_4/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_4/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_60_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_5/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_5/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_61_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_6_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_6_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_6_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_6_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_6_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_6_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_6_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_6_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_6_6/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_6_6/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_66_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_2/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_2/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_68_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_4/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_4/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_70_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_7_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_7_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_7_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_7_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_7_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_7_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_7_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_7_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_7_6/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_7_6/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_1_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_0/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_0/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_0/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_0/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_0/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_0/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_0/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_0/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_0/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_0/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_0/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_2_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_1/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_1/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_1/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_1/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_1/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_1/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_1/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_1/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_1/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_1/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_1/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_3_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_2/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_2/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_2/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_2/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_2/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_2/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_2/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_2/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_2/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_2/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_2/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_4_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_3/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_3/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_3/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_3/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_3/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_3/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_3/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_3/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_3/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_3/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_3/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_5_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_4/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_4/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_4/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_4/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_4/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_4/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_4/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_4/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_4/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_4/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_4/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_6_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_5/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_5/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_5/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_5/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_5/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_5/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_5/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_5/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_5/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_5/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_5/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_7_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c1_c_reg[12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[3]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[3]/Q (DFFX1_HVT)                        0.25       0.25 f
  core/mesh_0_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_0_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_0_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_0_6/tile_0_0/MULTuut/U173/Y (AO21X1_HVT)      0.14       0.49 r
  core/mesh_0_6/tile_0_0/MULTuut/U135/Y (OA22X1_HVT)      0.11       0.60 r
  core/mesh_0_6/tile_0_0/MULTuut/U9/Y (XOR2X1_HVT)        0.17       0.78 f
  core/mesh_0_6/tile_0_0/MULTuut/U52/CO (FADDX1_HVT)      0.12       0.89 f
  core/mesh_0_6/tile_0_0/MULTuut/U17/Y (XOR3X2_HVT)       0.24       1.14 r
  core/mesh_0_6/tile_0_0/MULTuut/sum[10] (r4_mb8)         0.00       1.14 r
  core/mesh_0_6/tile_0_0/U56/Y (OA21X1_HVT)               0.11       1.25 r
  core/mesh_0_6/tile_0_0/U11/Y (OR2X1_HVT)                0.09       1.34 r
  core/mesh_0_6/tile_0_0/U129/CO (FADDX1_HVT)             0.14       1.47 r
  core/mesh_0_6/tile_0_0/U162/Y (MUX21X1_HVT)             0.13       1.60 r
  core/mesh_0_6/tile_0_0/c1_c_reg[12]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c1_c_reg[12]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.09       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_64_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_0/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_7_0/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_7_0/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_7_0/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_65_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_1/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_7_1/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_7_1/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_7_1/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_67_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_3/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_7_3/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_7_3/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_7_3/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_69_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_5/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_7_5/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_7_5/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_7_5/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_10_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_0/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_1_0/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_1_0/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_1_0/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_11_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_1/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_1_1/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_1_1/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_1_1/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_12_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_2/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_1_2/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_1_2/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_1_2/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_13_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_3/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_1_3/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_1_3/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_1_3/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_14_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_4/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_1_4/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_1_4/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_1_4/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_15_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_5/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_1_5/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_1_5/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_1_5/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_16_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_1_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_1_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_1_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_1_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_1_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_1_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_1_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_1_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_1_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_1_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_1_6/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_1_6/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_1_6/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_1_6/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_19_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_0/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_2_0/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_2_0/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_2_0/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_20_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_1/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_2_1/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_2_1/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_2_1/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_21_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_2/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_2_2/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_2_2/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_2_2/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_22_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_3/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_2_3/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_2_3/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_2_3/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_23_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_4/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_2_4/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_2_4/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_2_4/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_24_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_5/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_2_5/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_2_5/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_2_5/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_25_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_2_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_2_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_2_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_2_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_2_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_2_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_2_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_2_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_2_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_2_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_2_6/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_2_6/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_2_6/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_2_6/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_28_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_0/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_3_0/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_3_0/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_3_0/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_29_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_1/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_3_1/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_3_1/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_3_1/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_30_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_2/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_3_2/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_3_2/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_3_2/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_31_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_3/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_3_3/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_3_3/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_3_3/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_32_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_4/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_3_4/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_3_4/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_3_4/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_33_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_5/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_3_5/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_3_5/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_3_5/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_34_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_3_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_3_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_3_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_3_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_3_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_3_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_3_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_3_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_3_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_3_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_3_6/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_3_6/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_3_6/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_3_6/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_37_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_0/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_4_0/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_4_0/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_4_0/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_38_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_1/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_4_1/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_4_1/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_4_1/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_39_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_2/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_4_2/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_4_2/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_4_2/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_40_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_3/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_4_3/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_4_3/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_4_3/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_41_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_4/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_4_4/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_4_4/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_4_4/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_42_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_5/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_4_5/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_4_5/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_4_5/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_43_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_4_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_4_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_4_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_4_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_4_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_4_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_4_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_4_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_4_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_4_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_4_6/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_4_6/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_4_6/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_4_6/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_46_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_0/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_5_0/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_5_0/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_5_0/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_47_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_1/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_5_1/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_5_1/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_5_1/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_48_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_2/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_5_2/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_5_2/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_5_2/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_49_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_3/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_5_3/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_5_3/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_5_3/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_50_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_4/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_5_4/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_5_4/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_5_4/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_51_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_5/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_51_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_51_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_5/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_5_5/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_5_5/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_5_5/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_5/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_52_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_6/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_52_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_52_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_5_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_5_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_5_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_5_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_5_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_5_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_5_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_5_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_5_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_5_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_5_6/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_5_6/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_5_6/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_5_6/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_6/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_55_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_0/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_55_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_55_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_0/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_0/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_0/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_0/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_0/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_0/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_0/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_0/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_0/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_0/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_0/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_6_0/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_6_0/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_6_0/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_0/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_56_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_1/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_56_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_56_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_1/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_1/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_1/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_1/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_1/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_1/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_1/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_1/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_1/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_1/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_1/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_6_1/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_6_1/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_6_1/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_1/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_57_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_2/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_57_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_57_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_2/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_6_2/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_6_2/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_6_2/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_2/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_58_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_3/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_58_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_58_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_3/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_3/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_3/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_3/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_3/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_3/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_3/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_3/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_3/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_3/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_3/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_6_3/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_6_3/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_6_3/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_3/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_59_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_4/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_59_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_59_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_4/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_6_4/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_6_4/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_6_4/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_4/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_60_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_5/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_60_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_60_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_5/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_5/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_5/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_5/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_5/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_5/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_5/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_5/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_5/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_5/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_5/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_6_5/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_6_5/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_6_5/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_5/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_61_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_6_6/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_61_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_61_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_6_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_6_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_6_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_6_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_6_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_6_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_6_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_6_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_6_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_6_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_6_6/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_6_6/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_6_6/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_6_6/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_6_6/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_66_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_2/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_66_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_66_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_2/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_2/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_2/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_2/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_2/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_2/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_2/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_2/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_2/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_2/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_2/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_7_2/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_7_2/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_7_2/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_2/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_68_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_4/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_68_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_68_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_4/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_4/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_4/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_4/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_4/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_4/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_4/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_4/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_4/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_4/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_4/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_7_4/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_7_4/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_7_4/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_4/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_70_0_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_6/tile_0_0/c2_c_reg[13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_70_0_reg[3]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_70_0_reg[3]/Q (DFFX1_HVT)                       0.25       0.25 f
  core/mesh_7_6/io_in_a_0[3] (Tile)                       0.00       0.25 f
  core/mesh_7_6/tile_0_0/io_in_a[3] (PE_64)               0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/mx[3] (r4_mb8)           0.00       0.25 f
  core/mesh_7_6/tile_0_0/MULTuut/U174/Y (NAND2X0_HVT)     0.10       0.35 r
  core/mesh_7_6/tile_0_0/MULTuut/U15/Y (AO21X1_HVT)       0.14       0.49 r
  core/mesh_7_6/tile_0_0/MULTuut/U259/Y (NAND2X0_HVT)     0.06       0.55 f
  core/mesh_7_6/tile_0_0/MULTuut/U260/Y (NAND2X0_HVT)     0.06       0.62 r
  core/mesh_7_6/tile_0_0/MULTuut/U261/Y (XOR3X2_HVT)      0.24       0.86 f
  core/mesh_7_6/tile_0_0/MULTuut/U3/Y (XOR3X1_HVT)        0.29       1.15 f
  core/mesh_7_6/tile_0_0/MULTuut/sum[12] (r4_mb8)         0.00       1.15 f
  core/mesh_7_6/tile_0_0/U16/Y (XOR3X1_HVT)               0.13       1.28 r
  core/mesh_7_6/tile_0_0/U106/Y (OR2X1_HVT)               0.10       1.38 r
  core/mesh_7_6/tile_0_0/U107/Y (AO22X1_HVT)              0.10       1.48 r
  core/mesh_7_6/tile_0_0/U108/Y (MUX21X1_HVT)             0.12       1.60 r
  core/mesh_7_6/tile_0_0/c2_c_reg[13]/D (DFFX1_HVT)       0.00       1.60 r
  data arrival time                                                  1.60

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_6/tile_0_0/c2_c_reg[13]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.10       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_64_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_0/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_64_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_64_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_7_0/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_7_0/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_7_0/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_7_0/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_7_0/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_7_0/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_7_0/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_7_0/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_7_0/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_7_0/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_7_0/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_0/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_7_0/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_7_0/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_7_0/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_7_0/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_0/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_0/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_65_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_1/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_65_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_65_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_7_1/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_7_1/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_7_1/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_7_1/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_7_1/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_7_1/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_7_1/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_7_1/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_7_1/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_7_1/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_7_1/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_1/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_7_1/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_7_1/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_7_1/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_7_1/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_1/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_1/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_67_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_3/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_67_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_67_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_7_3/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_7_3/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_7_3/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_7_3/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_7_3/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_7_3/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_7_3/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_7_3/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_7_3/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_7_3/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_7_3/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_3/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_7_3/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_7_3/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_7_3/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_7_3/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_3/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_3/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_69_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_7_5/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_69_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_69_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_7_5/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_7_5/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_7_5/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_7_5/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_7_5/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_7_5/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_7_5/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_7_5/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_7_5/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_7_5/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_7_5/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_7_5/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_7_5/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_7_5/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_7_5/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_7_5/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_7_5/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_7_5/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_1_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_0/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_1_0_reg[1]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_1_0_reg[1]/Q (DFFX1_HVT)                        0.21       0.21 r
  core/mesh_0_0/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_0_0/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_0_0/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_0_0/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_0_0/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_0_0/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_0_0/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_0_0/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_0_0/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_0_0/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_0_0/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_0/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_0_0/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_0_0/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_0_0/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_0_0/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_0/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_0/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_2_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_1/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_2_0_reg[1]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_2_0_reg[1]/Q (DFFX1_HVT)                        0.21       0.21 r
  core/mesh_0_1/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_0_1/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_0_1/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_0_1/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_0_1/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_0_1/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_0_1/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_0_1/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_0_1/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_0_1/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_0_1/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_1/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_0_1/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_0_1/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_0_1/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_0_1/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_1/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_1/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_3_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_2/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_3_0_reg[1]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_3_0_reg[1]/Q (DFFX1_HVT)                        0.21       0.21 r
  core/mesh_0_2/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_0_2/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_0_2/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_0_2/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_0_2/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_0_2/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_0_2/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_0_2/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_0_2/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_0_2/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_0_2/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_2/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_0_2/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_0_2/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_0_2/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_0_2/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_2/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_2/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_4_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_3/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_4_0_reg[1]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_4_0_reg[1]/Q (DFFX1_HVT)                        0.21       0.21 r
  core/mesh_0_3/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_0_3/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_0_3/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_0_3/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_0_3/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_0_3/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_0_3/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_0_3/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_0_3/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_0_3/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_0_3/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_3/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_0_3/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_0_3/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_0_3/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_0_3/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_3/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_3/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_5_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_4/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_5_0_reg[1]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_5_0_reg[1]/Q (DFFX1_HVT)                        0.21       0.21 r
  core/mesh_0_4/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_0_4/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_0_4/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_0_4/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_0_4/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_0_4/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_0_4/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_0_4/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_0_4/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_0_4/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_0_4/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_4/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_0_4/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_0_4/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_0_4/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_0_4/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_4/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_4/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_6_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_5/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_6_0_reg[1]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_6_0_reg[1]/Q (DFFX1_HVT)                        0.21       0.21 r
  core/mesh_0_5/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_0_5/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_0_5/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_0_5/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_0_5/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_0_5/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_0_5/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_0_5/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_0_5/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_0_5/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_0_5/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_5/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_0_5/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_0_5/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_0_5/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_0_5/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_5/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_5/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_7_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_0_6/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_7_0_reg[1]/CLK (DFFX1_HVT)                      0.00 #     0.00 r
  core/_T_7_0_reg[1]/Q (DFFX1_HVT)                        0.21       0.21 r
  core/mesh_0_6/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_0_6/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_0_6/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_0_6/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_0_6/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_0_6/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_0_6/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_0_6/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_0_6/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_0_6/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_0_6/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_0_6/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_0_6/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_0_6/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_0_6/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_0_6/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_0_6/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_0_6/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_10_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_0/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_10_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_10_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_1_0/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_1_0/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_1_0/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_1_0/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_1_0/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_1_0/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_1_0/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_1_0/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_1_0/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_1_0/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_1_0/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_0/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_1_0/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_1_0/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_1_0/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_1_0/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_0/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_0/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_11_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_1/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_11_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_11_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_1_1/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_1_1/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_1_1/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_1_1/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_1_1/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_1_1/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_1_1/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_1_1/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_1_1/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_1_1/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_1_1/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_1/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_1_1/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_1_1/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_1_1/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_1_1/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_1/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_1/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_12_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_2/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_12_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_12_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_1_2/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_1_2/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_1_2/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_1_2/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_1_2/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_1_2/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_1_2/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_1_2/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_1_2/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_1_2/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_1_2/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_2/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_1_2/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_1_2/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_1_2/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_1_2/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_2/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_2/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_13_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_3/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_13_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_13_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_1_3/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_1_3/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_1_3/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_1_3/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_1_3/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_1_3/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_1_3/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_1_3/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_1_3/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_1_3/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_1_3/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_3/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_1_3/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_1_3/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_1_3/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_1_3/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_3/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_3/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_14_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_4/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_14_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_14_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_1_4/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_1_4/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_1_4/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_1_4/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_1_4/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_1_4/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_1_4/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_1_4/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_1_4/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_1_4/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_1_4/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_4/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_1_4/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_1_4/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_1_4/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_1_4/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_4/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_4/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_15_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_5/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_15_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_15_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_1_5/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_1_5/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_1_5/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_1_5/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_1_5/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_1_5/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_1_5/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_1_5/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_1_5/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_1_5/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_1_5/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_5/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_1_5/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_1_5/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_1_5/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_1_5/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_5/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_5/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_16_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_1_6/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_16_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_16_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_1_6/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_1_6/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_1_6/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_1_6/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_1_6/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_1_6/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_1_6/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_1_6/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_1_6/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_1_6/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_1_6/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_1_6/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_1_6/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_1_6/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_1_6/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_1_6/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_1_6/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_1_6/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_19_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_0/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_19_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_19_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_2_0/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_2_0/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_2_0/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_2_0/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_2_0/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_2_0/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_2_0/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_2_0/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_2_0/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_2_0/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_2_0/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_0/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_2_0/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_2_0/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_2_0/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_2_0/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_0/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_0/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_20_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_1/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_20_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_20_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_2_1/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_2_1/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_2_1/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_2_1/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_2_1/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_2_1/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_2_1/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_2_1/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_2_1/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_2_1/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_2_1/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_1/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_2_1/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_2_1/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_2_1/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_2_1/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_1/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_1/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_21_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_2/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_21_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_21_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_2_2/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_2_2/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_2_2/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_2_2/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_2_2/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_2_2/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_2_2/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_2_2/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_2_2/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_2_2/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_2_2/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_2/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_2_2/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_2_2/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_2_2/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_2_2/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_2/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_2/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_22_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_3/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_22_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_22_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_2_3/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_2_3/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_2_3/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_2_3/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_2_3/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_2_3/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_2_3/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_2_3/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_2_3/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_2_3/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_2_3/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_3/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_2_3/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_2_3/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_2_3/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_2_3/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_3/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_3/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_23_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_4/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_23_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_23_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_2_4/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_2_4/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_2_4/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_2_4/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_2_4/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_2_4/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_2_4/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_2_4/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_2_4/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_2_4/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_2_4/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_4/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_2_4/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_2_4/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_2_4/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_2_4/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_4/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_4/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_24_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_5/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_24_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_24_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_2_5/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_2_5/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_2_5/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_2_5/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_2_5/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_2_5/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_2_5/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_2_5/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_2_5/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_2_5/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_2_5/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_5/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_2_5/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_2_5/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_2_5/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_2_5/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_5/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_5/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_25_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_2_6/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_25_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_25_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_2_6/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_2_6/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_2_6/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_2_6/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_2_6/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_2_6/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_2_6/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_2_6/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_2_6/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_2_6/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_2_6/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_2_6/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_2_6/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_2_6/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_2_6/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_2_6/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_2_6/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_2_6/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_28_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_0/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_28_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_28_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_3_0/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_3_0/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_3_0/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_3_0/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_3_0/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_3_0/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_3_0/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_3_0/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_3_0/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_3_0/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_3_0/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_0/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_3_0/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_3_0/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_3_0/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_3_0/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_0/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_0/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_29_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_1/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_29_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_29_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_3_1/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_3_1/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_3_1/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_3_1/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_3_1/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_3_1/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_3_1/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_3_1/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_3_1/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_3_1/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_3_1/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_1/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_3_1/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_3_1/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_3_1/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_3_1/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_1/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_1/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_30_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_2/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_30_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_30_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_3_2/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_3_2/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_3_2/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_3_2/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_3_2/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_3_2/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_3_2/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_3_2/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_3_2/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_3_2/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_3_2/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_2/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_3_2/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_3_2/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_3_2/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_3_2/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_2/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_2/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_31_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_3/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_31_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_31_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_3_3/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_3_3/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_3_3/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_3_3/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_3_3/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_3_3/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_3_3/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_3_3/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_3_3/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_3_3/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_3_3/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_3/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_3_3/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_3_3/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_3_3/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_3_3/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_3/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_3/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_32_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_4/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_32_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_32_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_3_4/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_3_4/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_3_4/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_3_4/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_3_4/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_3_4/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_3_4/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_3_4/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_3_4/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_3_4/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_3_4/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_4/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_3_4/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_3_4/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_3_4/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_3_4/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_4/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_4/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_33_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_5/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_33_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_33_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_3_5/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_3_5/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_3_5/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_3_5/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_3_5/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_3_5/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_3_5/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_3_5/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_3_5/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_3_5/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_3_5/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_5/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_3_5/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_3_5/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_3_5/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_3_5/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_5/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_5/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_34_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_3_6/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_34_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_34_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_3_6/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_3_6/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_3_6/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_3_6/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_3_6/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_3_6/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_3_6/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_3_6/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_3_6/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_3_6/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_3_6/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_3_6/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_3_6/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_3_6/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_3_6/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_3_6/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_3_6/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_3_6/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_37_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_0/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_37_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_37_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_4_0/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_4_0/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_4_0/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_4_0/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_4_0/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_4_0/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_4_0/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_4_0/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_4_0/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_4_0/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_4_0/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_0/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_4_0/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_4_0/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_4_0/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_4_0/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_0/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_0/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_38_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_1/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_38_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_38_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_4_1/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_4_1/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_4_1/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_4_1/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_4_1/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_4_1/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_4_1/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_4_1/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_4_1/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_4_1/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_4_1/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_1/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_4_1/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_4_1/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_4_1/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_4_1/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_1/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_1/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_39_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_2/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_39_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_39_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_4_2/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_4_2/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_4_2/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_4_2/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_4_2/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_4_2/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_4_2/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_4_2/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_4_2/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_4_2/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_4_2/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_2/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_4_2/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_4_2/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_4_2/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_4_2/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_2/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_2/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_40_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_3/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_40_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_40_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_4_3/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_4_3/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_4_3/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_4_3/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_4_3/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_4_3/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_4_3/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_4_3/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_4_3/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_4_3/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_4_3/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_3/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_4_3/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_4_3/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_4_3/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_4_3/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_3/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_3/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_41_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_4/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_41_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_41_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_4_4/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_4_4/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_4_4/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_4_4/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_4_4/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_4_4/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_4_4/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_4_4/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_4_4/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_4_4/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_4_4/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_4/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_4_4/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_4_4/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_4_4/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_4_4/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_4/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_4/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_42_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_5/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_42_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_42_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_4_5/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_4_5/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_4_5/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_4_5/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_4_5/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_4_5/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_4_5/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_4_5/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_4_5/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_4_5/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_4_5/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_5/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_4_5/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_4_5/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_4_5/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_4_5/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_5/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_5/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_43_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_4_6/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_43_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_43_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_4_6/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_4_6/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_4_6/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_4_6/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_4_6/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_4_6/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_4_6/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_4_6/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_4_6/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_4_6/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_4_6/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_4_6/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_4_6/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_4_6/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_4_6/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_4_6/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_4_6/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_4_6/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_46_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_0/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_46_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_46_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_5_0/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_5_0/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_5_0/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_5_0/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_5_0/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_5_0/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_5_0/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_5_0/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_5_0/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_5_0/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_5_0/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_0/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_5_0/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_5_0/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_5_0/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_5_0/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_0/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_0/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_47_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_1/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_47_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_47_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_5_1/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_5_1/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_5_1/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_5_1/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_5_1/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_5_1/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_5_1/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_5_1/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_5_1/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_5_1/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_5_1/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_1/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_5_1/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_5_1/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_5_1/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_5_1/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_1/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_1/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_48_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_2/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_48_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_48_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_5_2/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_5_2/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_5_2/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_5_2/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_5_2/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_5_2/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_5_2/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_5_2/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_5_2/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_5_2/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_5_2/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_2/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_5_2/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_5_2/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_5_2/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_5_2/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_2/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_2/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_49_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_3/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_49_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_49_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_5_3/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_5_3/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_5_3/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_5_3/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_5_3/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_5_3/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_5_3/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_5_3/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_5_3/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_5_3/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_5_3/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_3/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_5_3/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_5_3/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_5_3/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_5_3/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_3/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_3/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core/_T_50_0_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: core/mesh_5_4/tile_0_0/c2_s_reg[10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_sa_2D          280000                saed32hvt_ss0p95v125c
  Mesh               280000                saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/_T_50_0_reg[1]/CLK (DFFX1_HVT)                     0.00 #     0.00 r
  core/_T_50_0_reg[1]/Q (DFFX1_HVT)                       0.21       0.21 r
  core/mesh_5_4/io_in_a_0[1] (Tile)                       0.00       0.21 r
  core/mesh_5_4/tile_0_0/io_in_a[1] (PE_64)               0.00       0.21 r
  core/mesh_5_4/tile_0_0/MULTuut/mx[1] (r4_mb8)           0.00       0.21 r
  core/mesh_5_4/tile_0_0/MULTuut/U50/Y (INVX2_HVT)        0.06       0.26 f
  core/mesh_5_4/tile_0_0/MULTuut/U89/Y (INVX1_HVT)        0.05       0.31 r
  core/mesh_5_4/tile_0_0/MULTuut/U40/Y (NBUFFX2_HVT)      0.09       0.41 r
  core/mesh_5_4/tile_0_0/MULTuut/U76/Y (OR2X1_HVT)        0.09       0.50 r
  core/mesh_5_4/tile_0_0/MULTuut/U36/Y (NAND2X0_HVT)      0.10       0.60 f
  core/mesh_5_4/tile_0_0/MULTuut/U75/Y (XOR3X2_HVT)       0.25       0.85 r
  core/mesh_5_4/tile_0_0/MULTuut/U74/Y (AO22X1_HVT)       0.15       1.00 r
  core/mesh_5_4/tile_0_0/MULTuut/U249/Y (AO22X1_HVT)      0.14       1.14 r
  core/mesh_5_4/tile_0_0/MULTuut/carry[10] (r4_mb8)       0.00       1.14 r
  core/mesh_5_4/tile_0_0/U43/Y (XNOR2X2_HVT)              0.14       1.27 r
  core/mesh_5_4/tile_0_0/U47/Y (XOR3X2_HVT)               0.23       1.50 f
  core/mesh_5_4/tile_0_0/U48/Y (NAND2X0_HVT)              0.05       1.55 r
  core/mesh_5_4/tile_0_0/U50/Y (NAND2X0_HVT)              0.06       1.62 f
  core/mesh_5_4/tile_0_0/c2_s_reg[10]/D (DFFX1_HVT)       0.00       1.62 f
  data arrival time                                                  1.62

  clock CLK (rise edge)                                   1.75       1.75
  clock network delay (ideal)                             0.00       1.75
  core/mesh_5_4/tile_0_0/c2_s_reg[10]/CLK (DFFX1_HVT)     0.00       1.75 r
  library setup time                                     -0.07       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
