Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri May 29 15:18:11 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/Geometry/Shear/DocGen/timing_report.txt
| Design            : Shear
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 61 input ports with no input delay specified. (HIGH)

frame_in_data[0]
frame_in_data[1]
frame_in_data[2]
frame_in_data[3]
frame_in_data[4]
frame_in_data[5]
frame_in_data[6]
frame_in_data[7]
frame_in_ready
in_enable
rst_n
sh_u[0]
sh_u[10]
sh_u[11]
sh_u[12]
sh_u[13]
sh_u[14]
sh_u[15]
sh_u[16]
sh_u[17]
sh_u[18]
sh_u[19]
sh_u[1]
sh_u[20]
sh_u[21]
sh_u[22]
sh_u[23]
sh_u[24]
sh_u[2]
sh_u[3]
sh_u[4]
sh_u[5]
sh_u[6]
sh_u[7]
sh_u[8]
sh_u[9]
sh_v[0]
sh_v[10]
sh_v[11]
sh_v[12]
sh_v[13]
sh_v[14]
sh_v[15]
sh_v[16]
sh_v[17]
sh_v[18]
sh_v[19]
sh_v[1]
sh_v[20]
sh_v[21]
sh_v[22]
sh_v[23]
sh_v[24]
sh_v[2]
sh_v[3]
sh_v[4]
sh_v[5]
sh_v[6]
sh_v[7]
sh_v[8]
sh_v[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

frame_enable
frame_out_count_x[0]
frame_out_count_x[1]
frame_out_count_x[2]
frame_out_count_x[3]
frame_out_count_x[4]
frame_out_count_x[5]
frame_out_count_x[6]
frame_out_count_x[7]
frame_out_count_x[8]
frame_out_count_y[0]
frame_out_count_y[1]
frame_out_count_y[2]
frame_out_count_y[3]
frame_out_count_y[4]
frame_out_count_y[5]
frame_out_count_y[6]
frame_out_count_y[7]
frame_out_count_y[8]
out_data[0]
out_data[1]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.694        0.000                      0                  208       -0.006       -0.033                     11                  208       49.020        0.000                       0                   192  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                95.694        0.000                      0                  208       -0.006       -0.033                     11                  208       49.020        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       95.694ns,  Total Violation        0.000ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.006ns,  Total Violation       -0.033ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.694ns  (required time - arrival time)
  Source:                 MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSU/num_orig_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 2.586ns (63.029%)  route 1.517ns (36.971%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSU/P[2]
                                                                      f  FRSU/num_orig[20]_i_25/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSU/num_orig[20]_i_25/O
                         net (fo=1, unplaced)         0.000     3.131    FRSU/n_0_num_orig[20]_i_25
                                                                      r  FRSU/num_orig_reg[20]_i_18/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSU/num_orig_reg[20]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSU/n_0_num_orig_reg[20]_i_18
                                                                      r  FRSU/num_orig_reg[20]_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSU/num_orig_reg[20]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSU/n_0_num_orig_reg[20]_i_13
                                                                      r  FRSU/num_orig_reg[20]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSU/num_orig_reg[20]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSU/n_0_num_orig_reg[20]_i_8
                                                                      r  FRSU/num_orig_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSU/num_orig_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSU/n_0_num_orig_reg[20]_i_3
                                                                      r  FRSU/num_orig_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSU/num_orig_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSU/n_0_num_orig_reg[20]_i_2
                                                                      r  FRSU/num_orig_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSU/num_orig_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSU
                                                                      r  num_orig_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  num_orig_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    n_0_num_orig_reg[28]_i_2
                                                                      r  num_orig_reg[32]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  num_orig_reg[32]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.479    n_0_num_orig_reg[32]_i_2
                                                                      r  num_orig_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.827 f  num_orig_reg[35]_i_2/O[1]
                         net (fo=1, unplaced)         0.717     5.544    FRSU/I2[1]
                                                                      f  FRSU/num_orig[34]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     5.876 r  FRSU/num_orig[34]_i_1/O
                         net (fo=1, unplaced)         0.000     5.876    FRSU/n_0_num_orig[34]_i_1
                         FDRE                                         r  FRSU/num_orig_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSU/clk
                                                                      r  FRSU/num_orig_reg[34]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.103   101.571    FRSU/num_orig_reg[34]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 95.694    

Slack (MET) :             95.694ns  (required time - arrival time)
  Source:                 MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSV/num_orig_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 2.586ns (63.029%)  route 1.517ns (36.971%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulV/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSV/P[2]
                                                                      f  FRSV/num_orig[20]_i_25__0/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSV/num_orig[20]_i_25__0/O
                         net (fo=1, unplaced)         0.000     3.131    FRSV/n_0_num_orig[20]_i_25__0
                                                                      r  FRSV/num_orig_reg[20]_i_18__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSV/num_orig_reg[20]_i_18__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSV/n_0_num_orig_reg[20]_i_18__0
                                                                      r  FRSV/num_orig_reg[20]_i_13__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSV/num_orig_reg[20]_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSV/n_0_num_orig_reg[20]_i_13__0
                                                                      r  FRSV/num_orig_reg[20]_i_8__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSV/num_orig_reg[20]_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSV/n_0_num_orig_reg[20]_i_8__0
                                                                      r  FRSV/num_orig_reg[20]_i_3__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSV/num_orig_reg[20]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSV/n_0_num_orig_reg[20]_i_3__0
                                                                      r  FRSV/num_orig_reg[20]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSV/num_orig_reg[20]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSV/n_0_num_orig_reg[20]_i_2__0
                                                                      r  FRSV/num_orig_reg[24]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSV/num_orig_reg[24]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSV
                                                                      r  num_orig_reg[28]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  num_orig_reg[28]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    n_0_num_orig_reg[28]_i_2__0
                                                                      r  num_orig_reg[32]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  num_orig_reg[32]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.479    n_0_num_orig_reg[32]_i_2__0
                                                                      r  num_orig_reg[35]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.827 f  num_orig_reg[35]_i_2__0/O[1]
                         net (fo=1, unplaced)         0.717     5.544    FRSV/I2[1]
                                                                      f  FRSV/num_orig[34]_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     5.876 r  FRSV/num_orig[34]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.876    FRSV/n_0_num_orig[34]_i_1__0
                         FDRE                                         r  FRSV/num_orig_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSV/clk
                                                                      r  FRSV/num_orig_reg[34]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.103   101.571    FRSV/num_orig_reg[34]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 95.694    

Slack (MET) :             95.735ns  (required time - arrival time)
  Source:                 MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSU/num_orig_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 2.454ns (60.416%)  route 1.608ns (39.584%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSU/P[2]
                                                                      f  FRSU/num_orig[20]_i_25/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSU/num_orig[20]_i_25/O
                         net (fo=1, unplaced)         0.000     3.131    FRSU/n_0_num_orig[20]_i_25
                                                                      r  FRSU/num_orig_reg[20]_i_18/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSU/num_orig_reg[20]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSU/n_0_num_orig_reg[20]_i_18
                                                                      r  FRSU/num_orig_reg[20]_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSU/num_orig_reg[20]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSU/n_0_num_orig_reg[20]_i_13
                                                                      r  FRSU/num_orig_reg[20]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSU/num_orig_reg[20]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSU/n_0_num_orig_reg[20]_i_8
                                                                      r  FRSU/num_orig_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSU/num_orig_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSU/n_0_num_orig_reg[20]_i_3
                                                                      r  FRSU/num_orig_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSU/num_orig_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSU/n_0_num_orig_reg[20]_i_2
                                                                      r  FRSU/num_orig_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSU/num_orig_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSU
                                                                      r  num_orig_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  num_orig_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    n_0_num_orig_reg[28]_i_2
                                                                      r  num_orig_reg[32]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.694 f  num_orig_reg[32]_i_2/O[3]
                         net (fo=1, unplaced)         0.808     5.502    FRSU/I1[3]
                                                                      f  FRSU/num_orig[32]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.333     5.835 r  FRSU/num_orig[32]_i_1/O
                         net (fo=1, unplaced)         0.000     5.835    FRSU/n_0_num_orig[32]_i_1
                         FDRE                                         r  FRSU/num_orig_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSU/clk
                                                                      r  FRSU/num_orig_reg[32]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.103   101.571    FRSU/num_orig_reg[32]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                 95.735    

Slack (MET) :             95.735ns  (required time - arrival time)
  Source:                 MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSV/num_orig_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 2.454ns (60.416%)  route 1.608ns (39.584%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulV/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSV/P[2]
                                                                      f  FRSV/num_orig[20]_i_25__0/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSV/num_orig[20]_i_25__0/O
                         net (fo=1, unplaced)         0.000     3.131    FRSV/n_0_num_orig[20]_i_25__0
                                                                      r  FRSV/num_orig_reg[20]_i_18__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSV/num_orig_reg[20]_i_18__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSV/n_0_num_orig_reg[20]_i_18__0
                                                                      r  FRSV/num_orig_reg[20]_i_13__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSV/num_orig_reg[20]_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSV/n_0_num_orig_reg[20]_i_13__0
                                                                      r  FRSV/num_orig_reg[20]_i_8__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSV/num_orig_reg[20]_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSV/n_0_num_orig_reg[20]_i_8__0
                                                                      r  FRSV/num_orig_reg[20]_i_3__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSV/num_orig_reg[20]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSV/n_0_num_orig_reg[20]_i_3__0
                                                                      r  FRSV/num_orig_reg[20]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSV/num_orig_reg[20]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSV/n_0_num_orig_reg[20]_i_2__0
                                                                      r  FRSV/num_orig_reg[24]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSV/num_orig_reg[24]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSV
                                                                      r  num_orig_reg[28]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  num_orig_reg[28]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    n_0_num_orig_reg[28]_i_2__0
                                                                      r  num_orig_reg[32]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.694 f  num_orig_reg[32]_i_2__0/O[3]
                         net (fo=1, unplaced)         0.808     5.502    FRSV/I1[3]
                                                                      f  FRSV/num_orig[32]_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.333     5.835 r  FRSV/num_orig[32]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.835    FRSV/n_0_num_orig[32]_i_1__0
                         FDRE                                         r  FRSV/num_orig_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSV/clk
                                                                      r  FRSV/num_orig_reg[32]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.103   101.571    FRSV/num_orig_reg[32]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                 95.735    

Slack (MET) :             95.816ns  (required time - arrival time)
  Source:                 MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSU/num_orig_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.235ns (56.728%)  route 1.705ns (43.272%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSU/P[2]
                                                                      f  FRSU/num_orig[20]_i_25/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSU/num_orig[20]_i_25/O
                         net (fo=1, unplaced)         0.000     3.131    FRSU/n_0_num_orig[20]_i_25
                                                                      r  FRSU/num_orig_reg[20]_i_18/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSU/num_orig_reg[20]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSU/n_0_num_orig_reg[20]_i_18
                                                                      r  FRSU/num_orig_reg[20]_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSU/num_orig_reg[20]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSU/n_0_num_orig_reg[20]_i_13
                                                                      r  FRSU/num_orig_reg[20]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSU/num_orig_reg[20]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSU/n_0_num_orig_reg[20]_i_8
                                                                      r  FRSU/num_orig_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSU/num_orig_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSU/n_0_num_orig_reg[20]_i_3
                                                                      r  FRSU/num_orig_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSU/num_orig_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSU/n_0_num_orig_reg[20]_i_2
                                                                      r  FRSU/num_orig_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSU/num_orig_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSU
                                                                      r  num_orig_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.507 f  num_orig_reg[28]_i_2/O[2]
                         net (fo=1, unplaced)         0.905     5.412    FRSU/O[2]
                                                                      f  FRSU/num_orig[27]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.301     5.713 r  FRSU/num_orig[27]_i_1/O
                         net (fo=1, unplaced)         0.000     5.713    FRSU/n_0_num_orig[27]_i_1
                         FDRE                                         r  FRSU/num_orig_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSU/clk
                                                                      r  FRSU/num_orig_reg[27]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.062   101.530    FRSU/num_orig_reg[27]
  -------------------------------------------------------------------
                         required time                        101.530    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 95.816    

Slack (MET) :             95.816ns  (required time - arrival time)
  Source:                 MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSV/num_orig_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.235ns (56.728%)  route 1.705ns (43.272%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulV/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSV/P[2]
                                                                      f  FRSV/num_orig[20]_i_25__0/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSV/num_orig[20]_i_25__0/O
                         net (fo=1, unplaced)         0.000     3.131    FRSV/n_0_num_orig[20]_i_25__0
                                                                      r  FRSV/num_orig_reg[20]_i_18__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSV/num_orig_reg[20]_i_18__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSV/n_0_num_orig_reg[20]_i_18__0
                                                                      r  FRSV/num_orig_reg[20]_i_13__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSV/num_orig_reg[20]_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSV/n_0_num_orig_reg[20]_i_13__0
                                                                      r  FRSV/num_orig_reg[20]_i_8__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSV/num_orig_reg[20]_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSV/n_0_num_orig_reg[20]_i_8__0
                                                                      r  FRSV/num_orig_reg[20]_i_3__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSV/num_orig_reg[20]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSV/n_0_num_orig_reg[20]_i_3__0
                                                                      r  FRSV/num_orig_reg[20]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSV/num_orig_reg[20]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSV/n_0_num_orig_reg[20]_i_2__0
                                                                      r  FRSV/num_orig_reg[24]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSV/num_orig_reg[24]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSV
                                                                      r  num_orig_reg[28]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.507 f  num_orig_reg[28]_i_2__0/O[2]
                         net (fo=1, unplaced)         0.905     5.412    FRSV/O[2]
                                                                      f  FRSV/num_orig[27]_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.301     5.713 r  FRSV/num_orig[27]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.713    FRSV/n_0_num_orig[27]_i_1__0
                         FDRE                                         r  FRSV/num_orig_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSV/clk
                                                                      r  FRSV/num_orig_reg[27]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.062   101.530    FRSV/num_orig_reg[27]
  -------------------------------------------------------------------
                         required time                        101.530    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 95.816    

Slack (MET) :             95.840ns  (required time - arrival time)
  Source:                 MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSU/num_orig_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 2.489ns (62.903%)  route 1.468ns (37.097%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSU/P[2]
                                                                      f  FRSU/num_orig[20]_i_25/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSU/num_orig[20]_i_25/O
                         net (fo=1, unplaced)         0.000     3.131    FRSU/n_0_num_orig[20]_i_25
                                                                      r  FRSU/num_orig_reg[20]_i_18/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSU/num_orig_reg[20]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSU/n_0_num_orig_reg[20]_i_18
                                                                      r  FRSU/num_orig_reg[20]_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSU/num_orig_reg[20]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSU/n_0_num_orig_reg[20]_i_13
                                                                      r  FRSU/num_orig_reg[20]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSU/num_orig_reg[20]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSU/n_0_num_orig_reg[20]_i_8
                                                                      r  FRSU/num_orig_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSU/num_orig_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSU/n_0_num_orig_reg[20]_i_3
                                                                      r  FRSU/num_orig_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSU/num_orig_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSU/n_0_num_orig_reg[20]_i_2
                                                                      r  FRSU/num_orig_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSU/num_orig_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSU
                                                                      r  num_orig_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  num_orig_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    n_0_num_orig_reg[28]_i_2
                                                                      r  num_orig_reg[32]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  num_orig_reg[32]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.479    n_0_num_orig_reg[32]_i_2
                                                                      r  num_orig_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.735 f  num_orig_reg[35]_i_2/O[2]
                         net (fo=1, unplaced)         0.668     5.403    FRSU/I2[2]
                                                                      f  FRSU/num_orig[35]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.327     5.730 r  FRSU/num_orig[35]_i_1/O
                         net (fo=1, unplaced)         0.000     5.730    FRSU/n_0_num_orig[35]_i_1
                         FDRE                                         r  FRSU/num_orig_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSU/clk
                                                                      r  FRSU/num_orig_reg[35]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.103   101.571    FRSU/num_orig_reg[35]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 95.840    

Slack (MET) :             95.840ns  (required time - arrival time)
  Source:                 MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSV/num_orig_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 2.489ns (62.903%)  route 1.468ns (37.097%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulV/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSV/P[2]
                                                                      f  FRSV/num_orig[20]_i_25__0/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSV/num_orig[20]_i_25__0/O
                         net (fo=1, unplaced)         0.000     3.131    FRSV/n_0_num_orig[20]_i_25__0
                                                                      r  FRSV/num_orig_reg[20]_i_18__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSV/num_orig_reg[20]_i_18__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSV/n_0_num_orig_reg[20]_i_18__0
                                                                      r  FRSV/num_orig_reg[20]_i_13__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSV/num_orig_reg[20]_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSV/n_0_num_orig_reg[20]_i_13__0
                                                                      r  FRSV/num_orig_reg[20]_i_8__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSV/num_orig_reg[20]_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSV/n_0_num_orig_reg[20]_i_8__0
                                                                      r  FRSV/num_orig_reg[20]_i_3__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSV/num_orig_reg[20]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSV/n_0_num_orig_reg[20]_i_3__0
                                                                      r  FRSV/num_orig_reg[20]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSV/num_orig_reg[20]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSV/n_0_num_orig_reg[20]_i_2__0
                                                                      r  FRSV/num_orig_reg[24]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSV/num_orig_reg[24]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSV
                                                                      r  num_orig_reg[28]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  num_orig_reg[28]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    n_0_num_orig_reg[28]_i_2__0
                                                                      r  num_orig_reg[32]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  num_orig_reg[32]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.479    n_0_num_orig_reg[32]_i_2__0
                                                                      r  num_orig_reg[35]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.735 f  num_orig_reg[35]_i_2__0/O[2]
                         net (fo=1, unplaced)         0.668     5.403    FRSV/I2[2]
                                                                      f  FRSV/num_orig[35]_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.327     5.730 r  FRSV/num_orig[35]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.730    FRSV/n_0_num_orig[35]_i_1__0
                         FDRE                                         r  FRSV/num_orig_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSV/clk
                                                                      r  FRSV/num_orig_reg[35]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.103   101.571    FRSV/num_orig_reg[35]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 95.840    

Slack (MET) :             95.869ns  (required time - arrival time)
  Source:                 MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSU/num_orig_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 2.462ns (62.680%)  route 1.466ns (37.320%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSU/P[2]
                                                                      f  FRSU/num_orig[20]_i_25/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSU/num_orig[20]_i_25/O
                         net (fo=1, unplaced)         0.000     3.131    FRSU/n_0_num_orig[20]_i_25
                                                                      r  FRSU/num_orig_reg[20]_i_18/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSU/num_orig_reg[20]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSU/n_0_num_orig_reg[20]_i_18
                                                                      r  FRSU/num_orig_reg[20]_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSU/num_orig_reg[20]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSU/n_0_num_orig_reg[20]_i_13
                                                                      r  FRSU/num_orig_reg[20]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSU/num_orig_reg[20]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSU/n_0_num_orig_reg[20]_i_8
                                                                      r  FRSU/num_orig_reg[20]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSU/num_orig_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSU/n_0_num_orig_reg[20]_i_3
                                                                      r  FRSU/num_orig_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSU/num_orig_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSU/n_0_num_orig_reg[20]_i_2
                                                                      r  FRSU/num_orig_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSU/num_orig_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSU
                                                                      r  num_orig_reg[28]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  num_orig_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    n_0_num_orig_reg[28]_i_2
                                                                      r  num_orig_reg[32]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  num_orig_reg[32]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.479    n_0_num_orig_reg[32]_i_2
                                                                      r  num_orig_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.714 f  num_orig_reg[35]_i_2/O[0]
                         net (fo=1, unplaced)         0.666     5.380    FRSU/I2[0]
                                                                      f  FRSU/num_orig[33]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     5.701 r  FRSU/num_orig[33]_i_1/O
                         net (fo=1, unplaced)         0.000     5.701    FRSU/n_0_num_orig[33]_i_1
                         FDRE                                         r  FRSU/num_orig_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSU/clk
                                                                      r  FRSU/num_orig_reg[33]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.103   101.571    FRSU/num_orig_reg[33]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 95.869    

Slack (MET) :             95.869ns  (required time - arrival time)
  Source:                 MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FRSV/num_orig_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 2.462ns (62.680%)  route 1.466ns (37.320%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 101.503 - 100.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.774     1.774    MulV/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.208 f  MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[2]
                         net (fo=2, unplaced)         0.800     3.007    FRSV/P[2]
                                                                      f  FRSV/num_orig[20]_i_25__0/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.131 r  FRSV/num_orig[20]_i_25__0/O
                         net (fo=1, unplaced)         0.000     3.131    FRSV/n_0_num_orig[20]_i_25__0
                                                                      r  FRSV/num_orig_reg[20]_i_18__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.681 r  FRSV/num_orig_reg[20]_i_18__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.681    FRSV/n_0_num_orig_reg[20]_i_18__0
                                                                      r  FRSV/num_orig_reg[20]_i_13__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.795 r  FRSV/num_orig_reg[20]_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.795    FRSV/n_0_num_orig_reg[20]_i_13__0
                                                                      r  FRSV/num_orig_reg[20]_i_8__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.909 r  FRSV/num_orig_reg[20]_i_8__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.909    FRSV/n_0_num_orig_reg[20]_i_8__0
                                                                      r  FRSV/num_orig_reg[20]_i_3__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  FRSV/num_orig_reg[20]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.023    FRSV/n_0_num_orig_reg[20]_i_3__0
                                                                      r  FRSV/num_orig_reg[20]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  FRSV/num_orig_reg[20]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.137    FRSV/n_0_num_orig_reg[20]_i_2__0
                                                                      r  FRSV/num_orig_reg[24]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  FRSV/num_orig_reg[24]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.251    n_0_FRSV
                                                                      r  num_orig_reg[28]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  num_orig_reg[28]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.365    n_0_num_orig_reg[28]_i_2__0
                                                                      r  num_orig_reg[32]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  num_orig_reg[32]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.479    n_0_num_orig_reg[32]_i_2__0
                                                                      r  num_orig_reg[35]_i_2__0/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.714 f  num_orig_reg[35]_i_2__0/O[0]
                         net (fo=1, unplaced)         0.666     5.380    FRSV/I2[0]
                                                                      f  FRSV/num_orig[33]_i_1__0/I0
                         LUT3 (Prop_lut3_I0_O)        0.321     5.701 r  FRSV/num_orig[33]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.701    FRSV/n_0_num_orig[33]_i_1__0
                         FDRE                                         r  FRSV/num_orig_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=191, unset)          1.503   101.503    FRSV/clk
                                                                      r  FRSV/num_orig_reg[33]/C
                         clock pessimism              0.000   101.503    
                         clock uncertainty           -0.035   101.468    
                         FDRE (Setup_fdre_C_D)        0.103   101.571    FRSV/num_orig_reg[33]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 95.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 buffer[5].tmp_b_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            in_range_b_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.246ns (65.236%)  route 0.131ns (34.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  buffer[5].tmp_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  buffer[5].tmp_b_reg/Q
                         net (fo=1, unplaced)         0.131     0.841    n_0_buffer[5].tmp_b_reg
                                                                      r  in_range_b_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.939 r  in_range_b_i_1/O
                         net (fo=1, unplaced)         0.000     0.939    in_range_b0
                         FDCE                                         r  in_range_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  in_range_b_reg/C
                         clock pessimism              0.000     0.833    
                         FDCE (Hold_fdce_C_D)         0.112     0.945    in_range_b_reg
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 buffer[5].tmp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            in_range_r_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.246ns (65.236%)  route 0.131ns (34.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  buffer[5].tmp_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  buffer[5].tmp_r_reg/Q
                         net (fo=1, unplaced)         0.131     0.841    n_0_buffer[5].tmp_r_reg
                                                                      r  in_range_r_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.939 r  in_range_r_i_1/O
                         net (fo=1, unplaced)         0.000     0.939    in_range_r0
                         FDCE                                         r  in_range_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  in_range_r_reg/C
                         clock pessimism              0.000     0.833    
                         FDCE (Hold_fdce_C_D)         0.112     0.945    in_range_r_reg
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 reg_count_u_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_buffer[4].u_reg[5]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.821%)  route 0.172ns (52.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_count_u_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.720 r  reg_count_u_reg[5]/Q
                         net (fo=4, unplaced)         0.172     0.892    count_u[5]
                         SRL16E                                       r  count_buffer[4].u_reg[5]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  count_buffer[4].u_reg[5]_srl5/CLK
                         clock pessimism              0.000     0.833    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.897    count_buffer[4].u_reg[5]_srl5
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 reg_count_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_buffer[4].v_reg[8]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.821%)  route 0.172ns (52.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_count_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.720 r  reg_count_v_reg[8]/Q
                         net (fo=4, unplaced)         0.172     0.892    reg_count_v_reg__0[8]
                         SRL16E                                       r  count_buffer[4].v_reg[8]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  count_buffer[4].v_reg[8]_srl5/CLK
                         clock pessimism              0.000     0.833    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.897    count_buffer[4].v_reg[8]_srl5
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 reg_count_u_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_buffer[4].u_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.578%)  route 0.174ns (52.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_count_u_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.720 r  reg_count_u_reg[4]/Q
                         net (fo=5, unplaced)         0.174     0.894    count_u[4]
                         SRL16E                                       r  count_buffer[4].u_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  count_buffer[4].u_reg[4]_srl5/CLK
                         clock pessimism              0.000     0.833    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.897    count_buffer[4].u_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 reg_count_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_buffer[4].v_reg[7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.578%)  route 0.174ns (52.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_count_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.720 r  reg_count_v_reg[7]/Q
                         net (fo=5, unplaced)         0.174     0.894    reg_count_v_reg__0[7]
                         SRL16E                                       r  count_buffer[4].v_reg[7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  count_buffer[4].v_reg[7]_srl5/CLK
                         clock pessimism              0.000     0.833    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.897    count_buffer[4].v_reg[7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 reg_count_u_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_buffer[4].u_reg[3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.158ns (47.337%)  route 0.176ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_count_u_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.720 r  reg_count_u_reg[3]/Q
                         net (fo=6, unplaced)         0.176     0.896    count_u[3]
                         SRL16E                                       r  count_buffer[4].u_reg[3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  count_buffer[4].u_reg[3]_srl5/CLK
                         clock pessimism              0.000     0.833    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.897    count_buffer[4].u_reg[3]_srl5
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 reg_count_u_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_buffer[4].u_reg[8]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.158ns (47.337%)  route 0.176ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_count_u_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.720 r  reg_count_u_reg[8]/Q
                         net (fo=6, unplaced)         0.176     0.896    count_u[8]
                         SRL16E                                       r  count_buffer[4].u_reg[8]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  count_buffer[4].u_reg[8]_srl5/CLK
                         clock pessimism              0.000     0.833    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.897    count_buffer[4].u_reg[8]_srl5
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 reg_count_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_buffer[4].v_reg[3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.158ns (47.337%)  route 0.176ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.720 r  reg_count_v_reg[3]/Q
                         net (fo=6, unplaced)         0.176     0.896    reg_count_v_reg__0[3]
                         SRL16E                                       r  count_buffer[4].v_reg[3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  count_buffer[4].v_reg[3]_srl5/CLK
                         clock pessimism              0.000     0.833    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.897    count_buffer[4].v_reg[3]_srl5
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 reg_count_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count_buffer[4].v_reg[5]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.158ns (47.337%)  route 0.176ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_count_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.720 r  reg_count_v_reg[5]/Q
                         net (fo=6, unplaced)         0.176     0.896    reg_count_v_reg__0[5]
                         SRL16E                                       r  count_buffer[4].v_reg[5]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.833     0.833    clk
                                                                      r  count_buffer[4].v_reg[5]_srl5/CLK
                         clock pessimism              0.000     0.833    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.897    count_buffer[4].v_reg[5]_srl5
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                 -0.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 50 }
Period:             100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack   Location  Pin                                                                      
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulV/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK  
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSU/num_comp_reg[0]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSU/num_comp_reg[1]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSU/num_comp_reg[2]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSU/num_comp_reg[3]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSU/num_comp_reg[4]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSU/num_comp_reg[5]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSU/num_comp_reg[6]/C                                                   
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            FRSU/num_comp_reg[7]/C                                                   
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].overflow_u_reg_srl6/CLK                                        
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].overflow_u_reg_srl6/CLK                                        
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].overflow_v_reg_srl6/CLK                                        
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].overflow_v_reg_srl6/CLK                                        
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].tmp_b_reg_srl5/CLK                                             
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].tmp_b_reg_srl5/CLK                                             
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].tmp_r_reg_srl5/CLK                                             
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].tmp_r_reg_srl5/CLK                                             
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_l_reg_srl6/CLK                                             
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_l_reg_srl6/CLK                                             
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].overflow_u_reg_srl6/CLK                                        
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].overflow_u_reg_srl6/CLK                                        
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].overflow_v_reg_srl6/CLK                                        
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].overflow_v_reg_srl6/CLK                                        
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].tmp_b_reg_srl5/CLK                                             
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].tmp_b_reg_srl5/CLK                                             
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].tmp_r_reg_srl5/CLK                                             
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[4].tmp_r_reg_srl5/CLK                                             
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_l_reg_srl6/CLK                                             
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980     50.000   49.020            buffer[5].tmp_l_reg_srl6/CLK                                             



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con_mul_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 0.791ns (31.277%)  route 1.738ns (68.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  con_mul_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  con_mul_enable_reg[2]/Q
                         net (fo=4, unplaced)         0.765     2.938    con_mul_enable[2]
                                                                      r  frame_enable_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.233 r  frame_enable_INST_0/O
                         net (fo=0)                   0.973     4.206    frame_enable
                                                                      r  frame_enable
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_range_b_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  in_range_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  in_range_b_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    in_range_b
                                                                      r  out_data[0]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     2.817 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_range_b_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  in_range_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  in_range_b_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    in_range_b
                                                                      r  out_data[1]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     2.817 r  out_data[1]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[1]
                                                                      r  out_data[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_range_b_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  in_range_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  in_range_b_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    in_range_b
                                                                      r  out_data[2]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     2.817 r  out_data[2]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[2]
                                                                      r  out_data[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_range_b_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  in_range_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  in_range_b_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    in_range_b
                                                                      r  out_data[3]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     2.817 r  out_data[3]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[3]
                                                                      r  out_data[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_range_b_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  in_range_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  in_range_b_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    in_range_b
                                                                      r  out_data[4]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     2.817 r  out_data[4]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[4]
                                                                      r  out_data[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_range_b_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  in_range_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  in_range_b_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    in_range_b
                                                                      r  out_data[5]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     2.817 r  out_data[5]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[5]
                                                                      r  out_data[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_range_b_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  in_range_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  in_range_b_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    in_range_b
                                                                      r  out_data[6]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     2.817 r  out_data[6]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[6]
                                                                      r  out_data[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_range_b_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.791ns (37.435%)  route 1.322ns (62.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  in_range_b_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     2.173 r  in_range_b_reg/Q
                         net (fo=8, unplaced)         0.349     2.522    in_range_b
                                                                      r  out_data[7]_INST_0/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     2.817 r  out_data[7]_INST_0/O
                         net (fo=0)                   0.973     3.790    out_data[7]
                                                                      r  out_data[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.469ns  (logic 0.496ns (33.764%)  route 0.973ns (66.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.677     1.677    clk
                                                                      r  reg_frame_out_count_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 r  reg_frame_out_count_x_reg[0]/Q
                         net (fo=0)                   0.973     3.146    frame_out_count_x[0]
                                                                      r  frame_out_count_x[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[0]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[0]
                                                                      r  frame_out_count_x[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[1]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[1]
                                                                      r  frame_out_count_x[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[2]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[2]
                                                                      r  frame_out_count_x[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[3]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[3]
                                                                      r  frame_out_count_x[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[4]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[4]
                                                                      r  frame_out_count_x[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[5]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_x[5]
                                                                      r  frame_out_count_x[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[6]/Q
                         net (fo=1, unset)            0.410     1.130    frame_out_count_x[6]
                                                                      r  frame_out_count_x[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[7]/Q
                         net (fo=1, unset)            0.410     1.130    frame_out_count_x[7]
                                                                      r  frame_out_count_x[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_x[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_x_reg[8]/Q
                         net (fo=1, unset)            0.410     1.130    frame_out_count_x[8]
                                                                      r  frame_out_count_x[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_frame_out_count_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frame_out_count_y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.562     0.562    clk
                                                                      r  reg_frame_out_count_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.720 r  reg_frame_out_count_y_reg[0]/Q
                         net (fo=0)                   0.410     1.130    frame_out_count_y[0]
                                                                      r  frame_out_count_y[0]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            con_mul_enable_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  con_mul_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  con_mul_enable_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            con_mul_enable_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  con_mul_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  con_mul_enable_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            con_mul_enable_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  con_mul_enable_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  con_mul_enable_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_count_u_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  reg_count_u_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  reg_count_u_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_count_u_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  reg_count_u_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  reg_count_u_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_count_u_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  reg_count_u_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  reg_count_u_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_count_u_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  reg_count_u_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  reg_count_u_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_count_u_reg[4]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  reg_count_u_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  reg_count_u_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_count_u_reg[5]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  reg_count_u_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  reg_count_u_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_count_u_reg[6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.124ns (6.408%)  route 1.811ns (93.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=2, unset)            0.973     0.973    rst_n
                                                                      r  con_mul_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_mul_enable[2]_i_2/O
                         net (fo=21, unplaced)        0.838     1.935    count_u0
                         FDCE                                         f  reg_count_u_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          1.503     1.503    clk
                                                                      r  reg_count_u_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sh_u[0]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[0]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[0]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[10]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[10]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[10]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[11]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[11]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[12]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[12]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[12]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[13]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[13]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[13]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[14]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[14]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[15]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[15]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[15]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[16]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[16]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[16]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[17]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[17]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[17]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK

Slack:                    inf
  Source:                 sh_u[18]
                            (input port)
  Destination:            MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sh_u[18]
                         net (fo=0)                   0.410     0.410    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/B[18]
                         DSP48E1                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=191, unset)          0.926     0.926    MulU/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
                                                                      r  MulU/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK





