head	1.10;
access;
symbols
	PublicRelease_1_2e:1.10
	Interim_Release_1-2e_RC1:1.10
	PublicRelease_1_2d:1.10
	Interim_Release_1-2d_RC1:1.10
	Interim_Release_1-2d_beta1:1.10
	PublicRelease_1_2c:1.10
	Interim_Release_1-2c_RC1:1.10
	Interim_Release_1-2c_beta1:1.10
	PublicRelease_1_2b:1.10
	Interim_Release_1-2b_RC1:1.10
	PublicRelease_1_2a:1.10
	Interim_Release_1-2a_RC1:1.10
	Interim_Release_1-2a_beta2:1.10
	Interim_Release_1-2a_beta1:1.10
	PublicRelease_1_2:1.10
	Interim_Release_1-2_RC1:1.10
	Interim_Release_1-2_beta1:1.10
	PublicRelease_1_1g:1.10
	Interim_Release_1-1g_RC3:1.10
	Interim_Release_1-1g_RC2:1.10
	Interim_Release_1-1g_RC1:1.10
	Interim_Release_1-1g_beta2:1.10
	Interim_Release_1-1g_beta1:1.10
	PublicRelease_1_1f:1.10
	Interim_Release_1-1f_RC1:1.10
	PublicRelease_1_1e:1.10
	Interim_Release_1-1e_RC2:1.10
	Interim_Release_1-1e_RC1:1.10
	Interim_Release_1-1e_beta1:1.10
	PublicRelease_1_1d:1.10
	Interim_Release_1-1d_RC1:1.10
	PublicRelease_1_1c:1.10
	Interim_Release_1-1c_RC1:1.10
	Interim_Release_1-1c_beta2:1.10
	Interim_Release_1-1c_beta1:1.10
	PublicRelease_1_1b:1.10
	Interim_Release_1-1b_RC1:1.10
	PublicRelease_1_1a:1.10
	Interim_Release_1-1a_RC2:1.10
	Interim_Release_1-1a_RC1:1.10
	Interim_Release_1-1a_beta2:1.10
	Interim_Release_1-1a_beta1:1.10
	PublicRelease_1_1:1.10
	Interim_Release_1-1_beta1:1.10
	PublicRelease_1o:1.10
	Interim_Release_1o_RC1:1.10
	Interim_Release_1o_beta1:1.10
	PublicRelease_1n:1.10
	Interim_Release_1n_RC2:1.10
	Interim_Release_1n_RC1:1.10
	Interim_Release_1n_beta2:1.10
	Interim_Release_1n_beta1:1.10
	PublicRelease_1m:1.10
	Interim_Release_1m_beta1:1.10
	PublicRelease_1l:1.10
	Interim_Release_1l_RC3:1.10
	Interim_Release_1l_RC2:1.10
	Interim_Release_1l_RC1:1.10
	Interim_Release_1l_beta2:1.10
	Interim_Release_1l_beta1:1.10
	PublicRelease_1k:1.10
	Interim_Release_1k_RC4:1.10
	Interim_1k_RC3:1.10
	Interim_1k_RC2:1.10
	Interim_Release_1k_RC1:1.10
	Interim_Release_1k_beta5:1.10
	Intrerim_Release_1k_beta4:1.10
	Interim_Release_1k_beta1:1.10
	PublicRelease_1j:1.5
	Interim_Release_1J_RC3:1.5
	Interim_Release_1j_RC3:1.5
	Interim_Release_1j_RC2:1.5
	Interim_Release_1j_RC1:1.5
	Interim_Release_1j_beta2:1.5
	Interim_Release_1j_beta1:1.5
	PublicRelease_1i:1.5
	Interim_Release_1i_RC6:1.5
	Interim_Release_1i_RC3:1.5
	Interim_Release_1i_RC2:1.5
	Interim_Release_1i_RC1:1.4
	Interim_Release_1i_beta3:1.4
	Interim_Release_1i_beta2:1.4
	Interim_Release_1i_beta1:1.1
	PublicRelease_1h:1.1
	Interim_Release_1h_rc2:1.1
	Interim_Release_1h_RC1:1.1
	Interim_Release_1h_beta2:1.1
	Interim_Release_1h_beta1_now:1.1
	Interim_Release_1h_beta1:1.1
	PublicRelease_1g:1.1
	Interim_Release_1g_RC6_Final:1.1
	Interim_Release_1g_RC6:1.1
	Interim_Release_1g_RC5:1.1
	Interim_Release_1g_RC4:1.1
	Interim_Release_1g_RC3:1.1;
locks; strict;
comment	@ * @;


1.10
date	2004.02.11.23.42.07;	author aw3;	state Exp;
branches;
next	1.9;

1.9
date	2004.02.11.04.13.02;	author katsyonak;	state Exp;
branches;
next	1.8;

1.8
date	2004.01.28.05.31.34;	author katsyonak;	state Exp;
branches;
next	1.7;

1.7
date	2004.01.27.16.47.36;	author katsyonak;	state Exp;
branches;
next	1.6;

1.6
date	2004.01.27.05.05.24;	author katsyonak;	state Exp;
branches;
next	1.5;

1.5
date	2003.11.10.14.29.13;	author katsyonak;	state Exp;
branches;
next	1.4;

1.4
date	2003.10.22.00.03.00;	author katsyonak;	state Exp;
branches;
next	1.3;

1.3
date	2003.10.14.18.40.58;	author syrus77;	state Exp;
branches;
next	1.2;

1.2
date	2003.10.08.12.56.33;	author morevit;	state Exp;
branches;
next	1.1;

1.1
date	2003.06.11.18.46.27;	author eklmn;	state Exp;
branches;
next	;


desc
@@


1.10
log
@memzero optimization -- no return value
@
text
@/******************************************************************************

 Copyright (c) 2001 Advanced Micro Devices, Inc.

 LIMITATION OF LIABILITY:  THE MATERIALS ARE PROVIDED *AS IS* WITHOUT ANY
 EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF MERCHANTABILITY,
 NONINFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY, OR FITNESS FOR ANY
 PARTICULAR PURPOSE.  IN NO EVENT SHALL AMD OR ITS SUPPLIERS BE LIABLE FOR ANY
 DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS,
 BUSINESS INTERRUPTION, LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR
 INABILITY TO USE THE MATERIALS, EVEN IF AMD HAS BEEN ADVISED OF THE POSSIBILITY
 OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION
 OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, THE ABOVE LIMITATION MAY
 NOT APPLY TO YOU.

 AMD does not assume any responsibility for any errors which may appear in the
 Materials nor any responsibility to support or update the Materials.  AMD retains
 the right to make changes to its test specifications at any time, without notice.

 NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any
 further information, software, technical information, know-how, or show-how
 available to you.

 So that all may benefit from your experience, please report  any  problems
 or  suggestions about this software to 3dsdk.support@@amd.com

 AMD Developer Technologies, M/S 585
 Advanced Micro Devices, Inc.
 5900 E. Ben White Blvd.
 Austin, TX 78741
 3dsdk.support@@amd.com
******************************************************************************/
#pragma once

void* __stdcall memcpy_optimized(void *dest, const void *src, size_t n);

void* __stdcall memset_optimized(void *dest, int c, size_t n);

void __stdcall memzero_optimized(void *dest, size_t n);

unsigned long get_cpu_type();
@


1.9
log
@Replaced all zero filled memsets with optimized memzero (Thx Aw3 !) + some more Aw3 optimizations
@
text
@d39 1
a39 1
void* __stdcall memzero_optimized(void *dest, size_t n);
@


1.8
log
@Aw3's __stdcall calling convention
@
text
@d39 2
@


1.7
log
@Reverted __fastcall optimization
@
text
@d35 1
a35 1
void* memcpy_optimized(void *dest, const void *src, size_t n);
d37 1
a37 1
void* memset_optimized(void *dest, int c, size_t n);
@


1.6
log
@memcpy_optimized & memset_optimized now uses __fastcall - Thx Aw3 ;-)
@
text
@d35 1
a35 1
void* __fastcall memcpy_optimized(void *dest, const void *src, size_t n);
d37 1
a37 1
void* __fastcall memset_optimized(void *dest, int c, size_t n);
@


1.5
log
@get_cpu_type now exists in all configurations
@
text
@d35 1
a35 1
void *memcpy_optimized(void *dest, const void *src, size_t n);
d37 1
a37 1
void *memset_optimized(void *dest, int c, size_t n);
@


1.4
log
@Squeezed out a few more CPU cycles
@
text
@d39 1
a39 3
#if !defined(MMX) && !defined(AMD) && !defined(SSE)
	unsigned long get_cpu_type();
#endif
@


1.3
log
@Added MMX/AMD/SSE optimized memset [katsyonak]
@
text
@d40 1
a40 1
	BYTE get_cpu_type();
@


1.2
log
@Formatting, comments, and name changes.
Removed #includes for "memcpy_amd.h".
@
text
@d36 6
@


1.1
log
@AMD optimized memcpy()
@
text
@d35 1
a35 1
void * memcpy_amd(void *dest, const void *src, size_t n);
@

