package Model_ADIRU_AFDX
public
	WITH AFDX;
	WITH Hardware;
	WITH Software;
	WITH AFDX_Properties;
	WITH Resolute_validate;
	with adiru_memory;
	with partitions;
	with ARINC653;

	AFDX_Net renames VIRTUAL BUS AFDX::Network;

------------------------------------------------------------------
----------------------- Main Model ADIRU AFDX---------------------
------------------------------------------------------------------
	SYSTEM afdx_adiru_model
	END afdx_adiru_model;

	SYSTEM IMPLEMENTATION afdx_adiru_model.i
		SUBCOMPONENTS
			main_mem: memory adiru_memory::main_memory.impl;
			HW_Platform: SYSTEM Hardware::HW_Platform.i;
			Software_Layer: SYSTEM Software::Software_Layer.i;
					-- ARINC-653 Configuration
			ADIRU_P1: VIRTUAL PROCESSOR partitions::acc_partition.impl {ARINC653::Partition_Identifier => 1;
						ARINC653::Partition_Name => "partition1";};
			ADIRU_P2: VIRTUAL PROCESSOR partitions::acc_partition.impl {ARINC653::Partition_Identifier => 2;
						ARINC653::Partition_Name => "partition2";};
			ADIRU_P3: VIRTUAL PROCESSOR partitions::acc_partition.impl {ARINC653::Partition_Identifier => 3;
						ARINC653::Partition_Name => "partition3";};
			FMS_P1: VIRTUAL PROCESSOR partitions::acc_partition.impl {ARINC653::Partition_Identifier => 4;
						ARINC653::Partition_Name => "partition4";};
					-- AFDX Configuration
			AFDX_Network: VIRTUAL BUS AFDX_Net.i;
		PROPERTIES
			-- Network speed defined for the whole network here
			AFDX_Properties::portSpeed => 100 MBytesps;
			
			-- Maps processes to processors
			Actual_Processor_Binding => (reference (ADIRU_P1)) applies to Software_Layer.P_1;
			Actual_Processor_Binding => (reference (ADIRU_P2)) applies to Software_Layer.P_2;
			Actual_Processor_Binding => (reference (ADIRU_P3)) applies to Software_Layer.P_3;
			Actual_Processor_Binding => (reference (FMS_P1)) applies to Software_Layer.P_4;
			Actual_Processor_Binding => (reference (HW_Platform.CPM_1.CPU)) applies to ADIRU_P1;
			Actual_Processor_Binding => (reference (HW_Platform.CPM_1.CPU)) applies to ADIRU_P2;
			Actual_Processor_Binding => (reference (HW_Platform.CPM_2.CPU)) applies to ADIRU_P3;
			Actual_Processor_Binding => (reference (HW_Platform.CPM_3.CPU)) applies to FMS_P1;

			--  Bind partition process to their address spaces  (memory components)
			Actual_Memory_Binding => (reference (main_mem.P1_Mem)) applies to Software_Layer.P_1;
			Actual_Memory_Binding => (reference (main_mem.P2_Mem)) applies to Software_Layer.P_2;
			Actual_Memory_Binding => (reference (main_mem.P3_Mem)) applies to Software_Layer.P_3;
			Actual_Memory_Binding => (reference (main_mem.P4_Mem)) applies to Software_Layer.P_4;

			-- Define virtual link configuration
			Actual_Connection_Binding => (reference (HW_Platform.CPM_1.AFDX_ES), reference (HW_Platform.WIRE_1),
						reference (HW_Platform.SW_1),
						reference (HW_Platform.WIRE_3),
						reference (HW_Platform.CPM_2.AFDX_ES)) applies to AFDX_Network.VL1;
			Actual_Connection_Binding => (reference (HW_Platform.CPM_2.AFDX_ES), reference (HW_Platform.WIRE_3),
						reference (HW_Platform.SW_1),
						reference (HW_Platform.WIRE_2), reference (HW_Platform.SW_2),
						reference (HW_Platform.WIRE_4),
						reference (HW_Platform.CPM_3.AFDX_ES)) applies to AFDX_Network.VL2;
			Actual_Connection_Binding => (reference (HW_Platform.CPM_1.AFDX_ES), reference (HW_Platform.WIRE_1),
						reference (HW_Platform.SW_1),
						reference (HW_Platform.WIRE_2), reference (HW_Platform.SW_2),
						reference (HW_Platform.WIRE_3), reference (HW_Platform.CPM_2.AFDX_ES),
						reference (HW_Platform.WIRE_4),
						reference (HW_Platform.CPM_3.AFDX_ES)) applies to AFDX_Network.VL3;
					-- Map connections to virtual links
			Actual_Connection_Binding => (reference (HW_Platform.CPM_1.PCI_BUS), reference (AFDX_Network.VL1),
						reference (HW_Platform.CPM_2.PCI_BUS)) applies to Software_Layer.CQ_1_2;
			Actual_Connection_Binding => (reference (HW_Platform.CPM_1.PCI_BUS), reference (AFDX_Network.VL3),
						reference (HW_Platform.CPM_2.PCI_BUS)) applies to Software_Layer.CS_1_2;
			Actual_Connection_Binding => (reference (HW_Platform.CPM_1.PCI_BUS), reference (AFDX_Network.VL2),
						reference (HW_Platform.CPM_2.PCI_BUS)) applies to Software_Layer.C_2_3;
			Actual_Connection_Binding => (reference (HW_Platform.CPM_1.PCI_BUS), reference (AFDX_Network.VL3),
						reference (HW_Platform.CPM_3.PCI_BUS)) applies to Software_Layer.C_1_3;
			Actual_Connection_Binding => (reference (HW_Platform.CPM_1.PCI_BUS), reference (AFDX_Network.VL3),
						reference (HW_Platform.CPM_3.PCI_BUS)) applies to Software_Layer.C_1_4;
			Actual_Connection_Binding => (reference (HW_Platform.CPM_2.PCI_BUS), reference (AFDX_Network.VL2),
						reference (HW_Platform.CPM_3.PCI_BUS)) applies to Software_Layer.C_2_4;
					-- Switch configuration
			AFDX_Properties::VL_Route_Table => ([
									vl => reference (AFDX_Network.VL1);
									jitter => 8us;
									priority => high;
									accountingPolicy => frame;
								],
						[
									vl => reference (AFDX_Network.VL2);
									jitter => 16us;
									priority => low;
									accountingPolicy => frame;
								],
						[
									vl => reference (AFDX_Network.VL3);
									jitter => 16us;
									priority => high;
									accountingPolicy => frame;
								]) applies to HW_Platform.SW_1;
			AFDX_Properties::VL_Route_Table => ([
									vl => reference (AFDX_Network.VL2);
									jitter => 16us;
									priority => low;
									accountingPolicy => frame;
								],
						[
									vl => reference (AFDX_Network.VL3);
									jitter => 16us;
									priority => high;
									accountingPolicy => frame;
								]) applies to HW_Platform.SW_2;

annex resolute {**
	prove (check_arinc653_compliance())
	prove (check_arinc664_compliance())
**};
	end afdx_adiru_model.i;

	VIRTUAL BUS IMPLEMENTATION AFDX_Net.i
		SUBCOMPONENTS
			VL1: VIRTUAL BUS AFDX::Virtual_Link;
			VL2: VIRTUAL BUS AFDX::Virtual_Link;
			VL3: VIRTUAL BUS AFDX::Virtual_Link;
		PROPERTIES
			-- Setup virtual links configuration
			AFDX_Properties::BAG => 1ms applies to VL1, VL2, VL3;
			AFDX_Properties::Lmax => 1518 Bytes applies to VL1;
			AFDX_Properties::Lmax => 512 Bytes applies to VL2, VL3;
			AFDX_Properties::SkewMax => 1ms applies to VL1, VL2, VL3;
	END AFDX_Net.i;

end Model_ADIRU_AFDX;