

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 593 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks ========================================
Clock Tree ID     Driving Element                             Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------------------------
@K:CKID0001       Prototype2_pll_inst.Prototype2_pll_inst     SB_PLL40_PAD           581        pren[0]        
@K:CKID0002       clk179_ibuf                                 SB_IO                  12         Dataw[0]       
===============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

