Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : cdc_fifo
Version: O-2018.06-SP1
Date   : Sun Nov 10 21:04:13 2024
****************************************

Operating Conditions: slow   Library: IBM_CMOS8HP_SS125
Wire Load Model Mode: enclosed

  Startpoint: rctrl/fifo_empty_reg
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: rctrl/fifo_empty_reg
            (rising edge-triggered flip-flop clocked by read_clk)
  Path Group: read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  read_control_logic 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock read_clk (rise edge)              0.000      0.000
  clock network delay (ideal)             1.000      1.000
  rctrl/fifo_empty_reg/CLK (DFFS_E)       0.000      1.000 r
  rctrl/fifo_empty_reg/QBAR (DFFS_E)      0.237      1.237 f
  rctrl/U33/Z (NAND2_F)                   0.084      1.321 r
  rctrl/U22/Z (NOR2_F)                    0.063      1.384 f
  rctrl/U21/Z (AND2_H)                    0.079      1.463 f
  rctrl/U3/Z (INVERT_D)                   0.056      1.519 r
  rctrl/U40/Z (INVERT_E)                  0.056      1.574 f
  rctrl/U10/Z (INVERT_F)                  0.046      1.620 r
  rctrl/U11/Z (INVERT_H)                  0.038      1.658 f
  rctrl/U41/Z (INVERT_I)                  0.053      1.711 r
  rctrl/U8/Z (NOR2_D)                     0.064      1.775 f
  rctrl/U5/Z (XNOR2_C)                    0.144      1.919 f
  rctrl/U19/Z (INVERT_H)                  0.068      1.988 r
  rctrl/U51/Z (XNOR2_B)                   0.159      2.147 f
  rctrl/U9/Z (BUFFER_F)                   0.105      2.251 f
  rctrl/U6/Z (AND4_F)                     0.108      2.360 f
  rctrl/fifo_empty_reg/D (DFFS_E)         0.000      2.360 f
  data arrival time                                  2.360

  clock read_clk (rise edge)             17.000     17.000
  clock network delay (ideal)             1.000     18.000
  clock uncertainty                      -0.700     17.300
  rctrl/fifo_empty_reg/CLK (DFFS_E)       0.000     17.300 r
  library setup time                     -0.223     17.077
  data required time                                17.077
  -----------------------------------------------------------
  data required time                                17.077
  data arrival time                                 -2.360
  -----------------------------------------------------------
  slack (MET)                                       14.717


  Startpoint: rctrl/read_addr_reg[2]
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: mem/read_data_reg[4]
            (rising edge-triggered flip-flop clocked by read_clk)
  Path Group: read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  read_control_logic 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock read_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  rctrl/read_addr_reg[2]/CLK (DFFR_E)                    0.000      1.000 r
  rctrl/read_addr_reg[2]/Q (DFFR_E)                      0.305      1.305 r
  rctrl/U38/Z (INVERT_H)                                 0.047      1.352 f
  rctrl/U31/Z (INVERT_J)                                 0.049      1.401 r
  rctrl/read_addr[2] (read_control_logic)                0.000      1.401 r
  mem/read_addr[2] (fifo_memory)                         0.000      1.401 r
  mem/U341/Z (NOR2_E)                                    0.071      1.472 f
  mem/U28/Z (INVERT_I)                                   0.060      1.532 r
  mem/U36/Z (INVERT_L)                                   0.049      1.580 f
  mem/U42/Z (INVERT_I)                                   0.051      1.631 r
  mem/U24/Z (INVERT_I)                                   0.048      1.680 f
  mem/U170/Z (INVERT_D)                                  0.059      1.738 r
  mem/U171/Z (NOR2_C)                                    0.084      1.822 f
  mem/U174/Z (NOR2_C)                                    0.095      1.917 r
  mem/U175/Z (INVERT_E)                                  0.058      1.975 f
  mem/U164/Z (NOR2_C)                                    0.089      2.064 r
  mem/U16/Z (INVERT_E)                                   0.054      2.119 f
  mem/U185/Z (AOI222_H)                                  0.152      2.271 r
  mem/U186/Z (INVERT_C)                                  0.063      2.334 f
  mem/read_data_reg[4]/D (DFFR_E)                        0.000      2.334 f
  data arrival time                                                 2.334

  clock read_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  mem/read_data_reg[4]/CLK (DFFR_E)                      0.000     17.300 r
  library setup time                                    -0.239     17.061
  data required time                                               17.061
  --------------------------------------------------------------------------
  data required time                                               17.061
  data arrival time                                                -2.334
  --------------------------------------------------------------------------
  slack (MET)                                                      14.727


  Startpoint: rctrl/read_addr_reg[1]
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: mem/read_data_reg[4]
            (rising edge-triggered flip-flop clocked by read_clk)
  Path Group: read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  read_control_logic 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock read_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  rctrl/read_addr_reg[1]/CLK (DFFR_E)                    0.000      1.000 r
  rctrl/read_addr_reg[1]/Q (DFFR_E)                      0.305      1.305 r
  rctrl/U39/Z (INVERT_H)                                 0.047      1.352 f
  rctrl/U32/Z (INVERT_J)                                 0.050      1.403 r
  rctrl/read_addr[1] (read_control_logic)                0.000      1.403 r
  mem/read_addr[1] (fifo_memory)                         0.000      1.403 r
  mem/U341/Z (NOR2_E)                                    0.063      1.466 f
  mem/U28/Z (INVERT_I)                                   0.060      1.526 r
  mem/U36/Z (INVERT_L)                                   0.049      1.574 f
  mem/U42/Z (INVERT_I)                                   0.051      1.625 r
  mem/U24/Z (INVERT_I)                                   0.048      1.673 f
  mem/U170/Z (INVERT_D)                                  0.059      1.732 r
  mem/U171/Z (NOR2_C)                                    0.084      1.816 f
  mem/U174/Z (NOR2_C)                                    0.095      1.911 r
  mem/U175/Z (INVERT_E)                                  0.058      1.969 f
  mem/U164/Z (NOR2_C)                                    0.089      2.058 r
  mem/U16/Z (INVERT_E)                                   0.054      2.112 f
  mem/U185/Z (AOI222_H)                                  0.152      2.264 r
  mem/U186/Z (INVERT_C)                                  0.063      2.328 f
  mem/read_data_reg[4]/D (DFFR_E)                        0.000      2.328 f
  data arrival time                                                 2.328

  clock read_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  mem/read_data_reg[4]/CLK (DFFR_E)                      0.000     17.300 r
  library setup time                                    -0.239     17.061
  data required time                                               17.061
  --------------------------------------------------------------------------
  data required time                                               17.061
  data arrival time                                                -2.328
  --------------------------------------------------------------------------
  slack (MET)                                                      14.733


  Startpoint: rctrl/read_addr_reg[2]
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: mem/read_data_reg[1]
            (rising edge-triggered flip-flop clocked by read_clk)
  Path Group: read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  read_control_logic 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock read_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  rctrl/read_addr_reg[2]/CLK (DFFR_E)                    0.000      1.000 r
  rctrl/read_addr_reg[2]/Q (DFFR_E)                      0.305      1.305 r
  rctrl/U38/Z (INVERT_H)                                 0.047      1.352 f
  rctrl/U31/Z (INVERT_J)                                 0.049      1.401 r
  rctrl/read_addr[2] (read_control_logic)                0.000      1.401 r
  mem/read_addr[2] (fifo_memory)                         0.000      1.401 r
  mem/U341/Z (NOR2_E)                                    0.071      1.472 f
  mem/U28/Z (INVERT_I)                                   0.060      1.532 r
  mem/U36/Z (INVERT_L)                                   0.049      1.580 f
  mem/U42/Z (INVERT_I)                                   0.051      1.631 r
  mem/U27/Z (INVERT_I)                                   0.048      1.680 f
  mem/U135/Z (INVERT_D)                                  0.058      1.738 r
  mem/U136/Z (NOR2_C)                                    0.074      1.812 f
  mem/U139/Z (NOR2_C)                                    0.095      1.908 r
  mem/U140/Z (INVERT_E)                                  0.058      1.965 f
  mem/U130/Z (NOR2_C)                                    0.085      2.050 r
  mem/U29/Z (INVERT_D)                                   0.059      2.109 f
  mem/U187/Z (AOI222_H)                                  0.153      2.262 r
  mem/U188/Z (INVERT_C)                                  0.063      2.325 f
  mem/read_data_reg[1]/D (DFFR_E)                        0.000      2.325 f
  data arrival time                                                 2.325

  clock read_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  mem/read_data_reg[1]/CLK (DFFR_E)                      0.000     17.300 r
  library setup time                                    -0.239     17.061
  data required time                                               17.061
  --------------------------------------------------------------------------
  data required time                                               17.061
  data arrival time                                                -2.325
  --------------------------------------------------------------------------
  slack (MET)                                                      14.736


  Startpoint: rctrl/read_addr_reg[1]
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: mem/read_data_reg[1]
            (rising edge-triggered flip-flop clocked by read_clk)
  Path Group: read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  read_control_logic 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock read_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  rctrl/read_addr_reg[1]/CLK (DFFR_E)                    0.000      1.000 r
  rctrl/read_addr_reg[1]/Q (DFFR_E)                      0.305      1.305 r
  rctrl/U39/Z (INVERT_H)                                 0.047      1.352 f
  rctrl/U32/Z (INVERT_J)                                 0.050      1.403 r
  rctrl/read_addr[1] (read_control_logic)                0.000      1.403 r
  mem/read_addr[1] (fifo_memory)                         0.000      1.403 r
  mem/U341/Z (NOR2_E)                                    0.063      1.466 f
  mem/U28/Z (INVERT_I)                                   0.060      1.526 r
  mem/U36/Z (INVERT_L)                                   0.049      1.574 f
  mem/U42/Z (INVERT_I)                                   0.051      1.625 r
  mem/U27/Z (INVERT_I)                                   0.048      1.673 f
  mem/U135/Z (INVERT_D)                                  0.058      1.732 r
  mem/U136/Z (NOR2_C)                                    0.074      1.806 f
  mem/U139/Z (NOR2_C)                                    0.095      1.902 r
  mem/U140/Z (INVERT_E)                                  0.058      1.959 f
  mem/U130/Z (NOR2_C)                                    0.085      2.044 r
  mem/U29/Z (INVERT_D)                                   0.059      2.103 f
  mem/U187/Z (AOI222_H)                                  0.153      2.256 r
  mem/U188/Z (INVERT_C)                                  0.063      2.319 f
  mem/read_data_reg[1]/D (DFFR_E)                        0.000      2.319 f
  data arrival time                                                 2.319

  clock read_clk (rise edge)                            17.000     17.000
  clock network delay (ideal)                            1.000     18.000
  clock uncertainty                                     -0.700     17.300
  mem/read_data_reg[1]/CLK (DFFR_E)                      0.000     17.300 r
  library setup time                                    -0.239     17.061
  data required time                                               17.061
  --------------------------------------------------------------------------
  data required time                                               17.061
  data arrival time                                                -2.319
  --------------------------------------------------------------------------
  slack (MET)                                                      14.742


  Startpoint: rctrl/fifo_empty_reg
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: fifo_empty (output port clocked by v_read_clk)
  Path Group: v_read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  read_control_logic 500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock read_clk (rise edge)                             0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  rctrl/fifo_empty_reg/CLK (DFFS_E)                      0.000      1.000 r
  rctrl/fifo_empty_reg/Q (DFFS_E)                        0.332      1.332 r
  rctrl/U43/Z (INVERTBAL_J)                              0.086      1.418 f
  rctrl/U44/Z (INVERT_O)                                 0.065      1.482 r
  rctrl/fifo_empty (read_control_logic)                  0.000      1.482 r
  fifo_empty (out)                                       0.002      1.484 r
  data arrival time                                                 1.484

  clock v_read_clk (rise edge)                          17.000     17.000
  clock network delay (ideal)                            0.000     17.000
  output external delay                                 -1.000     16.000
  data required time                                               16.000
  --------------------------------------------------------------------------
  data required time                                               16.000
  data arrival time                                                -1.484
  --------------------------------------------------------------------------
  slack (MET)                                                      14.516


  Startpoint: mem/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: read_data[0]
            (output port clocked by v_read_clk)
  Path Group: v_read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock read_clk (rise edge)              0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem/read_data_reg[0]/CLK (DFFR_E)       0.000      1.000 r
  mem/read_data_reg[0]/Q (DFFR_E)         0.319      1.319 r
  mem/U314/Z (INVERT_J)                   0.054      1.374 f
  mem/U294/Z (INVERT_O)                   0.055      1.428 r
  mem/read_data[0] (fifo_memory)          0.000      1.428 r
  read_data[0] (out)                      0.002      1.431 r
  data arrival time                                  1.431

  clock v_read_clk (rise edge)           17.000     17.000
  clock network delay (ideal)             0.000     17.000
  output external delay                  -1.000     16.000
  data required time                                16.000
  -----------------------------------------------------------
  data required time                                16.000
  data arrival time                                 -1.431
  -----------------------------------------------------------
  slack (MET)                                       14.569


  Startpoint: mem/read_data_reg[6]
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: read_data[6]
            (output port clocked by v_read_clk)
  Path Group: v_read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock read_clk (rise edge)              0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem/read_data_reg[6]/CLK (DFFR_E)       0.000      1.000 r
  mem/read_data_reg[6]/QBAR (DFFR_E)      0.229      1.229 f
  mem/U52/Z (INVERT_I)                    0.059      1.288 r
  mem/U51/Z (INVERT_J)                    0.046      1.334 f
  mem/U290/Z (INVERT_O)                   0.052      1.386 r
  mem/read_data[6] (fifo_memory)          0.000      1.386 r
  read_data[6] (out)                      0.002      1.388 r
  data arrival time                                  1.388

  clock v_read_clk (rise edge)           17.000     17.000
  clock network delay (ideal)             0.000     17.000
  output external delay                  -1.000     16.000
  data required time                                16.000
  -----------------------------------------------------------
  data required time                                16.000
  data arrival time                                 -1.388
  -----------------------------------------------------------
  slack (MET)                                       14.612


  Startpoint: mem/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: read_data[5]
            (output port clocked by v_read_clk)
  Path Group: v_read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock read_clk (rise edge)              0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem/read_data_reg[5]/CLK (DFFR_E)       0.000      1.000 r
  mem/read_data_reg[5]/QBAR (DFFR_E)      0.229      1.229 f
  mem/U48/Z (INVERT_I)                    0.059      1.288 r
  mem/U47/Z (INVERT_J)                    0.046      1.334 f
  mem/U296/Z (INVERT_O)                   0.052      1.386 r
  mem/read_data[5] (fifo_memory)          0.000      1.386 r
  read_data[5] (out)                      0.002      1.388 r
  data arrival time                                  1.388

  clock v_read_clk (rise edge)           17.000     17.000
  clock network delay (ideal)             0.000     17.000
  output external delay                  -1.000     16.000
  data required time                                16.000
  -----------------------------------------------------------
  data required time                                16.000
  data arrival time                                 -1.388
  -----------------------------------------------------------
  slack (MET)                                       14.612


  Startpoint: mem/read_data_reg[3]
              (rising edge-triggered flip-flop clocked by read_clk)
  Endpoint: read_data[3]
            (output port clocked by v_read_clk)
  Path Group: v_read_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock read_clk (rise edge)              0.000      0.000
  clock network delay (ideal)             1.000      1.000
  mem/read_data_reg[3]/CLK (DFFR_E)       0.000      1.000 r
  mem/read_data_reg[3]/QBAR (DFFR_E)      0.229      1.229 f
  mem/U46/Z (INVERT_I)                    0.059      1.288 r
  mem/U45/Z (INVERT_J)                    0.046      1.334 f
  mem/U295/Z (INVERT_O)                   0.052      1.386 r
  mem/read_data[3] (fifo_memory)          0.000      1.386 r
  read_data[3] (out)                      0.002      1.388 r
  data arrival time                                  1.388

  clock v_read_clk (rise edge)           17.000     17.000
  clock network delay (ideal)             0.000     17.000
  output external delay                  -1.000     16.000
  data required time                                16.000
  -----------------------------------------------------------
  data required time                                16.000
  data arrival time                                 -1.388
  -----------------------------------------------------------
  slack (MET)                                       14.612


  Startpoint: wctrl/fifo_full_reg
              (rising edge-triggered flip-flop clocked by write_clk)
  Endpoint: fifo_full (output port clocked by v_write_clk)
  Path Group: v_write_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  write_control_logic
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock write_clk (rise edge)                            0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  wctrl/fifo_full_reg/CLK (DFFR_K)                       0.000      1.000 r
  wctrl/fifo_full_reg/Q (DFFR_K)                         0.272      1.272 r
  wctrl/U8/Z (INVERTBAL_J)                               0.077      1.349 f
  wctrl/U35/Z (INVERT_O)                                 0.064      1.412 r
  wctrl/fifo_full (write_control_logic)                  0.000      1.412 r
  fifo_full (out)                                        0.002      1.415 r
  data arrival time                                                 1.415

  clock v_write_clk (rise edge)                         10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -1.000      9.000
  data required time                                                9.000
  --------------------------------------------------------------------------
  data required time                                                9.000
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       7.585


  Startpoint: wctrl/fifo_full_reg
              (rising edge-triggered flip-flop clocked by write_clk)
  Endpoint: fifo_full (output port clocked by v_write_clk)
  Path Group: v_write_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  write_control_logic
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock write_clk (rise edge)                            0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  wctrl/fifo_full_reg/CLK (DFFR_K)                       0.000      1.000 r
  wctrl/fifo_full_reg/Q (DFFR_K)                         0.179      1.179 f
  wctrl/U8/Z (INVERTBAL_J)                               0.051      1.230 r
  wctrl/U35/Z (INVERT_O)                                 0.047      1.277 f
  wctrl/fifo_full (write_control_logic)                  0.000      1.277 f
  fifo_full (out)                                        0.002      1.279 f
  data arrival time                                                 1.279

  clock v_write_clk (rise edge)                         10.000     10.000
  clock network delay (ideal)                            0.000     10.000
  output external delay                                 -1.000      9.000
  data required time                                                9.000
  --------------------------------------------------------------------------
  data required time                                                9.000
  data arrival time                                                -1.279
  --------------------------------------------------------------------------
  slack (MET)                                                       7.721


  Startpoint: wctrl/write_addr_reg[2]
              (rising edge-triggered flip-flop clocked by write_clk)
  Endpoint: mem/fifo_data_reg[7][7]
            (rising edge-triggered flip-flop clocked by write_clk)
  Path Group: write_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  write_control_logic
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock write_clk (rise edge)                            0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  wctrl/write_addr_reg[2]/CLK (DFFR_K)                   0.000      1.000 r
  wctrl/write_addr_reg[2]/Q (DFFR_K)                     0.175      1.175 f
  wctrl/U33/Z (INVERT_H)                                 0.043      1.218 r
  wctrl/U34/Z (INVERT_I)                                 0.048      1.265 f
  wctrl/write_addr[2] (write_control_logic)              0.000      1.265 f
  mem/write_addr[2] (fifo_memory)                        0.000      1.265 f
  mem/U315/Z (AND2_H)                                    0.075      1.340 f
  mem/U230/Z (INVERT_D)                                  0.056      1.396 r
  mem/U231/Z (INVERT_E)                                  0.055      1.451 f
  mem/U14/Z (BUFFER_I)                                   0.069      1.519 f
  mem/U13/Z (INVERT_H)                                   0.049      1.568 r
  mem/U12/Z (INVERT_K)                                   0.047      1.615 f
  mem/U369/Z (NAND4_C)                                   0.106      1.721 r
  mem/U310/Z (INVERT_H)                                  0.055      1.776 f
  mem/U311/Z (INVERT_I)                                  0.054      1.829 r
  mem/U372/Z (CLK_Q)                                     0.092      1.921 r
  mem/U324/Z (INVERT_K)                                  0.040      1.961 f
  mem/U317/Z (BUFFER_J)                                  0.064      2.024 f
  mem/U181/Z (AO22_F)                                    0.123      2.147 f
  mem/fifo_data_reg[7][7]/D (DFF_K)                      0.000      2.147 f
  data arrival time                                                 2.147

  clock write_clk (rise edge)                           10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem/fifo_data_reg[7][7]/CLK (DFF_K)                    0.000     10.300 r
  library setup time                                    -0.221     10.079
  data required time                                               10.079
  --------------------------------------------------------------------------
  data required time                                               10.079
  data arrival time                                                -2.147
  --------------------------------------------------------------------------
  slack (MET)                                                       7.932


  Startpoint: wctrl/write_addr_reg[2]
              (rising edge-triggered flip-flop clocked by write_clk)
  Endpoint: mem/fifo_data_reg[7][5]
            (rising edge-triggered flip-flop clocked by write_clk)
  Path Group: write_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  write_control_logic
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock write_clk (rise edge)                            0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  wctrl/write_addr_reg[2]/CLK (DFFR_K)                   0.000      1.000 r
  wctrl/write_addr_reg[2]/Q (DFFR_K)                     0.175      1.175 f
  wctrl/U33/Z (INVERT_H)                                 0.043      1.218 r
  wctrl/U34/Z (INVERT_I)                                 0.048      1.265 f
  wctrl/write_addr[2] (write_control_logic)              0.000      1.265 f
  mem/write_addr[2] (fifo_memory)                        0.000      1.265 f
  mem/U315/Z (AND2_H)                                    0.075      1.340 f
  mem/U230/Z (INVERT_D)                                  0.056      1.396 r
  mem/U231/Z (INVERT_E)                                  0.055      1.451 f
  mem/U14/Z (BUFFER_I)                                   0.069      1.519 f
  mem/U13/Z (INVERT_H)                                   0.049      1.568 r
  mem/U12/Z (INVERT_K)                                   0.047      1.615 f
  mem/U369/Z (NAND4_C)                                   0.106      1.721 r
  mem/U310/Z (INVERT_H)                                  0.055      1.776 f
  mem/U311/Z (INVERT_I)                                  0.054      1.829 r
  mem/U372/Z (CLK_Q)                                     0.092      1.921 r
  mem/U324/Z (INVERT_K)                                  0.040      1.961 f
  mem/U318/Z (BUFFER_J)                                  0.064      2.024 f
  mem/U180/Z (AO22_F)                                    0.123      2.147 f
  mem/fifo_data_reg[7][5]/D (DFF_K)                      0.000      2.147 f
  data arrival time                                                 2.147

  clock write_clk (rise edge)                           10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem/fifo_data_reg[7][5]/CLK (DFF_K)                    0.000     10.300 r
  library setup time                                    -0.221     10.079
  data required time                                               10.079
  --------------------------------------------------------------------------
  data required time                                               10.079
  data arrival time                                                -2.147
  --------------------------------------------------------------------------
  slack (MET)                                                       7.932


  Startpoint: wctrl/write_addr_reg[2]
              (rising edge-triggered flip-flop clocked by write_clk)
  Endpoint: mem/fifo_data_reg[7][4]
            (rising edge-triggered flip-flop clocked by write_clk)
  Path Group: write_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  write_control_logic
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock write_clk (rise edge)                            0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  wctrl/write_addr_reg[2]/CLK (DFFR_K)                   0.000      1.000 r
  wctrl/write_addr_reg[2]/Q (DFFR_K)                     0.175      1.175 f
  wctrl/U33/Z (INVERT_H)                                 0.043      1.218 r
  wctrl/U34/Z (INVERT_I)                                 0.048      1.265 f
  wctrl/write_addr[2] (write_control_logic)              0.000      1.265 f
  mem/write_addr[2] (fifo_memory)                        0.000      1.265 f
  mem/U315/Z (AND2_H)                                    0.075      1.340 f
  mem/U230/Z (INVERT_D)                                  0.056      1.396 r
  mem/U231/Z (INVERT_E)                                  0.055      1.451 f
  mem/U14/Z (BUFFER_I)                                   0.069      1.519 f
  mem/U13/Z (INVERT_H)                                   0.049      1.568 r
  mem/U12/Z (INVERT_K)                                   0.047      1.615 f
  mem/U369/Z (NAND4_C)                                   0.106      1.721 r
  mem/U310/Z (INVERT_H)                                  0.055      1.776 f
  mem/U311/Z (INVERT_I)                                  0.054      1.829 r
  mem/U372/Z (CLK_Q)                                     0.092      1.921 r
  mem/U324/Z (INVERT_K)                                  0.040      1.961 f
  mem/U319/Z (BUFFER_J)                                  0.063      2.024 f
  mem/U323/Z (AO22_F)                                    0.123      2.147 f
  mem/fifo_data_reg[7][4]/D (DFF_K)                      0.000      2.147 f
  data arrival time                                                 2.147

  clock write_clk (rise edge)                           10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem/fifo_data_reg[7][4]/CLK (DFF_K)                    0.000     10.300 r
  library setup time                                    -0.221     10.079
  data required time                                               10.079
  --------------------------------------------------------------------------
  data required time                                               10.079
  data arrival time                                                -2.147
  --------------------------------------------------------------------------
  slack (MET)                                                       7.932


  Startpoint: wctrl/write_addr_reg[2]
              (rising edge-triggered flip-flop clocked by write_clk)
  Endpoint: mem/fifo_data_reg[7][0]
            (rising edge-triggered flip-flop clocked by write_clk)
  Path Group: write_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  write_control_logic
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock write_clk (rise edge)                            0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  wctrl/write_addr_reg[2]/CLK (DFFR_K)                   0.000      1.000 r
  wctrl/write_addr_reg[2]/Q (DFFR_K)                     0.175      1.175 f
  wctrl/U33/Z (INVERT_H)                                 0.043      1.218 r
  wctrl/U34/Z (INVERT_I)                                 0.048      1.265 f
  wctrl/write_addr[2] (write_control_logic)              0.000      1.265 f
  mem/write_addr[2] (fifo_memory)                        0.000      1.265 f
  mem/U315/Z (AND2_H)                                    0.075      1.340 f
  mem/U230/Z (INVERT_D)                                  0.056      1.396 r
  mem/U231/Z (INVERT_E)                                  0.055      1.451 f
  mem/U14/Z (BUFFER_I)                                   0.069      1.519 f
  mem/U13/Z (INVERT_H)                                   0.049      1.568 r
  mem/U12/Z (INVERT_K)                                   0.047      1.615 f
  mem/U369/Z (NAND4_C)                                   0.106      1.721 r
  mem/U310/Z (INVERT_H)                                  0.055      1.776 f
  mem/U311/Z (INVERT_I)                                  0.054      1.829 r
  mem/U372/Z (CLK_Q)                                     0.092      1.921 r
  mem/U324/Z (INVERT_K)                                  0.040      1.961 f
  mem/U319/Z (BUFFER_J)                                  0.063      2.024 f
  mem/U322/Z (AO22_F)                                    0.123      2.147 f
  mem/fifo_data_reg[7][0]/D (DFF_K)                      0.000      2.147 f
  data arrival time                                                 2.147

  clock write_clk (rise edge)                           10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem/fifo_data_reg[7][0]/CLK (DFF_K)                    0.000     10.300 r
  library setup time                                    -0.221     10.079
  data required time                                               10.079
  --------------------------------------------------------------------------
  data required time                                               10.079
  data arrival time                                                -2.147
  --------------------------------------------------------------------------
  slack (MET)                                                       7.932


  Startpoint: wctrl/write_addr_reg[2]
              (rising edge-triggered flip-flop clocked by write_clk)
  Endpoint: mem/fifo_data_reg[7][1]
            (rising edge-triggered flip-flop clocked by write_clk)
  Path Group: write_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cdc_fifo           500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  write_control_logic
                     500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125
  fifo_memory        500K_CELLS_6LMC4A     IBM_CMOS8HP_SS125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock write_clk (rise edge)                            0.000      0.000
  clock network delay (ideal)                            1.000      1.000
  wctrl/write_addr_reg[2]/CLK (DFFR_K)                   0.000      1.000 r
  wctrl/write_addr_reg[2]/Q (DFFR_K)                     0.175      1.175 f
  wctrl/U33/Z (INVERT_H)                                 0.043      1.218 r
  wctrl/U34/Z (INVERT_I)                                 0.048      1.265 f
  wctrl/write_addr[2] (write_control_logic)              0.000      1.265 f
  mem/write_addr[2] (fifo_memory)                        0.000      1.265 f
  mem/U315/Z (AND2_H)                                    0.075      1.340 f
  mem/U230/Z (INVERT_D)                                  0.056      1.396 r
  mem/U231/Z (INVERT_E)                                  0.055      1.451 f
  mem/U14/Z (BUFFER_I)                                   0.069      1.519 f
  mem/U13/Z (INVERT_H)                                   0.049      1.568 r
  mem/U12/Z (INVERT_K)                                   0.047      1.615 f
  mem/U369/Z (NAND4_C)                                   0.106      1.721 r
  mem/U310/Z (INVERT_H)                                  0.055      1.776 f
  mem/U311/Z (INVERT_I)                                  0.054      1.829 r
  mem/U372/Z (CLK_Q)                                     0.092      1.921 r
  mem/U324/Z (INVERT_K)                                  0.040      1.961 f
  mem/U316/Z (BUFFER_J)                                  0.064      2.024 f
  mem/U286/Z (AO22_F)                                    0.116      2.141 f
  mem/fifo_data_reg[7][1]/D (DFF_K)                      0.000      2.141 f
  data arrival time                                                 2.141

  clock write_clk (rise edge)                           10.000     10.000
  clock network delay (ideal)                            1.000     11.000
  clock uncertainty                                     -0.700     10.300
  mem/fifo_data_reg[7][1]/CLK (DFF_K)                    0.000     10.300 r
  library setup time                                    -0.221     10.079
  data required time                                               10.079
  --------------------------------------------------------------------------
  data required time                                               10.079
  data arrival time                                                -2.141
  --------------------------------------------------------------------------
  slack (MET)                                                       7.938


1
