This file is for generic, configurable code in VHDL done by me. The goal is to be as reusable and generic as possible.
