/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p72vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 49911.700000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007210;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003613") ;
            }
            fall_power("scalar") {
                values ("0.003613") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007052;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003613") ;
            }
            fall_power("scalar") {
                values ("0.003613") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001675;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.966403, 0.982050, 1.002814, 1.037475, 1.096472" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003613") ;
            }
            fall_power("scalar") {
                values ("0.003613") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004028 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.183902, 0.201289, 0.224360, 0.262872, 0.328423" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.350696, 0.368083, 0.391154, 0.429666, 0.495217" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.073781, 1.091167, 1.114238, 1.152750, 1.218302" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.073780" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.064736") ;
            }
            fall_power("scalar") {
                values ("0.118305") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.004818") ;
            }
            fall_power("scalar") {
                values ("0.111647") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.034777") ;
            }
            fall_power("scalar") {
                values ("0.114976") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005720") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001824 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280137, 0.296756, 0.319557, 0.365683, 0.445493",\
              "0.263320, 0.279939, 0.302740, 0.348866, 0.428676",\
              "0.243295, 0.259914, 0.282715, 0.328841, 0.408651",\
              "0.208301, 0.224920, 0.247721, 0.293847, 0.373657",\
              "0.155140, 0.171759, 0.194560, 0.240686, 0.320496"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280137, 0.296756, 0.319557, 0.365683, 0.445493",\
              "0.263320, 0.279939, 0.302740, 0.348866, 0.428676",\
              "0.243295, 0.259914, 0.282715, 0.328841, 0.408651",\
              "0.208301, 0.224920, 0.247721, 0.293847, 0.373657",\
              "0.155140, 0.171759, 0.194560, 0.240686, 0.320496"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.147325, 0.139855, 0.129655, 0.112636, 0.088101",\
              "0.171346, 0.163875, 0.153676, 0.136657, 0.112121",\
              "0.202359, 0.194888, 0.184689, 0.167670, 0.143134",\
              "0.255260, 0.247790, 0.237590, 0.220571, 0.196036",\
              "0.343012, 0.335542, 0.325343, 0.308323, 0.283788"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.147325, 0.139855, 0.129655, 0.112636, 0.088101",\
              "0.171346, 0.163875, 0.153676, 0.136657, 0.112121",\
              "0.202359, 0.194888, 0.184689, 0.167670, 0.143134",\
              "0.255260, 0.247790, 0.237590, 0.220571, 0.196036",\
              "0.343012, 0.335542, 0.325343, 0.308323, 0.283788"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003613") ;
            }
            fall_power("scalar") {
                values ("0.003613") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001238 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.206225, 0.223087, 0.245740, 0.288997, 0.362021",\
              "0.189017, 0.205879, 0.228532, 0.271789, 0.344813",\
              "0.167022, 0.183884, 0.206538, 0.249794, 0.322819",\
              "0.129195, 0.146057, 0.168710, 0.211967, 0.284992",\
              "0.066526, 0.083388, 0.106041, 0.149298, 0.222322"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.206225, 0.223087, 0.245740, 0.288997, 0.362021",\
              "0.189017, 0.205879, 0.228532, 0.271789, 0.344813",\
              "0.167022, 0.183884, 0.206538, 0.249794, 0.322819",\
              "0.129195, 0.146057, 0.168710, 0.211967, 0.284992",\
              "0.066526, 0.083388, 0.106041, 0.149298, 0.222322"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282037, 0.275025, 0.264797, 0.247910, 0.223568",\
              "0.306058, 0.299045, 0.288817, 0.271930, 0.247588",\
              "0.337071, 0.330058, 0.319831, 0.302943, 0.278601",\
              "0.389972, 0.382959, 0.372732, 0.355844, 0.331503",\
              "0.477724, 0.470712, 0.460484, 0.443597, 0.419255"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282037, 0.275025, 0.264797, 0.247910, 0.223568",\
              "0.306058, 0.299045, 0.288817, 0.271930, 0.247588",\
              "0.337071, 0.330058, 0.319831, 0.302943, 0.278601",\
              "0.389972, 0.382959, 0.372732, 0.355844, 0.331503",\
              "0.477724, 0.470712, 0.460484, 0.443597, 0.419255"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027644") ;
            }
            fall_power("scalar") {
                values ("0.027644") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001600 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.140622, 0.158166, 0.184189, 0.231604, 0.314521",\
              "0.123414, 0.140958, 0.166981, 0.214396, 0.297313",\
              "0.101420, 0.118963, 0.144986, 0.192401, 0.275318",\
              "0.063593, 0.081136, 0.107159, 0.154574, 0.237491",\
              "0.000923, 0.018466, 0.044490, 0.091904, 0.174821"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.140622, 0.158166, 0.184189, 0.231604, 0.314521",\
              "0.123414, 0.140958, 0.166981, 0.214396, 0.297313",\
              "0.101420, 0.118963, 0.144986, 0.192401, 0.275318",\
              "0.063593, 0.081136, 0.107159, 0.154574, 0.237491",\
              "0.000923, 0.018466, 0.044490, 0.091904, 0.174821"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.371214, 0.354469, 0.327167, 0.280764, 0.207844",\
              "0.388371, 0.371627, 0.344325, 0.297921, 0.225001",\
              "0.410523, 0.393779, 0.366477, 0.320074, 0.247154",\
              "0.448310, 0.431566, 0.404264, 0.357860, 0.284940",\
              "0.510990, 0.494246, 0.466944, 0.420540, 0.347621"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.371214, 0.354469, 0.327167, 0.280764, 0.207844",\
              "0.388371, 0.371627, 0.344325, 0.297921, 0.225001",\
              "0.410523, 0.393779, 0.366477, 0.320074, 0.247154",\
              "0.448310, 0.431566, 0.404264, 0.357860, 0.284940",\
              "0.510990, 0.494246, 0.466944, 0.420540, 0.347621"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009671") ;
            }
            fall_power("scalar") {
                values ("0.009671") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001689 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158039, 0.175888, 0.202903, 0.249872, 0.332353",\
              "0.141222, 0.159071, 0.186086, 0.233055, 0.315536",\
              "0.121197, 0.139046, 0.166061, 0.213030, 0.295511",\
              "0.086203, 0.104052, 0.131067, 0.178036, 0.260517",\
              "0.033042, 0.050891, 0.077906, 0.124875, 0.207356"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158039, 0.175888, 0.202903, 0.249872, 0.332353",\
              "0.141222, 0.159071, 0.186086, 0.233055, 0.315536",\
              "0.121197, 0.139046, 0.166061, 0.213030, 0.295511",\
              "0.086203, 0.104052, 0.131067, 0.178036, 0.260517",\
              "0.033042, 0.050891, 0.077906, 0.124875, 0.207356"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.300014, 0.283035, 0.259994, 0.219990, 0.150605",\
              "0.317172, 0.300192, 0.277151, 0.237147, 0.167763",\
              "0.339324, 0.322344, 0.299304, 0.259300, 0.189915",\
              "0.377110, 0.360131, 0.337090, 0.297086, 0.227702",\
              "0.439791, 0.422811, 0.399771, 0.359766, 0.290382"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.300014, 0.283035, 0.259994, 0.219990, 0.150605",\
              "0.317172, 0.300192, 0.277151, 0.237147, 0.167763",\
              "0.339324, 0.322344, 0.299304, 0.259300, 0.189915",\
              "0.377110, 0.360131, 0.337090, 0.297086, 0.227702",\
              "0.439791, 0.422811, 0.399771, 0.359766, 0.290382"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006681") ;
            }
            fall_power("scalar") {
                values ("0.006681") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004025 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.331348, 0.339918, 0.346560, 0.355306, 0.365160" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.784411, 0.792980, 0.799623, 0.808369, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.784411, 0.792980, 0.799623, 0.808369, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.784411" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.599179") ;
            }
            fall_power("scalar") {
                values ("0.898769") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006212") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001820 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.309965, 0.327473, 0.350654, 0.395567, 0.475438",\
              "0.290815, 0.308324, 0.331504, 0.376417, 0.456288",\
              "0.268491, 0.286000, 0.309180, 0.354093, 0.433964",\
              "0.234402, 0.251911, 0.275091, 0.320004, 0.399875",\
              "0.177063, 0.194572, 0.217753, 0.262665, 0.342537"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.309965, 0.327473, 0.350654, 0.395567, 0.475438",\
              "0.290815, 0.308324, 0.331504, 0.376417, 0.456288",\
              "0.268491, 0.286000, 0.309180, 0.354093, 0.433964",\
              "0.234402, 0.251911, 0.275091, 0.320004, 0.399875",\
              "0.177063, 0.194572, 0.217753, 0.262665, 0.342537"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.142101, 0.134625, 0.124214, 0.107125, 0.082223",\
              "0.154091, 0.146615, 0.136205, 0.119116, 0.094213",\
              "0.163285, 0.155810, 0.145399, 0.128310, 0.103407",\
              "0.175260, 0.167784, 0.157373, 0.140284, 0.115381",\
              "0.189439, 0.181963, 0.171553, 0.154463, 0.129561"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.142101, 0.134625, 0.124214, 0.107125, 0.082223",\
              "0.154091, 0.146615, 0.136205, 0.119116, 0.094213",\
              "0.163285, 0.155810, 0.145399, 0.128310, 0.103407",\
              "0.175260, 0.167784, 0.157373, 0.140284, 0.115381",\
              "0.189439, 0.181963, 0.171553, 0.154463, 0.129561"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004092") ;
            }
            fall_power("scalar") {
                values ("0.004092") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001250 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.217749, 0.230261, 0.245957, 0.269725, 0.306697",\
              "0.209167, 0.221679, 0.237375, 0.261143, 0.298115",\
              "0.202615, 0.215127, 0.230823, 0.254591, 0.291563",\
              "0.194030, 0.206543, 0.222238, 0.246007, 0.282979",\
              "0.183935, 0.196447, 0.212143, 0.235911, 0.272883"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.217749, 0.230261, 0.245957, 0.269725, 0.306697",\
              "0.209167, 0.221679, 0.237375, 0.261143, 0.298115",\
              "0.202615, 0.215127, 0.230823, 0.254591, 0.291563",\
              "0.194030, 0.206543, 0.222238, 0.246007, 0.282979",\
              "0.183935, 0.196447, 0.212143, 0.235911, 0.272883"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167745, 0.161761, 0.155629, 0.146998, 0.134957",\
              "0.179735, 0.173752, 0.167620, 0.158989, 0.146948",\
              "0.188929, 0.182946, 0.176814, 0.168183, 0.156142",\
              "0.200903, 0.194920, 0.188788, 0.180157, 0.168116",\
              "0.215083, 0.209099, 0.202967, 0.194337, 0.182296"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167745, 0.161761, 0.155629, 0.146998, 0.134957",\
              "0.179735, 0.173752, 0.167620, 0.158989, 0.146948",\
              "0.188929, 0.182946, 0.176814, 0.168183, 0.156142",\
              "0.200903, 0.194920, 0.188788, 0.180157, 0.168116",\
              "0.215083, 0.209099, 0.202967, 0.194337, 0.182296"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027644") ;
            }
            fall_power("scalar") {
                values ("0.027644") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.366999, 0.408451, 0.450681, 0.530808, 0.690467",\
              "0.375568, 0.417020, 0.459251, 0.539377, 0.699036",\
              "0.382211, 0.423663, 0.465894, 0.546020, 0.705678",\
              "0.390957, 0.432409, 0.474640, 0.554766, 0.714424",\
              "0.400811, 0.442263, 0.484493, 0.564620, 0.724278"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.366999, 0.408451, 0.450681, 0.530808, 0.690467",\
              "0.375568, 0.417020, 0.459251, 0.539377, 0.699036",\
              "0.382211, 0.423663, 0.465894, 0.546020, 0.705678",\
              "0.390957, 0.432409, 0.474640, 0.554766, 0.714424",\
              "0.400811, 0.442263, 0.484493, 0.564620, 0.724278"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.216183, 0.241521, 0.268024, 0.318233, 0.418583",\
              "0.224344, 0.249682, 0.276185, 0.326394, 0.426744",\
              "0.230671, 0.256008, 0.282512, 0.332721, 0.433070",\
              "0.239000, 0.264338, 0.290842, 0.341050, 0.441400",\
              "0.248385, 0.273722, 0.300226, 0.350435, 0.450784"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.216183, 0.241521, 0.268024, 0.318233, 0.418583",\
              "0.224344, 0.249682, 0.276185, 0.326394, 0.426744",\
              "0.230671, 0.256008, 0.282512, 0.332721, 0.433070",\
              "0.239000, 0.264338, 0.290842, 0.341050, 0.441400",\
              "0.248385, 0.273722, 0.300226, 0.350435, 0.450784"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.027009, 0.087436, 0.160984, 0.305782, 0.607279" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.027009, 0.087436, 0.160984, 0.305782, 0.607279" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.016706, 0.058025, 0.106094, 0.202370, 0.395183" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.016706, 0.058025, 0.106094, 0.202370, 0.395183" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003045, 0.003045, 0.003045, 0.003045, 0.003045") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.058495;
  }
  


}   /* cell() */

}   /* library() */

