{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665245288253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665245288255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 01:08:08 2022 " "Processing started: Sun Oct 09 01:08:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665245288255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665245288255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maruta -c maruta " "Command: quartus_map --read_settings_files=on --write_settings_files=off maruta -c maruta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665245288255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665245288764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665245288764 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/maruta/maruta.v " "Can't analyze file -- file //wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/maruta/maruta.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1665245295301 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maruta.sv 1 1 " "Using design file maruta.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maruta " "Found entity 1: maruta" {  } { { "maruta.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/maruta/maruta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665245295429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665245295429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maruta " "Elaborating entity \"maruta\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665245295432 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "next_state " "Can't recognize finite state machine \"next_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1665245295433 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_state.IDLE next_state.IDLE~_emulated next_state.IDLE~1 " "Register \"next_state.IDLE\" is converted into an equivalent circuit using register \"next_state.IDLE~_emulated\" and latch \"next_state.IDLE~1\"" {  } { { "maruta.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/maruta/maruta.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665245295924 "|maruta|next_state.IDLE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_state.HIGHING next_state.HIGHING~_emulated next_state.HIGHING~1 " "Register \"next_state.HIGHING\" is converted into an equivalent circuit using register \"next_state.HIGHING~_emulated\" and latch \"next_state.HIGHING~1\"" {  } { { "maruta.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/maruta/maruta.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665245295924 "|maruta|next_state.HIGHING"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_state.ACTIVE next_state.ACTIVE~_emulated next_state.ACTIVE~1 " "Register \"next_state.ACTIVE\" is converted into an equivalent circuit using register \"next_state.ACTIVE~_emulated\" and latch \"next_state.ACTIVE~1\"" {  } { { "maruta.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/maruta/maruta.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665245295924 "|maruta|next_state.ACTIVE"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1665245295924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665245296003 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665245296318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665245296701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665245296701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665245296892 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665245296892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665245296892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665245296892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665245296939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 01:08:16 2022 " "Processing ended: Sun Oct 09 01:08:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665245296939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665245296939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665245296939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665245296939 ""}
