$date
  Thu Oct 30 18:21:00 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_xor_gate $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # y $end
$scope module uut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & y $end
$var reg 1 ' p $end
$var reg 1 ( q $end
$var reg 1 ) r $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
1$
1%
0&
0'
1(
1)
