Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Apr 14 19:21:18 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/hipaccRun_timing_routed.rpt
| Design       : hipaccRun
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.319        0.000                      0                 5819        0.037        0.000                      0                 5819        4.020        0.000                       0                  2575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.319        0.000                      0                 5819        0.037        0.000                      0                 5819        4.020        0.000                       0                  2575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_process_r_fu_18/border_0_cast_reg_2425_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_2_0_reg_2543_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 0.704ns (9.311%)  route 6.857ns (90.689%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 11.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         1.638     1.638    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X43Y70         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/border_0_cast_reg_2425_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/border_0_cast_reg_2425_reg[0]/Q
                         net (fo=226, routed)         6.190     8.284    ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mux_53_fYi_U3/border_0_cast_reg_2425_reg[1][0]
    SLICE_X52Y91         LUT5 (Prop_lut5_I2_O)        0.124     8.408 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mux_53_fYi_U3/win_2_0_reg_2543[28]_i_2/O
                         net (fo=1, routed)           0.668     9.075    ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mux_53_fYi_U3/mux_2_0__0[28]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     9.199 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_mux_53_fYi_U3/win_2_0_reg_2543[28]_i_1/O
                         net (fo=1, routed)           0.000     9.199    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_2_0_fu_1330_p7[28]
    SLICE_X50Y90         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_2_0_reg_2543_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2574, unset)         1.463    11.463    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X50Y90         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_2_0_reg_2543_reg[28]/C
                         clock pessimism              0.014    11.477    
                         clock uncertainty           -0.035    11.442    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)        0.077    11.519    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_2_0_reg_2543_reg[28]
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  2.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_0_fu_124_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_0_load_reg_2416_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.238%)  route 0.218ns (60.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.555     0.555    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X47Y93         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_0_fu_124_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_0_fu_124_reg[28]/Q
                         net (fo=1, routed)           0.218     0.914    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_0_fu_124[28]
    SLICE_X50Y94         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_0_load_reg_2416_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2574, unset)         0.819     0.819    ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_clk
    SLICE_X50Y94         FDRE                                         r  ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_0_load_reg_2416_reg[28]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.063     0.877    ccGaussianFilterGKer_U0/grp_process_r_fu_18/win_tmp_4_0_load_reg_2416_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14  ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_0_U/process_r_lineBufbkb_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y70  ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_enable_reg_pp0_iter5_reg_srl2___ccGaussianFilterGKer_U0_grp_process_r_fu_18_ap_enable_reg_pp0_iter5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y70  ccGaussianFilterGKer_U0/grp_process_r_fu_18/ap_enable_reg_pp0_iter5_reg_srl2___ccGaussianFilterGKer_U0_grp_process_r_fu_18_ap_enable_reg_pp0_iter5_reg_r/CLK



