{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686696041288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686696041288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 19:40:41 2023 " "Processing started: Tue Jun 13 19:40:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686696041288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686696041288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map incrementer -c incrementer --generate_functional_sim_netlist " "Command: quartus_map incrementer -c incrementer --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686696041288 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686696041519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-rtl " "Found design unit 1: incrementer-rtl" {  } { { "incrementer.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/incrementer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041803 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/incrementer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686696041803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-bhv " "Found design unit 1: half_adder-bhv" {  } { { "half_adder.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/half_adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041805 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686696041805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_wload_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_wload_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_wload_6-bhv " "Found design unit 1: counter_wload_6-bhv" {  } { { "counter_wload_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/counter_wload_6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041807 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_wload_6 " "Found entity 1: counter_wload_6" {  } { { "counter_wload_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/counter_wload_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686696041807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_6-behav " "Found design unit 1: comparator_6-behav" {  } { { "comparator_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/comparator_6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041809 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_6 " "Found entity 1: comparator_6" {  } { { "comparator_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/comparator_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686696041809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behav " "Found design unit 1: mux_2x1-behav" {  } { { "mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/mux_2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041811 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/mux_2x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686696041811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ff_d_6bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ff_d_6bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_ff_d_6bits-comp " "Found design unit 1: reg_ff_d_6bits-comp" {  } { { "reg_ff_d_6bits.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/reg_ff_d_6bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041814 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ff_d_6bits " "Found entity 1: reg_ff_d_6bits" {  } { { "reg_ff_d_6bits.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/reg_ff_d_6bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686696041814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-behav " "Found design unit 1: ff_d-behav" {  } { { "ff_d.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/ff_d.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/ff_d.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686696041815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_6-behav " "Found design unit 1: mux_2x1_6-behav" {  } { { "mux_2X1_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/mux_2X1_6.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041817 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_6 " "Found entity 1: mux_2x1_6" {  } { { "mux_2X1_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/mux_2X1_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686696041817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686696041817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_wload_6 " "Elaborating entity \"counter_wload_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686696041834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_6 mux_2x1_6:mux0 " "Elaborating entity \"mux_2x1_6\" for hierarchy \"mux_2x1_6:mux0\"" {  } { { "counter_wload_6.vhd" "mux0" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/counter_wload_6.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686696041840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1_6:mux0\|mux_2x1:mux0 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1_6:mux0\|mux_2x1:mux0\"" {  } { { "mux_2X1_6.vhd" "mux0" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/mux_2X1_6.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686696041843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ff_d_6bits reg_ff_d_6bits:bit_register_6 " "Elaborating entity \"reg_ff_d_6bits\" for hierarchy \"reg_ff_d_6bits:bit_register_6\"" {  } { { "counter_wload_6.vhd" "bit_register_6" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/counter_wload_6.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686696041848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d reg_ff_d_6bits:bit_register_6\|ff_d:inst0 " "Elaborating entity \"ff_d\" for hierarchy \"reg_ff_d_6bits:bit_register_6\|ff_d:inst0\"" {  } { { "reg_ff_d_6bits.vhd" "inst0" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/reg_ff_d_6bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686696041850 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load ff_d.vhd(22) " "VHDL Process Statement warning at ff_d.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ff_d.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/ff_d.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686696041850 "|counter_wload_6|reg_ff_d_6bits:bit_register_6|ff_d:inst0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load ff_d.vhd(25) " "VHDL Process Statement warning at ff_d.vhd(25): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ff_d.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/ff_d.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686696041850 "|counter_wload_6|reg_ff_d_6bits:bit_register_6|ff_d:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer incrementer:adder0 " "Elaborating entity \"incrementer\" for hierarchy \"incrementer:adder0\"" {  } { { "counter_wload_6.vhd" "adder0" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/counter_wload_6.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686696041855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder incrementer:adder0\|half_adder:adder0 " "Elaborating entity \"half_adder\" for hierarchy \"incrementer:adder0\|half_adder:adder0\"" {  } { { "incrementer.vhd" "adder0" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/incrementer.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686696041858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_6 comparator_6:comp0 " "Elaborating entity \"comparator_6\" for hierarchy \"comparator_6:comp0\"" {  } { { "counter_wload_6.vhd" "comp0" { Text "C:/altera/13.0sp1/Projeto_RTL/Incrementer/counter_wload_6.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686696041863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686696041928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 19:40:41 2023 " "Processing ended: Tue Jun 13 19:40:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686696041928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686696041928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686696041928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686696041928 ""}
