library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ORBne is

	Port ( 
		AND_BEQ				: in  STD_LOGIC;
		AND_BNE				: in  STD_LOGIC;
		OR_out				: out STD_LOGIC
	);
	
end ORBne;

architecture Behavioral of ORBne is

begin
    OR_out <= (AND_BEQ or AND_BNE);
	 
end Behavioral;