Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sun Jun  5 04:42:12 2022
| Host         : mecha-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpt -pb WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.pb -rpx WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpx -warn_on_violation
| Design       : WORDLE_TOP_LEVEL_SHELL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.152        0.000                      0                 2274        0.046        0.000                      0                 2274        4.500        0.000                       0                  1061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.152        0.000                      0                 2241        0.046        0.000                      0                 2241        4.500        0.000                       0                  1061  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.428        0.000                      0                   33        0.650        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 1.045ns (10.796%)  route 8.635ns (89.204%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.617     5.138    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X7Y26          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/Q
                         net (fo=92, routed)          8.048    13.642    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[11]
    SLICE_X56Y16         MUXF7 (Prop_muxf7_S_O)       0.292    13.934 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_5/O
                         net (fo=1, routed)           0.587    14.521    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.297    14.818 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_1/O
                         net (fo=1, routed)           0.000    14.818    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_1_n_0
    SLICE_X51Y16         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.445    14.786    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X51Y16         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.031    14.970    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 2.398ns (25.282%)  route 7.087ns (74.718%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.736     5.257    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X33Y104        FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/Q
                         net (fo=148, routed)         0.917     6.631    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2_n_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.150     6.781 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[32]_i_90/O
                         net (fo=99, routed)          1.805     8.586    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[32]_i_90_n_0
    SLICE_X36Y86         LUT4 (Prop_lut4_I3_O)        0.320     8.906 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_84/O
                         net (fo=17, routed)          2.083    10.989    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_84_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.326    11.315 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_248/O
                         net (fo=1, routed)           0.000    11.315    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_248_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    11.529 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]_i_79/O
                         net (fo=1, routed)           0.843    12.371    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]_i_79_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.297    12.668 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_25/O
                         net (fo=1, routed)           0.730    13.398    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_25_n_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.522 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_7/O
                         net (fo=1, routed)           0.000    13.522    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_7_n_0
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    13.736 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]_i_2/O
                         net (fo=1, routed)           0.709    14.445    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]_i_2_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.297    14.742 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_1/O
                         net (fo=1, routed)           0.000    14.742    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_1_n_0
    SLICE_X14Y95         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.440    14.781    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X14Y95         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)        0.079    15.011    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -14.742    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 0.704ns (7.352%)  route 8.871ns (92.648%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.617     5.138    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X7Y26          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[11]/Q
                         net (fo=92, routed)          7.807    13.402    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[11]
    SLICE_X54Y23         LUT6 (Prop_lut6_I2_O)        0.124    13.526 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_2/O
                         net (fo=1, routed)           1.064    14.590    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_2_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.714 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000    14.714    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.506    14.847    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X58Y21         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.188    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X58Y21         FDRE (Setup_fdre_C_D)        0.031    15.031    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 2.333ns (24.177%)  route 7.317ns (75.823%))
  Logic Levels:           9  (LUT2=3 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.554     5.075    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y18         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/Q
                         net (fo=149, routed)         0.839     6.370    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6_n_0
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.494 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_153/O
                         net (fo=131, routed)         1.081     7.575    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_153_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.699 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[28]_i_127/O
                         net (fo=92, routed)          1.693     9.392    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[28]_i_127_n_0
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.152     9.544 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[25]_i_45/O
                         net (fo=17, routed)          1.813    11.357    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[25]_i_45_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.326    11.683 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_303/O
                         net (fo=1, routed)           0.000    11.683    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_303_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    11.900 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_127/O
                         net (fo=1, routed)           0.649    12.549    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_127_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.299    12.848 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_40/O
                         net (fo=1, routed)           0.790    13.638    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_40_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.762 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_13/O
                         net (fo=1, routed)           0.000    13.762    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_13_n_0
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    13.976 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_4/O
                         net (fo=1, routed)           0.452    14.428    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_4_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I3_O)        0.297    14.725 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_1/O
                         net (fo=1, routed)           0.000    14.725    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_1_n_0
    SLICE_X46Y42         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.447    14.788    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X46Y42         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y42         FDRE (Setup_fdre_C_D)        0.079    15.092    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 2.155ns (22.315%)  route 7.502ns (77.685%))
  Logic Levels:           9  (LUT2=3 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.554     5.075    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y18         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/Q
                         net (fo=149, routed)         0.839     6.370    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6_n_0
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.494 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_153/O
                         net (fo=131, routed)         1.081     7.575    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_153_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.699 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[28]_i_127/O
                         net (fo=92, routed)          1.693     9.392    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[28]_i_127_n_0
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.152     9.544 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[25]_i_45/O
                         net (fo=17, routed)          1.622    11.166    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[25]_i_45_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.492 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_136/O
                         net (fo=1, routed)           0.000    11.492    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_136_n_0
    SLICE_X40Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    11.709 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]_i_41/O
                         net (fo=1, routed)           0.762    12.471    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]_i_41_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I1_O)        0.299    12.770 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_12/O
                         net (fo=1, routed)           0.708    13.478    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_12_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I0_O)        0.124    13.602 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_4/O
                         net (fo=1, routed)           0.797    14.400    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_4_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.524 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_2/O
                         net (fo=1, routed)           0.000    14.524    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_2_n_0
    SLICE_X52Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    14.733 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.733    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]_i_1_n_0
    SLICE_X52Y37         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.448    14.789    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X52Y37         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X52Y37         FDRE (Setup_fdre_C_D)        0.113    15.127    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 2.210ns (23.350%)  route 7.255ns (76.650%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.552     5.073    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X36Y20         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[1]_rep__6/Q
                         net (fo=117, routed)         1.950     7.480    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[1]_rep__6_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I0_O)        0.153     7.633 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_243/O
                         net (fo=28, routed)          2.284     9.916    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_243_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I5_O)        0.331    10.247 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_531/O
                         net (fo=1, routed)           0.850    11.098    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_531_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I0_O)        0.124    11.222 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_256/O
                         net (fo=1, routed)           0.000    11.222    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_256_n_0
    SLICE_X42Y3          MUXF7 (Prop_muxf7_I1_O)      0.214    11.436 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_82/O
                         net (fo=1, routed)           0.837    12.273    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_82_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.297    12.570 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_26/O
                         net (fo=1, routed)           0.460    13.030    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_26_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    13.154 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_8/O
                         net (fo=1, routed)           0.000    13.154    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_8_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    13.366 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_3/O
                         net (fo=1, routed)           0.873    14.239    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_3_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.299    14.538 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    14.538    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.445    14.786    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X33Y3          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)        0.029    14.968    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.943ns (20.686%)  route 7.450ns (79.314%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.554     5.075    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y18         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/Q
                         net (fo=149, routed)         0.839     6.370    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6_n_0
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.494 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_153/O
                         net (fo=131, routed)         1.363     7.857    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_153_n_0
    SLICE_X29Y17         LUT2 (Prop_lut2_I0_O)        0.153     8.010 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[36]_i_112/O
                         net (fo=42, routed)          1.867     9.877    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[36]_i_112_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.327    10.204 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_309/O
                         net (fo=1, routed)           0.351    10.554    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_309_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.678 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_102/O
                         net (fo=1, routed)           0.635    11.314    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_102_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124    11.438 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_33/O
                         net (fo=1, routed)           1.043    12.481    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_33_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.124    12.605 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_11/O
                         net (fo=1, routed)           0.000    12.605    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_11_n_0
    SLICE_X12Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    12.819 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]_i_3/O
                         net (fo=1, routed)           1.352    14.171    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]_i_3_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.297    14.468 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_1/O
                         net (fo=1, routed)           0.000    14.468    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_1_n_0
    SLICE_X28Y4          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.447    14.788    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X28Y4          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.029    14.970    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 2.522ns (27.439%)  route 6.669ns (72.561%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.736     5.257    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X33Y104        FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2/Q
                         net (fo=148, routed)         0.917     6.631    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]_rep__2_n_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.150     6.781 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[32]_i_90/O
                         net (fo=99, routed)          1.008     7.789    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[32]_i_90_n_0
    SLICE_X29Y96         LUT2 (Prop_lut2_I0_O)        0.326     8.115 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[35]_i_69/O
                         net (fo=145, routed)         1.192     9.307    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[35]_i_69_n_0
    SLICE_X31Y86         LUT3 (Prop_lut3_I2_O)        0.118     9.425 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_58/O
                         net (fo=23, routed)          1.293    10.718    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_58_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.326    11.044 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_290/O
                         net (fo=1, routed)           0.151    11.195    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_290_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.124    11.319 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_121/O
                         net (fo=1, routed)           0.000    11.319    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_121_n_0
    SLICE_X3Y81          MUXF7 (Prop_muxf7_I0_O)      0.212    11.531 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_38/O
                         net (fo=1, routed)           1.179    12.710    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_38_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.299    13.009 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_13/O
                         net (fo=1, routed)           0.000    13.009    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_13_n_0
    SLICE_X10Y84         MUXF7 (Prop_muxf7_I1_O)      0.214    13.223 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_4/O
                         net (fo=1, routed)           0.929    14.151    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.297    14.448 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_1/O
                         net (fo=1, routed)           0.000    14.448    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.435    14.776    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X13Y86         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.029    14.956    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -14.448    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 2.191ns (23.796%)  route 7.017ns (76.204%))
  Logic Levels:           9  (LUT2=2 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.736     5.257    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X33Y104        FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     5.713 f  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/Q
                         net (fo=149, routed)         0.762     6.475    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6_n_0
    SLICE_X30Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.599 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[28]_i_126/O
                         net (fo=81, routed)          1.564     8.163    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[28]_i_126_n_0
    SLICE_X12Y117        LUT2 (Prop_lut2_I0_O)        0.124     8.287 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[26]_i_148/O
                         net (fo=95, routed)          2.049    10.336    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[26]_i_148_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.460 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_182/O
                         net (fo=1, routed)           0.674    11.134    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_182_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    11.258 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_119/O
                         net (fo=1, routed)           0.000    11.258    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_119_n_0
    SLICE_X44Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    11.475 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]_i_61/O
                         net (fo=1, routed)           1.152    12.627    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]_i_61_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.299    12.926 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_21/O
                         net (fo=1, routed)           0.000    12.926    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_21_n_0
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.209    13.135 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]_i_8/O
                         net (fo=1, routed)           0.816    13.951    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]_i_8_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.297    14.248 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_3/O
                         net (fo=1, routed)           0.000    14.248    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[27]_i_3_n_0
    SLICE_X41Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    14.465 r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    14.465    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.432    14.773    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.064    14.988    state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[27]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 2.098ns (22.321%)  route 7.301ns (77.679%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.554     5.075    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y18         FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6/Q
                         net (fo=149, routed)         0.839     6.370    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[7]_rep__6_n_0
    SLICE_X38Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.494 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_153/O
                         net (fo=131, routed)         1.597     8.091    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[24]_i_153_n_0
    SLICE_X15Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.215 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[36]_i_51/O
                         net (fo=77, routed)          2.088    10.303    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[36]_i_51_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.427 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_655/O
                         net (fo=1, routed)           0.000    10.427    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_655_n_0
    SLICE_X50Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.641 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_463/O
                         net (fo=1, routed)           0.452    11.093    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_463_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I3_O)        0.297    11.390 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_165/O
                         net (fo=1, routed)           0.607    11.997    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_165_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.121 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_52/O
                         net (fo=1, routed)           0.731    12.852    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_52_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.976 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_17/O
                         net (fo=1, routed)           0.000    12.976    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_17_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214    13.190 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5/O
                         net (fo=1, routed)           0.987    14.178    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.297    14.475 r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000    14.475    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X49Y9          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.449    14.790    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X49Y9          FDRE                                         r  state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)        0.029    15.044    state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                  0.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.438%)  route 0.246ns (63.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.563     1.446    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  state_machine/solution_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  state_machine/solution_sig_reg[1]/Q
                         net (fo=1, routed)           0.246     1.833    state_machine/guess_checker/solution_word_reg[0][7]_0[1]
    SLICE_X40Y51         FDRE                                         r  state_machine/guess_checker/solution_word_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.832     1.959    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  state_machine/guess_checker/solution_word_reg[4][1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.072     1.787    state_machine/guess_checker/solution_word_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.619%)  route 0.240ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.563     1.446    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  state_machine/solution_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  state_machine/solution_sig_reg[0]/Q
                         net (fo=1, routed)           0.240     1.850    state_machine/guess_checker/solution_word_reg[0][7]_0[0]
    SLICE_X40Y51         FDRE                                         r  state_machine/guess_checker/solution_word_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.832     1.959    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  state_machine/guess_checker/solution_word_reg[4][0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.070     1.785    state_machine/guess_checker/solution_word_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 receiver/Rx_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/word_chars_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.425%)  route 0.214ns (56.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.560     1.443    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  receiver/Rx_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  receiver/Rx_Data_Out_reg[2]/Q
                         net (fo=11, routed)          0.214     1.821    state_machine/word_loader/D[2]
    SLICE_X39Y54         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.829     1.957    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[3][2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.046     1.754    state_machine/word_loader/word_chars_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 receiver/Rx_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/word_chars_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.072%)  route 0.235ns (58.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.560     1.443    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  receiver/Rx_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  receiver/Rx_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.235     1.843    state_machine/word_loader/D[0]
    SLICE_X38Y55         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.829     1.957    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[1][0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.059     1.767    state_machine/word_loader/word_chars_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 receiver/Rx_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/word_chars_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.024%)  route 0.237ns (64.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.560     1.443    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  receiver/Rx_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  receiver/Rx_Data_Out_reg[7]/Q
                         net (fo=8, routed)           0.237     1.809    state_machine/word_loader/D[7]
    SLICE_X39Y54         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.829     1.957    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[3][7]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.021     1.729    state_machine/word_loader/word_chars_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.921%)  route 0.287ns (67.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.567     1.450    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  state_machine/solution_sig_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  state_machine/solution_sig_reg[28]/Q
                         net (fo=1, routed)           0.287     1.878    state_machine/guess_checker/solution_word_reg[0][7]_0[28]
    SLICE_X48Y53         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.833     1.961    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  state_machine/guess_checker/solution_word_reg[1][4]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.072     1.789    state_machine/guess_checker/solution_word_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 state_machine/solution_sig_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/guess_checker/solution_word_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.773%)  route 0.251ns (66.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.567     1.450    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  state_machine/solution_sig_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.578 r  state_machine/solution_sig_reg[35]/Q
                         net (fo=1, routed)           0.251     1.829    state_machine/guess_checker/solution_word_reg[0][7]_0[35]
    SLICE_X48Y53         FDRE                                         r  state_machine/guess_checker/solution_word_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.833     1.961    state_machine/guess_checker/clk_ext_port_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  state_machine/guess_checker/solution_word_reg[0][3]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.017     1.734    state_machine/guess_checker/solution_word_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 transmitter/w_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/w_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.567     1.450    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  transmitter/w_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  transmitter/w_addr_reg[15]/Q
                         net (fo=2, routed)           0.126     1.740    transmitter/w_addr_reg_n_0_[15]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  transmitter/w_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    transmitter/w_addr_reg[16]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  transmitter/w_addr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    transmitter/w_addr_reg[20]_i_1_n_7
    SLICE_X10Y50         FDRE                                         r  transmitter/w_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.834     1.962    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  transmitter/w_addr_reg[17]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    transmitter/w_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 receiver/Rx_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/word_chars_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.299%)  route 0.296ns (67.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.560     1.443    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  receiver/Rx_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  receiver/Rx_Data_Out_reg[4]/Q
                         net (fo=7, routed)           0.296     1.880    state_machine/word_loader/D[4]
    SLICE_X43Y54         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.831     1.958    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[4][4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.070     1.779    state_machine/word_loader/word_chars_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 transmitter/r_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/r_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.596     1.479    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  transmitter/r_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  transmitter/r_addr_reg[24]/Q
                         net (fo=2, routed)           0.119     1.739    transmitter/r_addr_reg_n_0_[24]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  transmitter/r_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    transmitter/r_addr_reg[24]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  transmitter/r_addr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    transmitter/r_addr_reg[28]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  transmitter/r_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.864     1.992    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  transmitter/r_addr_reg[25]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    transmitter/r_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_port_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y61   state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y61   state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y61   state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y61   state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y75   state_machine/word_exist_block/counter_a_signal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y77   state_machine/word_exist_block/counter_a_signal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y77   state_machine/word_exist_block/counter_a_signal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y78   state_machine/word_exist_block/counter_a_signal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y88   state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y121  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]_rep__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]_rep__12/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]_rep__15/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]_rep__16/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[8]_rep__7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y106  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y107  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__3_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y103  state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y75   state_machine/word_exist_block/counter_a_signal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   state_machine/word_exist_block/counter_a_signal_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   state_machine/word_exist_block/counter_a_signal_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   state_machine/word_exist_block/counter_a_signal_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   state_machine/word_exist_block/counter_a_signal_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y88   state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y56   receiver/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y56   receiver/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y56   receiver/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   receiver/Rx_Data_Out_reg[0]_lopt_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/max_tries_reached_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.642ns (15.929%)  route 3.388ns (84.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.519     9.104    state_machine/data_ready
    SLICE_X9Y47          FDCE                                         f  state_machine/max_tries_reached_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.451    14.792    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  state_machine/max_tries_reached_reg/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    state_machine/max_tries_reached_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.642ns (15.929%)  route 3.388ns (84.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.519     9.104    state_machine/data_ready
    SLICE_X9Y47          FDCE                                         f  state_machine/num_tries_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.451    14.792    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  state_machine/num_tries_reg[29]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    state_machine/num_tries_reg[29]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.642ns (15.929%)  route 3.388ns (84.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.519     9.104    state_machine/data_ready
    SLICE_X9Y47          FDCE                                         f  state_machine/num_tries_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.451    14.792    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  state_machine/num_tries_reg[30]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    state_machine/num_tries_reg[30]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.642ns (15.929%)  route 3.388ns (84.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.519     9.104    state_machine/data_ready
    SLICE_X9Y47          FDCE                                         f  state_machine/num_tries_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.451    14.792    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  state_machine/num_tries_reg[31]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405    14.532    state_machine/num_tries_reg[31]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.642ns (15.629%)  route 3.466ns (84.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.596     9.182    state_machine/data_ready
    SLICE_X10Y40         FDCE                                         f  state_machine/num_tries_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.449    14.790    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  state_machine/num_tries_reg[1]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X10Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.616    state_machine/num_tries_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.642ns (15.629%)  route 3.466ns (84.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.596     9.182    state_machine/data_ready
    SLICE_X10Y40         FDCE                                         f  state_machine/num_tries_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.449    14.790    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  state_machine/num_tries_reg[2]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X10Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.616    state_machine/num_tries_reg[2]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.642ns (15.629%)  route 3.466ns (84.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.596     9.182    state_machine/data_ready
    SLICE_X10Y40         FDCE                                         f  state_machine/num_tries_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.449    14.790    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  state_machine/num_tries_reg[3]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X10Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.616    state_machine/num_tries_reg[3]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.642ns (16.510%)  route 3.247ns (83.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.377     8.962    state_machine/data_ready
    SLICE_X9Y46          FDCE                                         f  state_machine/num_tries_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.450    14.791    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  state_machine/num_tries_reg[26]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.531    state_machine/num_tries_reg[26]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.642ns (16.510%)  route 3.247ns (83.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.377     8.962    state_machine/data_ready
    SLICE_X9Y46          FDCE                                         f  state_machine/num_tries_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.450    14.791    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  state_machine/num_tries_reg[27]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.531    state_machine/num_tries_reg[27]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.642ns (16.510%)  route 3.247ns (83.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.553     5.074    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  state_machine/current_state_reg[2]/Q
                         net (fo=9, routed)           0.870     6.462    state_machine/current_state[2]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.586 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         2.377     8.962    state_machine/data_ready
    SLICE_X9Y46          FDCE                                         f  state_machine/num_tries_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.450    14.791    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  state_machine/num_tries_reg[28]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.531    state_machine/num_tries_reg[28]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.359%)  route 0.649ns (75.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.481     2.302    state_machine/data_ready
    SLICE_X10Y45         FDCE                                         f  state_machine/num_tries_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  state_machine/num_tries_reg[18]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    state_machine/num_tries_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.359%)  route 0.649ns (75.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.481     2.302    state_machine/data_ready
    SLICE_X10Y45         FDCE                                         f  state_machine/num_tries_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  state_machine/num_tries_reg[21]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    state_machine/num_tries_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.359%)  route 0.649ns (75.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.481     2.302    state_machine/data_ready
    SLICE_X10Y45         FDCE                                         f  state_machine/num_tries_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  state_machine/num_tries_reg[23]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    state_machine/num_tries_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.209ns (22.547%)  route 0.718ns (77.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.550     2.371    state_machine/data_ready
    SLICE_X9Y45          FDCE                                         f  state_machine/num_tries_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  state_machine/num_tries_reg[22]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    state_machine/num_tries_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.209ns (22.547%)  route 0.718ns (77.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.550     2.371    state_machine/data_ready
    SLICE_X9Y45          FDCE                                         f  state_machine/num_tries_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  state_machine/num_tries_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    state_machine/num_tries_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.209ns (22.547%)  route 0.718ns (77.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.550     2.371    state_machine/data_ready
    SLICE_X9Y45          FDCE                                         f  state_machine/num_tries_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y45          FDCE                                         r  state_machine/num_tries_reg[25]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    state_machine/num_tries_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.168%)  route 0.734ns (77.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.565     2.387    state_machine/data_ready
    SLICE_X9Y44          FDCE                                         f  state_machine/num_tries_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  state_machine/num_tries_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    state_machine/num_tries_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.209ns (19.617%)  route 0.856ns (80.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.688     2.510    state_machine/data_ready
    SLICE_X10Y44         FDCE                                         f  state_machine/num_tries_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  state_machine/num_tries_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    state_machine/num_tries_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.209ns (19.617%)  route 0.856ns (80.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.688     2.510    state_machine/data_ready
    SLICE_X10Y44         FDCE                                         f  state_machine/num_tries_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  state_machine/num_tries_reg[17]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    state_machine/num_tries_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.209ns (19.617%)  route 0.856ns (80.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.561     1.444    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  state_machine/current_state_reg[1]/Q
                         net (fo=10, routed)          0.168     1.777    state_machine/current_state[1]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.822 f  state_machine/dictionary_i_1/O
                         net (fo=206, routed)         0.688     2.510    state_machine/data_ready
    SLICE_X10Y44         FDCE                                         f  state_machine/num_tries_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.836     1.963    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  state_machine/num_tries_reg[19]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    state_machine/num_tries_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.857    





