library ieee;
use ieee.std_logic_1164.all;

entity ffd is
    port(
        d: in std_logic;
        --enable: in std_logic;
        --rst: in std_logic;
        clk: in std_logic;
        q: out std_logic
    );
end;

architecture ffd_arch of ffd is
    signal aux_a: std_logic;
    signal aux_b: std_logic;
    signal aux_c: std_logic;

    begin
        aux_a <= not (d and clk);
        aux_b <= not (not d and clk);
        aux_c <= not (aux_c and q);
        q <= not (aux_a and aux_c);
        
    end ffd_arch; 