$date
  Mon Sep 25 11:05:44 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dff_tb $end
$var reg 1 ! din $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ dout $end
$scope module uut $end
$var reg 1 % din $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( dout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
0&
1'
0(
#5000000
1"
1&
#10000000
0"
0&
#15000000
1"
1&
#20000000
0"
0&
#25000000
1"
1&
#30000000
0"
0&
#35000000
1"
1&
#40000000
0"
0&
#45000000
1"
1&
#50000000
0"
0#
0&
0'
#55000000
1"
1&
#60000000
0"
0&
#65000000
1"
1&
#70000000
0"
0&
#75000000
1"
1&
#80000000
0"
0&
#85000000
1"
1&
#90000000
0"
0&
#95000000
1"
1&
#100000000
1!
0"
1%
0&
#105000000
1"
1$
1&
1(
#110000000
0"
0&
#115000000
1"
1&
#120000000
0"
0&
#125000000
1"
1&
#130000000
0"
0&
#135000000
1"
1&
#140000000
0"
0&
#145000000
1"
1&
#150000000
0"
1#
0$
0&
1'
0(
#155000000
1"
1&
#160000000
0"
0&
#165000000
1"
1&
#170000000
0"
0&
#175000000
1"
1&
#180000000
0"
0&
#185000000
1"
1&
#190000000
0"
0&
#195000000
1"
1&
#200000000
0"
0&
#205000000
1"
1&
#210000000
