{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671127336300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671127336301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 15:02:16 2022 " "Processing started: Thu Dec 15 15:02:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671127336301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671127336301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_driver_dp -c lcd_driver_dp " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_driver_dp -c lcd_driver_dp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671127336301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671127336724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_2_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_2_bits-arch " "Found design unit 1: Contador_2_bits-arch" {  } { { "Contador_2_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/Contador_2_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_2_bits " "Found entity 1: Contador_2_bits" {  } { { "Contador_2_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/Contador_2_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_4-arch " "Found design unit 1: cont_4-arch" {  } { { "cont_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/cont_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337374 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_4 " "Found entity 1: cont_4" {  } { { "cont_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/cont_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_10-arch " "Found design unit 1: cont_10-arch" {  } { { "cont_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/cont_10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337377 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_10 " "Found entity 1: cont_10" {  } { { "cont_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/cont_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_2-arch " "Found design unit 1: comp_2-arch" {  } { { "comp_2.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/comp_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337381 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_2 " "Found entity 1: comp_2" {  } { { "comp_2.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/comp_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_10-arch " "Found design unit 1: comp_10-arch" {  } { { "comp_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/comp_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337385 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_10 " "Found entity 1: comp_10" {  } { { "comp_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/comp_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_15-arch " "Found design unit 1: mux_15-arch" {  } { { "mux_15.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/mux_15.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337389 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_15 " "Found entity 1: mux_15" {  } { { "mux_15.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/mux_15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-arch " "Found design unit 1: mux_2-arch" {  } { { "mux_2.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/mux_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337393 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/mux_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1bit-RTL " "Found design unit 1: reg_1bit-RTL" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/reg_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337397 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit " "Found entity 1: reg_1bit" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/reg_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver_dp-estrutural " "Found design unit 1: lcd_driver_dp-estrutural" {  } { { "lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337401 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_dp " "Found entity 1: lcd_driver_dp" {  } { { "lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671127337401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671127337401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_driver_dp " "Elaborating entity \"lcd_driver_dp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671127337449 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_2 lcd_driver_dp.vhd(99) " "VHDL Signal Declaration warning at lcd_driver_dp.vhd(99): used explicit default value for signal \"s_2\" because signal was never assigned a value" {  } { { "lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671127337451 "|lcd_driver_dp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_40 lcd_driver_dp.vhd(100) " "VHDL Signal Declaration warning at lcd_driver_dp.vhd(100): used explicit default value for signal \"s_40\" because signal was never assigned a value" {  } { { "lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671127337451 "|lcd_driver_dp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_100 lcd_driver_dp.vhd(101) " "VHDL Signal Declaration warning at lcd_driver_dp.vhd(101): used explicit default value for signal \"s_100\" because signal was never assigned a value" {  } { { "lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671127337451 "|lcd_driver_dp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_1000 lcd_driver_dp.vhd(102) " "VHDL Signal Declaration warning at lcd_driver_dp.vhd(102): used explicit default value for signal \"s_1000\" because signal was never assigned a value" {  } { { "lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671127337452 "|lcd_driver_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_15 mux_15:mux15_obstaculo_q0 " "Elaborating entity \"mux_15\" for hierarchy \"mux_15:mux15_obstaculo_q0\"" {  } { { "lcd_driver_dp.vhd" "mux15_obstaculo_q0" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671127337457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux2_q0 " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux2_q0\"" {  } { { "lcd_driver_dp.vhd" "mux2_q0" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671127337465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_4 cont_4:cont_pos " "Elaborating entity \"cont_4\" for hierarchy \"cont_4:cont_pos\"" {  } { { "lcd_driver_dp.vhd" "cont_pos" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671127337470 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont4_H cont_4.vhd(22) " "VHDL Process Statement warning at cont_4.vhd(22): signal \"cont4_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cont_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/cont_4.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671127337471 "|lcd_driver_dp|cont_4:cont_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_2_bits Contador_2_bits:cont_obj " "Elaborating entity \"Contador_2_bits\" for hierarchy \"Contador_2_bits:cont_obj\"" {  } { { "lcd_driver_dp.vhd" "cont_obj" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671127337475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1bit reg_1bit:reg_linha " "Elaborating entity \"reg_1bit\" for hierarchy \"reg_1bit:reg_linha\"" {  } { { "lcd_driver_dp.vhd" "reg_linha" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671127337477 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d reg_1bit.vhd(18) " "VHDL Signal Declaration warning at reg_1bit.vhd(18): used explicit default value for signal \"d\" because signal was never assigned a value" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/reg_1bit.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671127337478 "|lcd_driver_dp|reg_1bit:reg_linha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_10 cont_10:timer " "Elaborating entity \"cont_10\" for hierarchy \"cont_10:timer\"" {  } { { "lcd_driver_dp.vhd" "timer" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671127337480 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt10_h cont_10.vhd(23) " "VHDL Process Statement warning at cont_10.vhd(23): signal \"cnt10_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cont_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/cont_10.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671127337481 "|lcd_driver_dp|cont_10:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_10 comp_10:comp_t2 " "Elaborating entity \"comp_10\" for hierarchy \"comp_10:comp_t2\"" {  } { { "lcd_driver_dp.vhd" "comp_t2" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/lcd_driver_dp.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671127337483 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_1bit:reg_linha\|qi reg_1bit:reg_linha\|qi~_emulated reg_1bit:reg_linha\|qi~1 " "Register \"reg_1bit:reg_linha\|qi\" is converted into an equivalent circuit using register \"reg_1bit:reg_linha\|qi~_emulated\" and latch \"reg_1bit:reg_linha\|qi~1\"" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/LCD/lcd_driver_dp/reg_1bit.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671127338053 "|lcd_driver_dp|reg_1bit:reg_linha|qi"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1671127338053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671127338504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671127338504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671127338596 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671127338596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671127338596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671127338596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671127338650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 15:02:18 2022 " "Processing ended: Thu Dec 15 15:02:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671127338650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671127338650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671127338650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671127338650 ""}
