Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:19:53 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 4.727ns (34.660%)  route 8.911ns (65.339%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 11.854 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=233, estimated)      1.568    -1.022    mvg/clk_pixel
    SLICE_X15Y11         FDRE                                         r  mvg/vcount_out_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.566 r  mvg/vcount_out_reg[3]_replica_1/Q
                         net (fo=37, estimated)       0.836     0.270    mvg/vcount_out[3]_repN_1
    SLICE_X10Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.394 r  mvg/tmds_out[1]_i_182/O
                         net (fo=1, routed)           0.000     0.394    mvg/tmds_out[1]_i_182_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.927 r  mvg/tmds_out_reg[1]_i_141/CO[3]
                         net (fo=1, estimated)        0.000     0.927    mvg/tmds_out_reg[1]_i_141_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.181 r  mvg/tmds_out_reg[1]_i_73/CO[0]
                         net (fo=1, estimated)        0.677     1.858    mvg/myWord/letter1/in_sprite11_in
    SLICE_X7Y10          LUT4 (Prop_lut4_I2_O)        0.367     2.225 r  mvg/tmds_out[1]_i_46_rewire/O
                         net (fo=6, estimated)        0.518     2.743    mvg/myWord/blue_out1[4]
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124     2.867 r  mvg/tmds_out[1]_i_25_rewire_comp/O
                         net (fo=38, estimated)       0.689     3.556    mvg/tmds_out[1]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.093 r  mvg/tmds_out_reg[1]_i_13/O[2]
                         net (fo=4, estimated)        0.841     4.934    mvg/tmds_out_reg[1]_i_13_n_5
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.302     5.236 r  mvg/tmds_out[1]_i_12/O
                         net (fo=3, estimated)        0.182     5.418    mvg/tmds_out[1]_i_12_n_0
    SLICE_X8Y13          LUT5 (Prop_lut5_I1_O)        0.124     5.542 r  mvg/tmds_out[1]_i_3/O
                         net (fo=2, estimated)        0.558     6.100    mvg/tmds_out[1]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.224 r  mvg/tmds_out[1]_i_7/O
                         net (fo=1, routed)           0.000     6.224    mvg/tmds_out[1]_i_7_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.625 r  mvg/tmds_out_reg[1]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     6.625    mvg/tmds_out_reg[1]_i_2_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.959 r  mvg/tmds_out_reg[7]_i_4__1/O[1]
                         net (fo=11, estimated)       0.688     7.647    mvg/img_blue[5]
    SLICE_X11Y15         LUT4 (Prop_lut4_I0_O)        0.303     7.950 f  mvg/tally[3]_i_24/O
                         net (fo=3, estimated)        0.836     8.786    mvg/tally[3]_i_24_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.910 r  mvg/tally[3]_i_18/O
                         net (fo=5, estimated)        0.619     9.529    mvg/tally[3]_i_18_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.653 r  mvg/tally[4]_i_24__1/O
                         net (fo=4, estimated)        0.615    10.268    mvg/tally[4]_i_24__1_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.392 r  mvg/tally[4]_i_12__1/O
                         net (fo=23, estimated)       0.347    10.739    mvg/tally[4]_i_12__1_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.863 r  mvg/tally[4]_i_8__1/O
                         net (fo=2, estimated)        1.004    11.867    mvg/tally[4]_i_8__1_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  mvg/tally[4]_i_2__1/O
                         net (fo=1, estimated)        0.501    12.492    mvg/tally[4]_i_2__1_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.616 r  mvg/tally[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.616    tmds_blue/D[3]
    SLICE_X15Y12         FDRE                                         r  tmds_blue/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=233, estimated)      1.449    11.854    tmds_blue/clk_pixel
    SLICE_X15Y12         FDRE                                         r  tmds_blue/tally_reg[4]/C
                         clock pessimism              0.567    12.420    
                         clock uncertainty           -0.168    12.252    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.031    12.283    tmds_blue/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                 -0.333    




