// Seed: 4002831748
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    output tri1  id_2,
    output wor   id_3,
    output logic id_4,
    input  tri   id_5,
    input  tri   id_6,
    output wor   id_7,
    input  logic id_8,
    input  tri0  id_9
    , id_13,
    input  tri   id_10,
    input  tri1  id_11
);
  always id_4 <= id_8;
  tri1 id_14;
  initial id_14 = 1'b0;
  assign id_13[1] = 1;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
