
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 4 IR x77
  -|               |-   Copyright (C) 1991, 1992, 1993,
   |_______________|    1994, 1995, 1996, 1997 Cypress Semiconductor
     | | | | | | |

======================================================================
Compiling:  fulladd.vhd
Options:    -q -yv2 -e10 -w100 -o2 -yga -fO -fP -v0 -dc373i -pCY7C373I-125JC -a fulladd.vhd
======================================================================

C:\warp\bin\vhdlfe.exe V4 IR x77:  VHDL parser
Sun Jan 25 09:33:58 1998

Library 'work' => directory 'lc373i'
Linking 'C:\warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\warp\lib\ieee\work'
Linking 'C:\warp\lib\ieee\work\stdlogic.vif'.
Library 'ieee' => directory 'C:\warp\lib\ieee\work'

C:\warp\bin\vhdlfe.exe:  No errors.


C:\warp\bin\tovif.exe V4 IR x77:  High-level synthesis
Sun Jan 25 09:33:58 1998

Linking 'C:\warp\lib\common\work\cypress.vif'.
Linking 'C:\warp\lib\ieee\work\stdlogic.vif'.
Note:  Removing wires from arch. 'full_adder_arch' of entity 'full_adder'.
Added entity 'full_adder' to library 'work'
Added architecture 'full_adder_arch' to library 'work'
Added package 'full_adder_pkg' to library 'work'

C:\warp\bin\tovif.exe:  No errors.

