{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 14:22:53 2017 " "Info: Processing started: Thu Dec 21 14:22:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "PipelinedARMv8:cpu\|forwarding_unit:forwarding_unit\|ForwardA\[1\] " "Warning: Node \"PipelinedARMv8:cpu\|forwarding_unit:forwarding_unit\|ForwardA\[1\]\" is a latch" {  } { { "forwarding_unit.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/forwarding_unit.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "PipelinedARMv8:cpu\|forwarding_unit:forwarding_unit\|ForwardA\[0\] " "Warning: Node \"PipelinedARMv8:cpu\|forwarding_unit:forwarding_unit\|ForwardA\[0\]\" is a latch" {  } { { "forwarding_unit.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/forwarding_unit.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "10 " "Warning: Found combinational loop of 10 nodes" { { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|hazard_detection_unit:hazard_detection_unit\|stall~77 " "Warning: Node \"PipelinedARMv8:cpu\|hazard_detection_unit:hazard_detection_unit\|stall~77\"" {  } { { "hazard_detection_unit.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/hazard_detection_unit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:n_mux_Reg2Loc\|out\[0\]~61 " "Warning: Node \"PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:n_mux_Reg2Loc\|out\[0\]~61\"" {  } { { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[1\]~58 " "Warning: Node \"PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[1\]~58\"" {  } { { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|hazard_detection_unit:hazard_detection_unit\|stall~72 " "Warning: Node \"PipelinedARMv8:cpu\|hazard_detection_unit:hazard_detection_unit\|stall~72\"" {  } { { "hazard_detection_unit.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/hazard_detection_unit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|hazard_detection_unit:hazard_detection_unit\|stall~73 " "Warning: Node \"PipelinedARMv8:cpu\|hazard_detection_unit:hazard_detection_unit\|stall~73\"" {  } { { "hazard_detection_unit.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/hazard_detection_unit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[4\]~57 " "Warning: Node \"PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[4\]~57\"" {  } { { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|hazard_detection_unit:hazard_detection_unit\|stall~71 " "Warning: Node \"PipelinedARMv8:cpu\|hazard_detection_unit:hazard_detection_unit\|stall~71\"" {  } { { "hazard_detection_unit.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/hazard_detection_unit.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[2\]~56 " "Warning: Node \"PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[2\]~56\"" {  } { { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[0\]~59 " "Warning: Node \"PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[0\]~59\"" {  } { { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[3\]~60 " "Warning: Node \"PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|n_mux:mux2\|out\[3\]~60\"" {  } { { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "hazard_detection_unit.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/hazard_detection_unit.v" 5 -1 0 } } { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 8 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_50 " "Info: Assuming node \"iCLK_50\" is an undefined clock" {  } { { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_50 register PipelinedARMv8:cpu\|MEM_WB:MEM_WB\|MemtoReg_out register PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|instruction_out\[6\] 49.22 MHz 20.319 ns Internal " "Info: Clock \"iCLK_50\" has Internal fmax of 49.22 MHz between source register \"PipelinedARMv8:cpu\|MEM_WB:MEM_WB\|MemtoReg_out\" and destination register \"PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|instruction_out\[6\]\" (period= 20.319 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.079 ns + Longest register register " "Info: + Longest register to register delay is 20.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelinedARMv8:cpu\|MEM_WB:MEM_WB\|MemtoReg_out 1 REG LCFF_X48_Y26_N1 64 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y26_N1; Fanout = 64; REG Node = 'PipelinedARMv8:cpu\|MEM_WB:MEM_WB\|MemtoReg_out'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out } "NODE_NAME" } } { "MEM_WB.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/MEM_WB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.150 ns) 1.086 ns PipelinedARMv8:cpu\|n_mux:n_mux_na_MEM_WB\|out\[7\]~752 2 COMB LCCOMB_X48_Y22_N14 4 " "Info: 2: + IC(0.936 ns) + CELL(0.150 ns) = 1.086 ns; Loc. = LCCOMB_X48_Y22_N14; Fanout = 4; COMB Node = 'PipelinedARMv8:cpu\|n_mux:n_mux_na_MEM_WB\|out\[7\]~752'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB|out[7]~752 } "NODE_NAME" } } { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.275 ns) 2.873 ns PipelinedARMv8:cpu\|execution:execution\|Mux56~134 3 COMB LCCOMB_X49_Y27_N28 8 " "Info: 3: + IC(1.512 ns) + CELL(0.275 ns) = 2.873 ns; Loc. = LCCOMB_X49_Y27_N28; Fanout = 8; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|Mux56~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB|out[7]~752 PipelinedARMv8:cpu|execution:execution|Mux56~134 } "NODE_NAME" } } { "execution.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/execution.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.355 ns) + CELL(0.438 ns) 6.666 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|ShiftLeft0~16844 4 COMB LCCOMB_X42_Y26_N2 2 " "Info: 4: + IC(3.355 ns) + CELL(0.438 ns) = 6.666 ns; Loc. = LCCOMB_X42_Y26_N2; Fanout = 2; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|ShiftLeft0~16844'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.793 ns" { PipelinedARMv8:cpu|execution:execution|Mux56~134 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16844 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.073 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|ShiftLeft0~16845 5 COMB LCCOMB_X42_Y26_N28 4 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 7.073 ns; Loc. = LCCOMB_X42_Y26_N28; Fanout = 4; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|ShiftLeft0~16845'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16844 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16845 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.275 ns) 8.119 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|ShiftLeft0~16856 6 COMB LCCOMB_X42_Y25_N16 2 " "Info: 6: + IC(0.771 ns) + CELL(0.275 ns) = 8.119 ns; Loc. = LCCOMB_X42_Y25_N16; Fanout = 2; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|ShiftLeft0~16856'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16845 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16856 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.150 ns) 9.252 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|ShiftLeft0~16857 7 COMB LCCOMB_X38_Y22_N30 2 " "Info: 7: + IC(0.983 ns) + CELL(0.150 ns) = 9.252 ns; Loc. = LCCOMB_X38_Y22_N30; Fanout = 2; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|ShiftLeft0~16857'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16856 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16857 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.271 ns) 9.939 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~146 8 COMB LCCOMB_X39_Y22_N16 1 " "Info: 8: + IC(0.416 ns) + CELL(0.271 ns) = 9.939 ns; Loc. = LCCOMB_X39_Y22_N16; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16857 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~146 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 10.477 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~147 9 COMB LCCOMB_X39_Y22_N2 1 " "Info: 9: + IC(0.263 ns) + CELL(0.275 ns) = 10.477 ns; Loc. = LCCOMB_X39_Y22_N2; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~146 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~147 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.437 ns) 11.371 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~150 10 COMB LCCOMB_X38_Y22_N0 1 " "Info: 10: + IC(0.457 ns) + CELL(0.437 ns) = 11.371 ns; Loc. = LCCOMB_X38_Y22_N0; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~150'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~147 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~150 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.150 ns) 13.232 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~151 11 COMB LCCOMB_X51_Y27_N12 1 " "Info: 11: + IC(1.711 ns) + CELL(0.150 ns) = 13.232 ns; Loc. = LCCOMB_X51_Y27_N12; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~151'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~150 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~151 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 13.628 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~152 12 COMB LCCOMB_X51_Y27_N14 2 " "Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 13.628 ns; Loc. = LCCOMB_X51_Y27_N14; Fanout = 2; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Mux15~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~151 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~152 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.275 ns) 14.318 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Equal0~1409 13 COMB LCCOMB_X50_Y27_N8 1 " "Info: 13: + IC(0.415 ns) + CELL(0.275 ns) = 14.318 ns; Loc. = LCCOMB_X50_Y27_N8; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Equal0~1409'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~152 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1409 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.408 ns) 15.751 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Equal0~1410 14 COMB LCCOMB_X48_Y23_N22 1 " "Info: 14: + IC(1.025 ns) + CELL(0.408 ns) = 15.751 ns; Loc. = LCCOMB_X48_Y23_N22; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Equal0~1410'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1409 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1410 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.393 ns) 17.171 ns PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Equal0~1445 15 COMB LCCOMB_X51_Y25_N12 1 " "Info: 15: + IC(1.027 ns) + CELL(0.393 ns) = 17.171 ns; Loc. = LCCOMB_X51_Y25_N12; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|execution:execution\|alu:alu\|Equal0~1445'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1410 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1445 } "NODE_NAME" } } { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 17.575 ns PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|or_out~87 16 COMB LCCOMB_X51_Y25_N6 11 " "Info: 16: + IC(0.254 ns) + CELL(0.150 ns) = 17.575 ns; Loc. = LCCOMB_X51_Y25_N6; Fanout = 11; COMB Node = 'PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|or_out~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1445 PipelinedARMv8:cpu|instruction_decode:instruction_decode|or_out~87 } "NODE_NAME" } } { "instruction_decode.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/instruction_decode.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 17.995 ns PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|PC_branch_link_out\[32\]~1381 17 COMB LCCOMB_X51_Y25_N22 158 " "Info: 17: + IC(0.270 ns) + CELL(0.150 ns) = 17.995 ns; Loc. = LCCOMB_X51_Y25_N22; Fanout = 158; COMB Node = 'PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|PC_branch_link_out\[32\]~1381'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { PipelinedARMv8:cpu|instruction_decode:instruction_decode|or_out~87 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[32]~1381 } "NODE_NAME" } } { "IF_ID.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/IF_ID.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.150 ns) 19.995 ns PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|instruction_out~696 18 COMB LCCOMB_X41_Y19_N16 1 " "Info: 18: + IC(1.850 ns) + CELL(0.150 ns) = 19.995 ns; Loc. = LCCOMB_X41_Y19_N16; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|instruction_out~696'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[32]~1381 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out~696 } "NODE_NAME" } } { "IF_ID.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/IF_ID.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 20.079 ns PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|instruction_out\[6\] 19 REG LCFF_X41_Y19_N17 484 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 20.079 ns; Loc. = LCFF_X41_Y19_N17; Fanout = 484; REG Node = 'PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|instruction_out\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out~696 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] } "NODE_NAME" } } { "IF_ID.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/IF_ID.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.331 ns ( 21.57 % ) " "Info: Total cell delay = 4.331 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.748 ns ( 78.43 % ) " "Info: Total interconnect delay = 15.748 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.079 ns" { PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB|out[7]~752 PipelinedARMv8:cpu|execution:execution|Mux56~134 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16844 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16845 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16856 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16857 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~146 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~147 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~150 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~151 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~152 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1409 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1410 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1445 PipelinedARMv8:cpu|instruction_decode:instruction_decode|or_out~87 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[32]~1381 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out~696 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.079 ns" { PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out {} PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB|out[7]~752 {} PipelinedARMv8:cpu|execution:execution|Mux56~134 {} PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16844 {} PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16845 {} PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16856 {} PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16857 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~146 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~147 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~150 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~151 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~152 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1409 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1410 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1445 {} PipelinedARMv8:cpu|instruction_decode:instruction_decode|or_out~87 {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[32]~1381 {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out~696 {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] {} } { 0.000ns 0.936ns 1.512ns 3.355ns 0.257ns 0.771ns 0.983ns 0.416ns 0.263ns 0.457ns 1.711ns 0.246ns 0.415ns 1.025ns 1.027ns 0.254ns 0.270ns 1.850ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.438ns 0.150ns 0.275ns 0.150ns 0.271ns 0.275ns 0.437ns 0.150ns 0.150ns 0.275ns 0.408ns 0.393ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns - Smallest " "Info: - Smallest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.817 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 3062 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 3062; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.537 ns) 2.817 ns PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|instruction_out\[6\] 3 REG LCFF_X41_Y19_N17 484 " "Info: 3: + IC(1.209 ns) + CELL(0.537 ns) = 2.817 ns; Loc. = LCFF_X41_Y19_N17; Fanout = 484; REG Node = 'PipelinedARMv8:cpu\|IF_ID:IF_ID_pipeline_register\|instruction_out\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { iCLK_50~clkctrl PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] } "NODE_NAME" } } { "IF_ID.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/IF_ID.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.11 % ) " "Info: Total cell delay = 1.496 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.321 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] {} } { 0.000ns 0.000ns 0.112ns 1.209ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.843 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 3062 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 3062; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.537 ns) 2.843 ns PipelinedARMv8:cpu\|MEM_WB:MEM_WB\|MemtoReg_out 3 REG LCFF_X48_Y26_N1 64 " "Info: 3: + IC(1.235 ns) + CELL(0.537 ns) = 2.843 ns; Loc. = LCFF_X48_Y26_N1; Fanout = 64; REG Node = 'PipelinedARMv8:cpu\|MEM_WB:MEM_WB\|MemtoReg_out'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { iCLK_50~clkctrl PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out } "NODE_NAME" } } { "MEM_WB.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/MEM_WB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.62 % ) " "Info: Total cell delay = 1.496 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.347 ns ( 47.38 % ) " "Info: Total interconnect delay = 1.347 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out {} } { 0.000ns 0.000ns 0.112ns 1.235ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] {} } { 0.000ns 0.000ns 0.112ns 1.209ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out {} } { 0.000ns 0.000ns 0.112ns 1.235ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MEM_WB.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/MEM_WB.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "IF_ID.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/IF_ID.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.079 ns" { PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB|out[7]~752 PipelinedARMv8:cpu|execution:execution|Mux56~134 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16844 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16845 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16856 PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16857 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~146 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~147 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~150 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~151 PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~152 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1409 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1410 PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1445 PipelinedARMv8:cpu|instruction_decode:instruction_decode|or_out~87 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[32]~1381 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out~696 PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.079 ns" { PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out {} PipelinedARMv8:cpu|n_mux:n_mux_na_MEM_WB|out[7]~752 {} PipelinedARMv8:cpu|execution:execution|Mux56~134 {} PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16844 {} PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16845 {} PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16856 {} PipelinedARMv8:cpu|execution:execution|alu:alu|ShiftLeft0~16857 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~146 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~147 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~150 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~151 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Mux15~152 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1409 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1410 {} PipelinedARMv8:cpu|execution:execution|alu:alu|Equal0~1445 {} PipelinedARMv8:cpu|instruction_decode:instruction_decode|or_out~87 {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|PC_branch_link_out[32]~1381 {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out~696 {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] {} } { 0.000ns 0.936ns 1.512ns 3.355ns 0.257ns 0.771ns 0.983ns 0.416ns 0.263ns 0.457ns 1.711ns 0.246ns 0.415ns 1.025ns 1.027ns 0.254ns 0.270ns 1.850ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.438ns 0.150ns 0.275ns 0.150ns 0.271ns 0.275ns 0.437ns 0.150ns 0.150ns 0.275ns 0.408ns 0.393ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|IF_ID:IF_ID_pipeline_register|instruction_out[6] {} } { 0.000ns 0.000ns 0.112ns 1.209ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|MEM_WB:MEM_WB|MemtoReg_out {} } { 0.000ns 0.000ns 0.112ns 1.235ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irf_reg\[2\]\[1\] register sld_hub:sld_hub_inst\|tdo 161.03 MHz 6.21 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 161.03 MHz between source register \"sld_hub:sld_hub_inst\|irf_reg\[2\]\[1\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 6.21 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.887 ns + Longest register register " "Info: + Longest register to register delay is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[1\] 1 REG LCFF_X33_Y24_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[2][1] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 823 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.420 ns) 1.202 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~200 2 COMB LCCOMB_X32_Y23_N24 1 " "Info: 2: + IC(0.782 ns) + CELL(0.420 ns) = 1.202 ns; Loc. = LCCOMB_X32_Y23_N24; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~200'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { sld_hub:sld_hub_inst|irf_reg[2][1] PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~200 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 1.731 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~201 3 COMB LCCOMB_X32_Y23_N2 1 " "Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 1.731 ns; Loc. = LCCOMB_X32_Y23_N2; Fanout = 1; COMB Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~200 PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~201 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 2.406 ns sld_hub:sld_hub_inst\|tdo~513 4 COMB LCCOMB_X32_Y23_N30 1 " "Info: 4: + IC(0.255 ns) + CELL(0.420 ns) = 2.406 ns; Loc. = LCCOMB_X32_Y23_N30; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~513'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~201 sld_hub:sld_hub_inst|tdo~513 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.803 ns sld_hub:sld_hub_inst\|tdo~514 5 COMB LCCOMB_X32_Y23_N6 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.803 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~514'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_hub:sld_hub_inst|tdo~513 sld_hub:sld_hub_inst|tdo~514 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.887 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X32_Y23_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.887 ns; Loc. = LCFF_X32_Y23_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~514 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 46.59 % ) " "Info: Total cell delay = 1.345 ns ( 46.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.542 ns ( 53.41 % ) " "Info: Total interconnect delay = 1.542 ns ( 53.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { sld_hub:sld_hub_inst|irf_reg[2][1] PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~200 PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~201 sld_hub:sld_hub_inst|tdo~513 sld_hub:sld_hub_inst|tdo~514 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { sld_hub:sld_hub_inst|irf_reg[2][1] {} PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~200 {} PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~201 {} sld_hub:sld_hub_inst|tdo~513 {} sld_hub:sld_hub_inst|tdo~514 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.782ns 0.258ns 0.255ns 0.247ns 0.000ns } { 0.000ns 0.420ns 0.271ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.652 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 542 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 542; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.537 ns) 4.652 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X32_Y23_N7 2 " "Info: 3: + IC(1.242 ns) + CELL(0.537 ns) = 4.652 ns; Loc. = LCFF_X32_Y23_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.54 % ) " "Info: Total cell delay = 0.537 ns ( 11.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.115 ns ( 88.46 % ) " "Info: Total interconnect delay = 4.115 ns ( 88.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.652 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.652 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.242ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.656 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 542 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 542; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 4.656 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[1\] 3 REG LCFF_X33_Y24_N1 5 " "Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 4.656 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][1] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 823 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.119 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.119 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[2][1] {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.652 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.652 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.242ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[2][1] {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 823 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 823 -1 0 } } { "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_hub.vhd" 321 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { sld_hub:sld_hub_inst|irf_reg[2][1] PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~200 PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~201 sld_hub:sld_hub_inst|tdo~513 sld_hub:sld_hub_inst|tdo~514 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { sld_hub:sld_hub_inst|irf_reg[2][1] {} PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~200 {} PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~201 {} sld_hub:sld_hub_inst|tdo~513 {} sld_hub:sld_hub_inst|tdo~514 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.782ns 0.258ns 0.255ns 0.247ns 0.000ns } { 0.000ns 0.420ns 0.271ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.652 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.652 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.242ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irf_reg[2][1] {} } { 0.000ns 2.873ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|registers:registers\|regfile\[15\]\[24\] iKEY\[0\] iCLK_50 13.103 ns register " "Info: tsu for register \"PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|registers:registers\|regfile\[15\]\[24\]\" (data pin = \"iKEY\[0\]\", clock pin = \"iCLK_50\") is 13.103 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.957 ns + Longest pin register " "Info: + Longest pin to register delay is 15.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 PIN PIN_T29 560 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 560; PIN Node = 'iKEY\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.871 ns) + CELL(0.398 ns) 9.111 ns PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|registers:registers\|regfile~38160 2 COMB LCCOMB_X52_Y18_N8 32 " "Info: 2: + IC(7.871 ns) + CELL(0.398 ns) = 9.111 ns; Loc. = LCCOMB_X52_Y18_N8; Fanout = 32; COMB Node = 'PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|registers:registers\|regfile~38160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { iKEY[0] PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile~38160 } "NODE_NAME" } } { "registers.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/registers.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.480 ns) + CELL(0.366 ns) 15.957 ns PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|registers:registers\|regfile\[15\]\[24\] 3 REG LCFF_X54_Y27_N23 2 " "Info: 3: + IC(6.480 ns) + CELL(0.366 ns) = 15.957 ns; Loc. = LCFF_X54_Y27_N23; Fanout = 2; REG Node = 'PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|registers:registers\|regfile\[15\]\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile~38160 PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] } "NODE_NAME" } } { "registers.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/registers.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.606 ns ( 10.06 % ) " "Info: Total cell delay = 1.606 ns ( 10.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.351 ns ( 89.94 % ) " "Info: Total interconnect delay = 14.351 ns ( 89.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.957 ns" { iKEY[0] PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile~38160 PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.957 ns" { iKEY[0] {} iKEY[0]~combout {} PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile~38160 {} PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] {} } { 0.000ns 0.000ns 7.871ns 6.480ns } { 0.000ns 0.842ns 0.398ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "registers.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/registers.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.818 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to destination register is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 3062 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 3062; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.537 ns) 2.818 ns PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|registers:registers\|regfile\[15\]\[24\] 3 REG LCFF_X54_Y27_N23 2 " "Info: 3: + IC(1.210 ns) + CELL(0.537 ns) = 2.818 ns; Loc. = LCFF_X54_Y27_N23; Fanout = 2; REG Node = 'PipelinedARMv8:cpu\|instruction_decode:instruction_decode\|registers:registers\|regfile\[15\]\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { iCLK_50~clkctrl PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] } "NODE_NAME" } } { "registers.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/registers.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.09 % ) " "Info: Total cell delay = 1.496 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.91 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.957 ns" { iKEY[0] PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile~38160 PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.957 ns" { iKEY[0] {} iKEY[0]~combout {} PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile~38160 {} PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] {} } { 0.000ns 0.000ns 7.871ns 6.480ns } { 0.000ns 0.842ns 0.398ns 0.366ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|instruction_decode:instruction_decode|registers:registers|regfile[15][24] {} } { 0.000ns 0.000ns 0.112ns 1.210ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 oLED_R\[12\] PipelinedARMv8:cpu\|memory:memory\|leds\[20\] 10.268 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"oLED_R\[12\]\" through register \"PipelinedARMv8:cpu\|memory:memory\|leds\[20\]\" is 10.268 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.839 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'iCLK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 3062 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 3062; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 2.839 ns PipelinedARMv8:cpu\|memory:memory\|leds\[20\] 3 REG LCFF_X43_Y27_N9 1 " "Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.839 ns; Loc. = LCFF_X43_Y27_N9; Fanout = 1; REG Node = 'PipelinedARMv8:cpu\|memory:memory\|leds\[20\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|leds[20] } "NODE_NAME" } } { "memory.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/memory.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.69 % ) " "Info: Total cell delay = 1.496 ns ( 52.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 47.31 % ) " "Info: Total interconnect delay = 1.343 ns ( 47.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|leds[20] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|memory:memory|leds[20] {} } { 0.000ns 0.000ns 0.112ns 1.231ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "memory.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/memory.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.179 ns + Longest register pin " "Info: + Longest register to pin delay is 7.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelinedARMv8:cpu\|memory:memory\|leds\[20\] 1 REG LCFF_X43_Y27_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y27_N9; Fanout = 1; REG Node = 'PipelinedARMv8:cpu\|memory:memory\|leds\[20\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelinedARMv8:cpu|memory:memory|leds[20] } "NODE_NAME" } } { "memory.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/memory.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.391 ns) + CELL(2.788 ns) 7.179 ns oLED_R\[12\] 2 PIN PIN_AJ15 0 " "Info: 2: + IC(4.391 ns) + CELL(2.788 ns) = 7.179 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = 'oLED_R\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.179 ns" { PipelinedARMv8:cpu|memory:memory|leds[20] oLED_R[12] } "NODE_NAME" } } { "op_bord.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/op_bord.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 38.84 % ) " "Info: Total cell delay = 2.788 ns ( 38.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.391 ns ( 61.16 % ) " "Info: Total interconnect delay = 4.391 ns ( 61.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.179 ns" { PipelinedARMv8:cpu|memory:memory|leds[20] oLED_R[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.179 ns" { PipelinedARMv8:cpu|memory:memory|leds[20] {} oLED_R[12] {} } { 0.000ns 4.391ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { iCLK_50 iCLK_50~clkctrl PipelinedARMv8:cpu|memory:memory|leds[20] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} PipelinedARMv8:cpu|memory:memory|leds[20] {} } { 0.000ns 0.000ns 0.112ns 1.231ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.179 ns" { PipelinedARMv8:cpu|memory:memory|leds[20] oLED_R[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.179 ns" { PipelinedARMv8:cpu|memory:memory|leds[20] {} oLED_R[12] {} } { 0.000ns 4.391ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.622 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.622 ns) 2.622 ns altera_reserved_tdo 2 PIN PIN_R4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.622 ns) = 2.622 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 100.00 % ) " "Info: Total cell delay = 2.622 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.263 ns register " "Info: th for register \"PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.658 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 542 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 542; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 4.658 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] 3 REG LCFF_X34_Y24_N23 10 " "Info: 3: + IC(1.248 ns) + CELL(0.537 ns) = 4.658 ns; Loc. = LCFF_X34_Y24_N23; Fanout = 10; REG Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.121 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.121 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.661 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y26_N0 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 13; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(0.366 ns) 2.661 ns PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] 2 REG LCFF_X34_Y24_N23 10 " "Info: 2: + IC(2.295 ns) + CELL(0.366 ns) = 2.661 ns; Loc. = LCFF_X34_Y24_N23; Fanout = 10; REG Node = 'PipelinedARMv8:cpu\|memory:memory\|data_memory_aangemaakt:data_memory_aangemaakt\|altsyncram:altsyncram_component\|altsyncram_e5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { altera_internal_jtag~TDIUTAP PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/81/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 13.75 % ) " "Info: Total cell delay = 0.366 ns ( 13.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 86.25 % ) " "Info: Total interconnect delay = 2.295 ns ( 86.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { altera_internal_jtag~TDIUTAP PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { altera_internal_jtag~TDIUTAP {} PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 2.295ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { altera_internal_jtag~TDIUTAP PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { altera_internal_jtag~TDIUTAP {} PipelinedARMv8:cpu|memory:memory|data_memory_aangemaakt:data_memory_aangemaakt|altsyncram:altsyncram_component|altsyncram_e5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 2.295ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 14:22:56 2017 " "Info: Processing ended: Thu Dec 21 14:22:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
