#ifndef _RTL837X_REGS_H_
#define _RTL837X_REGS_H_

#define RTL837X_REG_CHIP_ID		0x0004
#define RTL837X_REG_CHIP_INFO		0x000c
#define RTL837X_REG_CHIP_UUID		0x0010
#define RTL837X_REG_CHIP_LOT_NO		0x0014
#define RTL837X_REG_RESET		0x0024
#define RESET_SOC_BIT			0
#define RESET_NIC_BIT			2

#define RTL837X_REG_HW_CONF		0x6040
// Bits 4 & 5: CLOCK DIVIDER from 125MHz for Timer

#define SYS_LED_OFF	   0
#define SYS_LED_FAST   1
#define SYS_LED_SLOW   2
#define SYS_LED_ON     3

#define RTL837X_REG_LED_MODE		0x6520
// Defines the LED Mode for steering the Port LEDS and the System LED
// BIT 17 set: LED solid on
// Bytes 0/1 hold the LED mode, e.g. serial, RTL8231?
// Blink rate is defined by setAsicRegBits(0x6520,0xe00000,rate);
#define RTL837X_REG_LED_GLB_MUX_1	0x65E0
#define RTL837X_REG_LED_GLB_MUX_2	0x65E4
#define RTL837X_REG_LED_GLB_MUX_3	0x65E8
#define RTL837X_REG_LED_GLB_MUX_4	0x65EC
#define RTL837X_REG_LED_GLB_MUX_5	0x65F0
#define RTL837X_REG_LED_GLB_MUX_6	0x65F4
#define RTL837X_REG_LED_GLB_ACTIVE	0x65D8
#define RTL837X_REG_LED_GLB_IO_EN	0x65DC
// LED_GLB_IO_EN bit 30: master enable for all LED pads (LED_PAD_EN).
// Clearing it turns off every LED pad at once; the per-pad enables
// (bits 0-29) only matter while it is set.
#define RTL837X_REG_LED_GLB_IO_EN_PAD_EN	30
#define RTL837X_REG_LED3_0_SET3		0x6524
#define RTL837X_REG_LED3_0_SET1		0x6528
#define RTL837X_REG_LED3_2_SET3		0x652C
#define RTL837X_REG_LED1_0_SET3		0x6530
#define RTL837X_REG_LED3_2_SET2		0x6534
#define RTL837X_REG_LED1_0_SET2		0x6538
#define RTL837X_REG_LED3_2_SET1		0x653C
#define RTL837X_REG_LED1_0_SET1		0x6540
#define RTL837X_REG_LED3_2_SET0		0x6544
#define RTL837X_REG_LED1_0_SET0		0x6548
#define RTL837X_LED_PORT_SET_SEL	0x654c

// SMI control
#define RTL837X_REG_SMI_PORT0_5_ADDR	0x644C
#define RTL837X_REG_SMI_PORT6_9_ADDR	0x6450
#define RTL837X_REG_SMI_CTRL		0x6454
#define RTL837X_REG_SMI_MAC_TYPE	0x6330
#define RTL837X_REG_SMI_PORT_POLLING	0x6334

#define RTL837X_REG_SEC_COUNTER 0x06f4
#define RTL837X_REG_SEC_COUNTER2 0x06f8
// Used for counting seconds


/*
 * SDS
 */
#define RTL837X_SDS_INDACS_CMD			0x3F8
#define RTL837X_SDS_INDACS_WRITE_DATA	0x400
#define RTL837X_REG_SDS_MODES			0x7b20

/*
 * PHY
 */
 #define RTL837X_CFG_PHY_TX_POLARITY_SWAP	0xA94
 #define RTL837X_CFG_PHY_MDI_REVERSE		0xA90

/*
 * 5 Bits each give the state of the 2 SerDes of the RTL8372
 * Values are:
 */
#define SDS_SGMII		0x02
#define SDS_1000BX_FIBER	0x04
#define SDS_100FX		0x05
#define SDS_QXGMII		0x0d
#define SDS_HISGMII		0x12
#define SDS_HSG			0x16
#define SDS_10GR		0x1a
#define SDS_OFF			0x1f

#define RTL837X_REG_LINKS	0x63f0
#define RTL837X_REG_LINKS_89	0x63f4
#define RTL837X_REG_LINKS_STS	0x63E8

/* Each nibble encodes the link state of a port.
   Port 0 appears to be the CPU port
   The RTL8372 serves ports 4-7, port 3 is the RTL8221
   2: 1Gbit
   5: 2.5Gbit
  */


/*
 * Pin configuration (pinmux)
 */

#define RTL837X_PIN_MUX_0	0x7f8c
#define RTL837X_PIN_MUX_1	0x7f90
#define RTL837X_PIN_MUX_2	0x7f94

// Output Registers
#define RTL837X_REG_GPIO_00_31_OUTPUT 0x3c
#define RTL837X_REG_GPIO_32_63_OUTPUT 0x40
// BIT 4 resets RTL8224 on 9000-9XH

// Input Registers
#define RTL837X_REG_GPIO_00_31_INPUT 0x44
#define RTL837X_REG_GPIO_32_63_INPUT 0x48
// Bit 1e cleared: SFP Module inserted on 9000-6XH (MOD_DEF0 pin)

// BIT 5 set: SIGNAL LOS of SFP module on 9000-6XH (RX_LOS pin)

// Direction Registers, 0 = input, 1 = output
#define RTL837X_REG_GPIO_00_31_DIRECTION 0x4c
#define RTL837X_REG_GPIO_32_63_DIRECTION 0x50

/*
 * I2C controller
 */
#define RTL837X_REG_I2C_MST_IF_CTRL	0x0414
#define RTL837X_REG_I2C_CTRL		0x0418
#define I2C_DEV_ADDR			3
#define I2C_MEM_ADDR_WIDTH		20
#define RTL837X_REG_I2C_CTRL2		0x041c
#define RTL837X_REG_I2C_IN		0x0420
#define RTL837X_REG_I2C_OUT		0x0424

/*
 * NIC Related registers
 */
#define RTL837X_REG_NIC_BUFFSIZE_TX	0x7844
#define RTL837X_REG_NIC_RXBUFF_RX	0x7848
#define RTL837X_REG_NIC_RXCMD		0x784c
#define RTL837X_REG_NIC_TXCMD		0x7850
#define RTL837X_REG_RX_CTRL		0x785c
#define RTL837X_REG_TX_CTRL		0x7860
#define RTL837X_REG_NIC_RX_BUFF_DATA	0x7874
#define RTL837X_REG_CPU_RX_CURR_PKT	0x787c
#define RTL837X_REG_NIC_TX_CURR_PKT	0x7884
#define RTL837X_REG_CPU_TX_CURR_PKT	0x7890
#define RTL837X_REG_CPU_TAG		0x6720
#define RTL837X_REG_CPU_TAG_AWARE_PMASK	0x603C
#define RTL837X_REG_MAC_FORCE_MODE	0x6344

/*
 * Statistics related registers
 */
#define RTL837X_STAT_GET	0x0f60
#define RTL837X_STAT_V_HIGH	0x0f64
#define RTL837X_STAT_V_LOW	0x0f68

/*
 * Table access registers of the RTL837x
 * See e.g. RTL8366/RTL8369 datasheet for explanation
 */
#define RTL837X_TBL_CTRL	0x5cac
/* Bytes in control register: EE EE TT CC: EE: Entry, TT: Table type, CC: Command
 * CC: BIT 0: 01: Execute. Bit 1: 1: WRITE, 0: READ
 * TT: 04: L2-table, 03: VLAN-table
 */
// Table operation bit-smasks
#define TBL_WRITE	0x02
#define TBL_EXECUTE	0x01
// Table types
#define TBL_L2_UNICAST	0x04
#define TBL_VLAN 	0x03
// Table read methods for the L2 table (TBL_L2_UNICAST):
#define TBL_LUTREAD_MAC			0
#define TBL_LUTREAD_ADDRESS		1
#define TBL_LUTREAD_NEXT_ADDRESS	2
#define TBL_LUTREAD_NEXT_L2UC		3
#define TBL_LUTREAD_NEXT_L2MC		4
#define TBL_LUTREAD_NEXT_L3MC		5
#define TBL_LUTREAD_NEXT_L2L3MC		6
#define TBL_LUTREAD_NEXT_L2UCSPA	7

#define RTL837X_L2_CTRL		0x5350
#define L2_CTRL_LUT_IPMC_HASH	3
#define RTL837x_TBL_DATA_0	0x5cb0
#define RTL837x_L2_DATA_OUT_A	0x5ccc
#define RTL837x_L2_DATA_OUT_B	0x5cd0
#define RTL837x_L2_DATA_OUT_C	0x5cd4
#define RTL837x_TBL_DATA_IN_A	0x5cb8
#define RTL837x_TBL_DATA_IN_B	0x5cbc
#define RTL837x_TBL_DATA_IN_C	0x5cc0
#define RTL837x_PVID_BASE_REG	0x4e1c

#define RTL837x_L2_TBL_FLUSH_CTRL	0x53d4
#define L2_TBL_FLUSH_EXEC		0x10000
#define RTL837x_L2_TBL_FLUSH_CNF	0x53dc
#define RTL837X_L2_LRN_PORT_CONSTRAINT	0x5384
#define RTL837X_L2_LRN_PORT_CONSTRT_ACT	0x4f80
#define	RTL8373_REG_MAC_L2_PORT_MAX_LEN	0x1250

/*
 * VLAN configuration
 */
#define RTL837X_VLAN_CTRL		0x4e14
#define VLAN_CVLAN_FILTER		0x4
#define RTL837X_VLAN_PORT_EGR_TAG	0x6738
#define RTL837X_VLAN_PORT_IGR_FLTR	0x4e18
#define RTL837X_VLAN_L2_LRN_DIS_0	0x4e30
#define RTL837X_VLAN_L2_LRN_DIS_1	0x4e34

/*
 * Egress / ingress filtering
 */
// 2 bits per port: allow tagged (01) / untagged (10) and all (00)
#define RTL837x_REG_INGRESS	0x4e10
#define INGR_ALLOW_TAGGED 1
#define INGR_ALLOW_UNTAGGED 2
#define INGR_ALLOW_ALL 0

/*
 * Mirroring
 */
#define RTL837x_MIRROR_CONF		0x604c
#define RTL837x_MIRROR_CTRL		0x6048

/*
 * Link Aggregation aka Trunking
 */
#define RTL837X_TRK_MBR_CTRL_BASE	0x4f38
#define RTL837X_TRK_HASH_CTRL_BASE	0x4f48
#define LAG_HASH_SOURCE_PORT_NUMBER	0x01
#define LAG_HASH_L2_SMAC		0x02
#define LAG_HASH_L2_DMAC		0x04
#define LAG_HASH_L3_SIP			0x08
#define LAG_HASH_L3_DIP			0x10
#define LAG_HASH_L4_SPORT		0x20
#define LAG_HASH_L4_DPORT		0x40
#define LAG_HASH_DEFAULT (LAG_HASH_L2_SMAC | LAG_HASH_L2_DMAC | LAG_HASH_L3_SIP | LAG_HASH_L3_DIP | LAG_HASH_L4_SPORT | LAG_HASH_L4_DPORT)

/*
 * Port isolation
 */
#define RTL837X_PORT_ISOLATION_BASE	0x50c0

/*
 * Multicast handling
 */
#define RTL837X_IPV4_PORT_MC_LM_ACT	0x4f78
#define RTL837X_IPV6_PORT_MC_LM_ACT	0x4f7c
#define RTL837X_IGMP_PORT_CFG		0x52a0
#define IGMP_MAX_GROUP			0x00ff0000
#define IGMP_PROTOCOL_ENABLE		0x00007c00
#define IGMP_TRAP			0x0000002a
#define IGMP_FLOOD			0x00000015
#define IGMP_ASIC			0x00000000
#define IGMP_ALLOW_QUERY		0x00004000
/* Per-protocol operations in RTL837X_IGMP_PORT_CFG (2 bits each):
 * 00: HW processing by ASIC, 01: flood, 10: trap to CPU, 11: drop
 * bits 0-1: IGMPv1, 2-3: IGMPv2, 4-5: IGMPv3, 6-7: MLDv1, 8-9: MLDv2 */
#define MLD_FLOOD			0x00000140
#define MLD_TRAP			0x00000280
#define RTL837X_IGMP_CTRL		0x5290
#define IGMP_MLD_EN			0x00000001
#define RTL837X_IGMP_ROUTER_PORT	0x529c
#define RTL837X_IPV4_UNKN_MC_FLD_PMSK	0x5368
#define RTL837X_IPV6_UNKN_MC_FLD_PMSK	0x536c
#define RTL837X_IGMP_TRAP_CFG		0x50bc
#define IGMP_TRAP_PRIORITY		0x7
#define IGMP_CPU_PORT			0x00010000

/*
 * Loop detection / STP
 */
#define RTL8373_RLDP_TIMER		0x1074
#define RTL837X_RMA0_CONF		0x4ecc
#define RTL837X_RMA_CONF		0x4f1c
#define RTL837X_MSTP_STATES		0x5310
#define RTL837X_REG_LED_RLDP_1		0x65F8
#define RTL837X_REG_LED_RLDP_2		0x65FC
#define RTL837X_REG_LED_RLDP_3		0x6600

/*
 * EEE
 */
#define RTL837X_EEE_CTRL_BASE		0x125C
#define EEE_RX_ENABLE	0x01
#define EEE_TX_ENABLE	0x02
#define RTL837X_MAC_EEE_ABLTY		0x6404
#define RTL8373_PHY_EEE_ABLTY		0x642C

/*
 * RANDOM
 */
#define RTL837X_RLDP_RLPP		0x106C
#define RLDP_RND_EN			3
#define RTL837X_RAND_NUM0		0x107C
#define RTL837X_RAND_NUM1		0x1080

/*
 * Bandwidth control
 */
#define RTL837X_IGBW_CTRL		0x4c10
#define IGBW_INC_BYPASS_PKT		0x100
#define IGBW_INC_IFG			0x80
#define IGBW_ADM_DHCP			0x20
#define IGBW_ADM_ARPREQ			0x10
#define IGBW_ADM_RMA			0x08
#define IGBW_ADM_BPDU			0x04
#define IGBW_ADM_RTKPKT			0x02
#define IGBW_ADM_IGMP			0x01
#define RTL837X_IGBW_PORT_CTRL		0x4C18
#define RTL837X_IGBW_PORT_FC_CTRL	0x4C8C
#define RTL837X_EGBW_PORT_CTRL		0x1c34
#define RTL837X_EGBW_CTRL		0x447c
#define EGBW_INC_IFG			0x02
#define EGBW_CPUMODE			0x01

/*
 * Storm control (per RTL8373 SDK, dal_rtl8373_storm.c)
 * Per-port enable: one register per storm type, bit (port % 10).
 */
#define RTL837X_RX_STORM_BCAST_CTRL		0x54e4
#define RTL837X_RX_STORM_MCAST_CTRL		0x54e8
#define RTL837X_RX_STORM_UNUCAST_CTRL		0x54ec
#define RTL837X_RX_STORM_UNMCAST_CTRL		0x54f0
/* Per-port meter index per type: 6 bits per port, 5 ports per register */
#define RTL837X_RX_STORM_BCAST_METER		0x54f4
#define RTL837X_RX_STORM_MCAST_METER		0x54fc
#define RTL837X_RX_STORM_UNUCAST_METER		0x5504
#define RTL837X_RX_STORM_UNMCAST_METER		0x550c
/* Extended (global) storm control: bits 0-3 per-type enable,
 * bits 4-13 enabled port mask */
#define RTL837X_CFG_STORM_EXT			0x5514
#define STORM_EXT_EN_BCAST			0x1
#define STORM_EXT_EN_MCAST			0x2
#define STORM_EXT_EN_UNUCAST			0x4
#define STORM_EXT_EN_UNMCAST			0x8
/* Extended meter indices per type: BC bits 0-5, MC bits 8-13,
 * unk-UC bits 16-21, unk-MC bits 24-29 */
#define RTL837X_STORM_EXT_MTRIDX_CFG		0x5518
/* Shared meters: 24-bit rate (kbps or pps per mode bit), 28-bit burst */
#define RTL837X_SHARED_METER_RATE_CTRL(index)	(0x5cf0 + ((index) << 2))
#define RTL837X_SHARED_METER_BURST_CTRL(index)	(0x5df0 + ((index) << 2))
#define RTL837X_SHARED_METER_MODE(index)	(0x5ef0 + (((index) >> 5) << 2))
#define RTL837X_SHARED_METER_IPG_CTRL(index)	(0x5f08 + (((index) >> 5) << 2))
#define RTL837X_SHARED_METER_EXCEED(index)	(0x5ef8 + (((index) >> 5) << 2))
#define METER_MODE_PPS_BIT(index)		((index) % 32)
#define METER_IPG_CNTR_BIT(index)		((index) % 32)
/* RMA_OP_CTRL_00 (0x4ecc = RTL837X_RMA0_CONF): bit 3 exempts the RMA
 * frames (BPDU/LLDP...) of this group from storm control */
#define RMA_DIS_STORM_CTRL			0x8

/*
 * QoS (per RTL8373 SDK, dal_rtl8373_qos.c)
 * Ingress priority decision:
 *  - PORT_PRI: default port priority, 3 bits per port
 *  - DOT1Q_PRI_REMAP: PCP -> internal priority, 3 bits per value
 *  - PRI_SEL_REMAP_DSCP: DSCP(0-63) -> internal priority, 3 bits per value
 *  - PRI_WEIGHT: 5 weights x 5 bits (DOT1Q, PORT, DSCP, ACL, SVLAN)
 *  - PORT_WEIGHT_SEL: per-port weight table select (2 tables)
 *  - QID_TO_PRI: internal priority -> queue, 3 bits per priority
 *    (field PRIxQNUM at offset x*4, queue number 0-7)
 */
#define RTL837X_PORT_PRI			0x5170
#define RTL837X_DOT1Q_PRI_REMAP			0x5174
#define RTL837X_PRI_SEL_REMAP_DSCP		0x5178
#define RTL837X_PRI_WEIGHT			0x5198
#define PRI_WEIGHT_DOT1Q_OFFSET			0
#define PRI_WEIGHT_PORT_OFFSET			5
#define PRI_WEIGHT_DSCP_OFFSET			10
#define PRI_WEIGHT_ACL_OFFSET			15
#define PRI_WEIGHT_SVLAN_OFFSET			20
#define PRI_WEIGHT_MASK				0x1f
#define RTL837X_PORT_WEIGHT_SEL			0x51a0
#define RTL837X_QID_TO_PRI			0x51a4
/* Scheduling: 8 queues per port, 0x1d28 + (port << 10) + (qid << 2).
 * STRICT_EN (bit 7): 1 = strict priority, 0 = WFQ (weight bits 0-6) */
#define RTL837X_SCHED_PORT_Q_CTRL_SET(port, qid) (0x1d28 + ((port) << 10) + ((qid) << 2))
#define SCHED_Q_STRICT_EN			0x80
#define SCHED_Q_WEIGHT_MASK			0x7f
#define RTL837X_SCHED_PORT_ALGO_CTRL		0x4534
/* Remarking */
#define RTL837X_RMK_CTRL			0x6750
#define RTL837X_RMK_PORT_CTRL(port)		(0x6754 + ((port) << 2))
#define RMK_PORT_IPRI_RMK_EN			0x01
#define RMK_PORT_DSCP_RMK_EN			0x02
#define RTL837X_RMK_INTPRI2DSCP_CTRL		0x6780

/*
 * ACL (per RTL8373 SDK, dal_rtl8373_acl.c)
 * The ACL rule/act tables are accessed through the same ITA block as the
 * L2/VLAN tables (RTL837X_TBL_CTRL = 0x5cac) - table operations must be
 * serialized (wait for the busy bit like every other table access).
 * Table type (byte 1 of TBL_CTRL): 1 = ACL rule, 2 = ACL action.
 * Rule table address: (type << 7) | rule, type 0 = care bits, 1 = data bits.
 * A rule entry holds 8 x 16-bit fields (4 x 32-bit words) plus a rule-info
 * word at ITA_WRITE_DATA0(4): templateIdx bits 0-2, active port mask
 * bits 11-20, valid bit 21.
 */
#define RTL837X_ACL_CTRL			0x4810
#define ACL_CTRL_TABLE_RST			0x1
#define RTL837X_ACL_PORT_EN			0x4818
#define RTL837X_ACL_PORT_UNMATCH_PERMIT		0x481c
#define RTL837X_ACL_TEMPLATE_CTRL(index)	(0x4820 + ((index) << 3))
#define RTL837X_ACL_ACT_CTRL(index)		(0x4848 + ((index) << 2))
#define ACL_ACT_CTRL_FWD				0x20
#define ACL_ACT_CTRL_NOT				0x100
#define RTL837X_ACLRULETBADDR(type, rule)	(((type) << 7) | (rule))
#define ACL_RULE_TEMPLATE_IDX_OFFSET		0
#define ACL_RULE_ACTIVE_PMSK_OFFSET		11
#define ACL_RULE_VALIDBIT_OFFSET		21
#define RTL837X_ACLRULENO			96
#define ACL_TEMPLATENO				5
#define ACL_RULEFIELDNO				8
#define ACL_RULE_ENTRY_LEN			5
#define ACL_ACT_ENTRY_LEN			3
/* ITA data ports (shared with the L2/VLAN tables) */
#define RTL837X_ITA_WRITE_DATA0(index)		(0x5cb8 + ((index) << 2))
#define RTL837X_ITA_READ_DATA0(index)		(0x5ccc + ((index) << 2))
/* ITA_L2_CTRL (0x5cb0): read method for the L2 table, bits 14-17
 * (0 = MAC, 1 = address, 2 = next address, 3 = next L2UC,
 *  4 = next L2MC, 5 = next L3MC, 6 = next L2L3MC, 7 = next L2UCSPA) */
#define RTL837X_ITA_L2_CTRL			0x5cb0
#define ITA_L2_CTRL_READ_MTHD_MASK		0xf0000
#define TBL_LUTREAD_NEXT_L2MC_BITS		(4 << 14)

/*
 * IGMP/MLD group table (per RTL8373 SDK, dal_rtl8373_igmp.c)
 * Table type 5 = IGMP group. Per-group info: port timers in
 * ITA_READ_DATA0(0) (3 bits per port, 11 ports) + ITA_READ_DATA0(1);
 * the valid bit lives in the usage register 0x52d4 + ((idx >> 5) << 2).
 */
#define RTL837X_IGMP_TBL_USAGE(index)		(0x52d4 + (((index) >> 5) << 2))

#define TB_OP_READ				0
#define TB_OP_WRITE				1
#define TB_EXECUTE				1
#define TB_TARGET_ACLRULE			1
#define TB_TARGET_ACLACT			2
#define TB_TARGET_CVLAN				3
#define TB_TARGET_L2				4
#define TB_TARGET_IGMP_GROUP			5

#ifdef REGDBG

#define REG_SET(r, v) SFR_DATA_24 = (((uint32_t)v) >> 24) & 0xff; \
	SFR_DATA_16 = (((uint32_t)v) >> 16) & 0xff; \
	SFR_DATA_8 = (((uint16_t)v) >> 8 & 0xff); \
	SFR_DATA_0 = (v) & 0xff; \
	reg_write(r); \
	write_char('R'); print_byte(r >> 8); print_byte(r); write_char('-'); \
	print_byte(((v) >> 24) & 0xff); print_byte((v) >> 16 & 0xff); print_byte((v) >> 8 & 0xff); print_byte( (v) & 0xff); write_char(' ');

#define	REG_WRITE(r, v24, v16, v8, v0) SFR_DATA_24 = (v24); \
	SFR_DATA_16 = (v16); \
	SFR_DATA_8 = (v8); \
	SFR_DATA_0 = (v0); \
	reg_write(r); \
	write_char('R'); print_byte(r>>8); print_byte(r); write_char('-'); print_byte(v24); print_byte(v16); print_byte(v8); print_byte(v0); write_char(' ');
#else
#define REG_SET(r, v) SFR_DATA_24 = (((uint32_t)v) >> 24) & 0xff; \
	SFR_DATA_16 = (((uint32_t)v) >> 16) & 0xff; \
	SFR_DATA_8 = (((uint16_t)v) >> 8 & 0xff); \
	SFR_DATA_0 = (v) & 0xff; \
	reg_write(r);

#define	REG_WRITE(r, v24, v16, v8, v0) SFR_DATA_24 = (v24); \
	SFR_DATA_16 = (v16); \
	SFR_DATA_8 = (v8); \
	SFR_DATA_0 = (v0); \
	reg_write(r);
#endif

#endif
