Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Pablo\Desktop\CHS\Anyadir_perifericos\avalon_timer_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Pablo\Desktop\CHS\Anyadir_perifericos\avalon_timer_qsys\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Anyadir_perifericos/avalon_timer_qsys.qsys
Progress: Reading input file
Progress: Adding avalon_timer_0 [avalon_timer 1.0]
Progress: Parameterizing module avalon_timer_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_master_bfm_0 [altera_avalon_mm_master_bfm 17.1]
Info: altera_avalon_mm_master_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module mm_master_bfm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: avalon_timer_qsys.avalon_timer_0: Interrupt sender avalon_timer_0.interrupt_sender is not connected to an interrupt receiver
Info: avalon_timer_qsys: Generating avalon_timer_qsys "avalon_timer_qsys" for SIM_VERILOG
Info: Interconnect is inserted between master mm_master_bfm_0.m0 and slave avalon_timer_0.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_timer_0: "avalon_timer_qsys" instantiated avalon_timer "avalon_timer_0"
Info: mm_master_bfm_0: "avalon_timer_qsys" instantiated altera_avalon_mm_master_bfm "mm_master_bfm_0"
Info: mm_interconnect_0: "avalon_timer_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "avalon_timer_qsys" instantiated altera_reset_controller "rst_controller"
Info: mm_master_bfm_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_master_bfm_0_m0_translator"
Info: avalon_timer_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "avalon_timer_0_avalon_slave_translator"
Info: avalon_timer_qsys: Done "avalon_timer_qsys" with 7 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Pablo\Desktop\CHS\Anyadir_perifericos\avalon_timer_qsys\avalon_timer_qsys.spd --output-directory=C:/Users/Pablo/Desktop/CHS/Anyadir_perifericos/avalon_timer_qsys/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Pablo\Desktop\CHS\Anyadir_perifericos\avalon_timer_qsys\avalon_timer_qsys.spd --output-directory=C:/Users/Pablo/Desktop/CHS/Anyadir_perifericos/avalon_timer_qsys/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Pablo/Desktop/CHS/Anyadir_perifericos/avalon_timer_qsys/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Pablo/Desktop/CHS/Anyadir_perifericos/avalon_timer_qsys/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Pablo/Desktop/CHS/Anyadir_perifericos/avalon_timer_qsys/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Pablo/Desktop/CHS/Anyadir_perifericos/avalon_timer_qsys/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	7 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Pablo/Desktop/CHS/Anyadir_perifericos/avalon_timer_qsys/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Pablo/Desktop/CHS/Anyadir_perifericos/avalon_timer_qsys/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
