{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544048506458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544048506464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 17:21:46 2018 " "Processing started: Wed Dec 05 17:21:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544048506464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048506464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048506465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544048506879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544048506879 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "obstacle.v(35) " "Verilog HDL Module Instantiation warning at obstacle.v(35): ignored dangling comma in List of Port Connections" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544048515839 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "obstacle.v(52) " "Verilog HDL Module Instantiation warning at obstacle.v(52): ignored dangling comma in List of Port Connections" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544048515839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw Draw obstacle.v(229) " "Verilog HDL Declaration information at obstacle.v(229): object \"draw\" differs only in case from object \"Draw\" in the same scope" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544048515839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacle.v 6 6 " "Found 6 design units, including 6 entities, in source file obstacle.v" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle " "Found entity 1: obstacle" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515841 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515841 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515841 ""} { "Info" "ISGN_ENTITY_NAME" "4 rand_0 " "Found entity 4: rand_0" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515841 ""} { "Info" "ISGN_ENTITY_NAME" "5 rand_1 " "Found entity 5: rand_1" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515841 ""} { "Info" "ISGN_ENTITY_NAME" "6 random " "Found entity 6: random" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515841 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "character.v(46) " "Verilog HDL Module Instantiation warning at character.v(46): ignored dangling comma in List of Port Connections" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544048515842 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "character.v(67) " "Verilog HDL Module Instantiation warning at character.v(67): ignored dangling comma in List of Port Connections" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544048515842 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "character.v(171) " "Verilog HDL information at character.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544048515843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw Draw character.v(419) " "Verilog HDL Declaration information at character.v(419): object \"draw\" differs only in case from object \"Draw\" in the same scope" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 419 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544048515843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.v 4 4 " "Found 4 design units, including 4 entities, in source file character.v" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515843 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath1 " "Found entity 2: datapath1" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515843 ""} { "Info" "ISGN_ENTITY_NAME" "3 control1 " "Found entity 3: control1" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515843 ""} { "Info" "ISGN_ENTITY_NAME" "4 ratedivider1 " "Found entity 4: ratedivider1" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515843 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "project.v(93) " "Verilog HDL Module Instantiation warning at project.v(93): ignored dangling comma in List of Port Connections" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 93 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544048515845 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "project project.v(24) " "Verilog Module Declaration warning at project.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"project\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048515845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 5 5 " "Found 5 design units, including 5 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515846 ""} { "Info" "ISGN_ENTITY_NAME" "2 combined " "Found entity 2: combined" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515846 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_data " "Found entity 3: final_data" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515846 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515846 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_control " "Found entity 5: final_control" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(199) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(199)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(199) " "Unrecognized synthesis attribute \"init\" at sfx.v(199)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(199) " "Unrecognized synthesis attribute \"of\" at sfx.v(199)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ready sfx.v(199) " "Unrecognized synthesis attribute \"ready\" at sfx.v(199)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(199) " "Unrecognized synthesis attribute \"is\" at sfx.v(199)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(201) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(201)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(201) " "Unrecognized synthesis attribute \"init\" at sfx.v(201)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(201) " "Unrecognized synthesis attribute \"of\" at sfx.v(201)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ac97_sdata_out sfx.v(201) " "Unrecognized synthesis attribute \"ac97_sdata_out\" at sfx.v(201)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(201) " "Unrecognized synthesis attribute \"is\" at sfx.v(201)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(203) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(203)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(203) " "Unrecognized synthesis attribute \"init\" at sfx.v(203)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(203) " "Unrecognized synthesis attribute \"of\" at sfx.v(203)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ac97_synch sfx.v(203) " "Unrecognized synthesis attribute \"ac97_synch\" at sfx.v(203)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(203) " "Unrecognized synthesis attribute \"is\" at sfx.v(203)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(206) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(206)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 206 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(206) " "Unrecognized synthesis attribute \"init\" at sfx.v(206)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 206 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(206) " "Unrecognized synthesis attribute \"of\" at sfx.v(206)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 206 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "bit_count sfx.v(206) " "Unrecognized synthesis attribute \"bit_count\" at sfx.v(206)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 206 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(206) " "Unrecognized synthesis attribute \"is\" at sfx.v(206)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 206 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(208) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(208)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 208 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(208) " "Unrecognized synthesis attribute \"init\" at sfx.v(208)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 208 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(208) " "Unrecognized synthesis attribute \"of\" at sfx.v(208)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 208 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "l_cmd_v sfx.v(208) " "Unrecognized synthesis attribute \"l_cmd_v\" at sfx.v(208)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 208 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(208) " "Unrecognized synthesis attribute \"is\" at sfx.v(208)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 208 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(210) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(210)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(210) " "Unrecognized synthesis attribute \"init\" at sfx.v(210)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(210) " "Unrecognized synthesis attribute \"of\" at sfx.v(210)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "l_left_v sfx.v(210) " "Unrecognized synthesis attribute \"l_left_v\" at sfx.v(210)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(210) " "Unrecognized synthesis attribute \"is\" at sfx.v(210)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(212) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(212)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(212) " "Unrecognized synthesis attribute \"init\" at sfx.v(212)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(212) " "Unrecognized synthesis attribute \"of\" at sfx.v(212)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "l_right_v sfx.v(212) " "Unrecognized synthesis attribute \"l_right_v\" at sfx.v(212)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(212) " "Unrecognized synthesis attribute \"is\" at sfx.v(212)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(215) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(215)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 215 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(215) " "Unrecognized synthesis attribute \"init\" at sfx.v(215)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 215 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(215) " "Unrecognized synthesis attribute \"of\" at sfx.v(215)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 215 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "left_in_data sfx.v(215) " "Unrecognized synthesis attribute \"left_in_data\" at sfx.v(215)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 215 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(215) " "Unrecognized synthesis attribute \"is\" at sfx.v(215)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 215 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(217) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(217)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 217 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(217) " "Unrecognized synthesis attribute \"init\" at sfx.v(217)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 217 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(217) " "Unrecognized synthesis attribute \"of\" at sfx.v(217)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 217 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "right_in_data sfx.v(217) " "Unrecognized synthesis attribute \"right_in_data\" at sfx.v(217)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 217 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(217) " "Unrecognized synthesis attribute \"is\" at sfx.v(217)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 217 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(314) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(314)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(314) " "Unrecognized synthesis attribute \"init\" at sfx.v(314)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(314) " "Unrecognized synthesis attribute \"of\" at sfx.v(314)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "command sfx.v(314) " "Unrecognized synthesis attribute \"command\" at sfx.v(314)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(314) " "Unrecognized synthesis attribute \"is\" at sfx.v(314)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(316) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(316)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 316 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(316) " "Unrecognized synthesis attribute \"init\" at sfx.v(316)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 316 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515850 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(316) " "Unrecognized synthesis attribute \"of\" at sfx.v(316)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 316 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "command_valid sfx.v(316) " "Unrecognized synthesis attribute \"command_valid\" at sfx.v(316)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 316 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(316) " "Unrecognized synthesis attribute \"is\" at sfx.v(316)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 316 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(318) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(318)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 318 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(318) " "Unrecognized synthesis attribute \"init\" at sfx.v(318)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 318 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(318) " "Unrecognized synthesis attribute \"of\" at sfx.v(318)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 318 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "done sfx.v(318) " "Unrecognized synthesis attribute \"done\" at sfx.v(318)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 318 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(318) " "Unrecognized synthesis attribute \"is\" at sfx.v(318)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 318 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(320) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(320)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 320 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(320) " "Unrecognized synthesis attribute \"init\" at sfx.v(320)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 320 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(320) " "Unrecognized synthesis attribute \"of\" at sfx.v(320)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 320 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "old_ready sfx.v(320) " "Unrecognized synthesis attribute \"old_ready\" at sfx.v(320)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 320 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(320) " "Unrecognized synthesis attribute \"is\" at sfx.v(320)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 320 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sfx.v(322) " "Unrecognized synthesis attribute \"attribute\" at sfx.v(322)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 322 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "init sfx.v(322) " "Unrecognized synthesis attribute \"init\" at sfx.v(322)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 322 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sfx.v(322) " "Unrecognized synthesis attribute \"of\" at sfx.v(322)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 322 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "state sfx.v(322) " "Unrecognized synthesis attribute \"state\" at sfx.v(322)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 322 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sfx.v(322) " "Unrecognized synthesis attribute \"is\" at sfx.v(322)" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 322 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfx.v 8 8 " "Found 8 design units, including 8 entities, in source file sfx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sfx " "Found entity 1: sfx" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515852 ""} { "Info" "ISGN_ENTITY_NAME" "2 sound_fsm " "Found entity 2: sound_fsm" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515852 ""} { "Info" "ISGN_ENTITY_NAME" "3 ac97 " "Found entity 3: ac97" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515852 ""} { "Info" "ISGN_ENTITY_NAME" "4 ac97commands " "Found entity 4: ac97commands" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515852 ""} { "Info" "ISGN_ENTITY_NAME" "5 slash_fx " "Found entity 5: slash_fx" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515852 ""} { "Info" "ISGN_ENTITY_NAME" "6 boing_fx " "Found entity 6: boing_fx" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515852 ""} { "Info" "ISGN_ENTITY_NAME" "7 triangle_fx " "Found entity 7: triangle_fx" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515852 ""} { "Info" "ISGN_ENTITY_NAME" "8 ramp_fx " "Found entity 8: ramp_fx" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048515852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "countable obstacle.v(24) " "Verilog HDL Implicit Net warning at obstacle.v(24): created implicit net for \"countable\"" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048515852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_sample sfx.v(106) " "Verilog HDL Implicit Net warning at sfx.v(106): created implicit net for \"next_sample\"" {  } { { "sfx.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048515852 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(140) " "Verilog HDL Instantiation warning at project.v(140): instance has no name" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 140 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1544048515854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544048515940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544048515973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048515973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048515983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544048515983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048515984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE star.mif " "Parameter \"INIT_FILE\" = \"star.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516021 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544048516021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4m1 " "Found entity 1: altsyncram_j4m1" {  } { { "db/altsyncram_j4m1.tdf" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048516061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048516061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j4m1:auto_generated " "Elaborating entity \"altsyncram_j4m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j4m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048516104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048516104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j4m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j4m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_j4m1.tdf" "decode2" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048516143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048516143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j4m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j4m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_j4m1.tdf" "rden_decode_b" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048516183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048516183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j4m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j4m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_j4m1.tdf" "mux3" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048516195 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544048516195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544048516225 ""}  } { { "vga_pll.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544048516225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048516267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048516267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544048516278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544048516278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined combined:c1 " "Elaborating entity \"combined\" for hierarchy \"combined:c1\"" {  } { { "project.v" "c1" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_data combined:c1\|final_data:d0 " "Elaborating entity \"final_data\" for hierarchy \"combined:c1\|final_data:d0\"" {  } { { "project.v" "d0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character combined:c1\|final_data:d0\|character:c0 " "Elaborating entity \"character\" for hierarchy \"combined:c1\|final_data:d0\|character:c0\"" {  } { { "project.v" "c0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath1 combined:c1\|final_data:d0\|character:c0\|datapath1:d0 " "Elaborating entity \"datapath1\" for hierarchy \"combined:c1\|final_data:d0\|character:c0\|datapath1:d0\"" {  } { { "character.v" "d0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 character.v(105) " "Verilog HDL assignment warning at character.v(105): truncated value with size 32 to match size of target (1)" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544048516317 "|project|combined:c1|final_data:d0|character:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 character.v(145) " "Verilog HDL assignment warning at character.v(145): truncated value with size 32 to match size of target (1)" {  } { { "character.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544048516317 "|project|combined:c1|final_data:d0|character:c0|datapath1:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control1 combined:c1\|final_data:d0\|character:c0\|control1:c0 " "Elaborating entity \"control1\" for hierarchy \"combined:c1\|final_data:d0\|character:c0\|control1:c0\"" {  } { { "character.v" "c0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obstacle combined:c1\|final_data:d0\|obstacle:b0 " "Elaborating entity \"obstacle\" for hierarchy \"combined:c1\|final_data:d0\|obstacle:b0\"" {  } { { "project.v" "b0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath combined:c1\|final_data:d0\|obstacle:b0\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"combined:c1\|final_data:d0\|obstacle:b0\|datapath:d0\"" {  } { { "obstacle.v" "d0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 19 obstacle.v(83) " "Verilog HDL assignment warning at obstacle.v(83): truncated value with size 22 to match size of target (19)" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544048516322 "|project|combined:c1|final_data:d0|obstacle:b0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 19 obstacle.v(87) " "Verilog HDL assignment warning at obstacle.v(87): truncated value with size 22 to match size of target (19)" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544048516323 "|project|combined:c1|final_data:d0|obstacle:b0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obstacle.v(94) " "Verilog HDL assignment warning at obstacle.v(94): truncated value with size 32 to match size of target (1)" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544048516323 "|project|combined:c1|final_data:d0|obstacle:b0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 obstacle.v(149) " "Verilog HDL assignment warning at obstacle.v(149): truncated value with size 32 to match size of target (1)" {  } { { "obstacle.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544048516323 "|project|combined:c1|final_data:d0|obstacle:b0|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random combined:c1\|final_data:d0\|obstacle:b0\|datapath:d0\|random:m0 " "Elaborating entity \"random\" for hierarchy \"combined:c1\|final_data:d0\|obstacle:b0\|datapath:d0\|random:m0\"" {  } { { "obstacle.v" "m0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_0 combined:c1\|final_data:d0\|obstacle:b0\|datapath:d0\|random:m0\|rand_0:o1 " "Elaborating entity \"rand_0\" for hierarchy \"combined:c1\|final_data:d0\|obstacle:b0\|datapath:d0\|random:m0\|rand_0:o1\"" {  } { { "obstacle.v" "o1" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_1 combined:c1\|final_data:d0\|obstacle:b0\|datapath:d0\|random:m0\|rand_1:o2 " "Elaborating entity \"rand_1\" for hierarchy \"combined:c1\|final_data:d0\|obstacle:b0\|datapath:d0\|random:m0\|rand_1:o2\"" {  } { { "obstacle.v" "o2" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control combined:c1\|final_data:d0\|obstacle:b0\|control:c0 " "Elaborating entity \"control\" for hierarchy \"combined:c1\|final_data:d0\|obstacle:b0\|control:c0\"" {  } { { "obstacle.v" "c0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_control combined:c1\|final_control:comb_3 " "Elaborating entity \"final_control\" for hierarchy \"combined:c1\|final_control:comb_3\"" {  } { { "project.v" "comb_3" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h0\"" {  } { { "project.v" "h0" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048516334 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "combined:c1\|final_data:d0\|obstacle:b0\|delay\[25\] " "Net \"combined:c1\|final_data:d0\|obstacle:b0\|delay\[25\]\" is missing source, defaulting to GND" {  } { { "obstacle.v" "delay\[25\]" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544048516377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "combined:c1\|final_data:d0\|obstacle:b0\|delay\[24\] " "Net \"combined:c1\|final_data:d0\|obstacle:b0\|delay\[24\]\" is missing source, defaulting to GND" {  } { { "obstacle.v" "delay\[24\]" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544048516377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "combined:c1\|final_data:d0\|obstacle:b0\|delay\[23\] " "Net \"combined:c1\|final_data:d0\|obstacle:b0\|delay\[23\]\" is missing source, defaulting to GND" {  } { { "obstacle.v" "delay\[23\]" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544048516377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "combined:c1\|final_data:d0\|obstacle:b0\|delay\[22\] " "Net \"combined:c1\|final_data:d0\|obstacle:b0\|delay\[22\]\" is missing source, defaulting to GND" {  } { { "obstacle.v" "delay\[22\]" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544048516377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "combined:c1\|final_data:d0\|obstacle:b0\|delay\[21\] " "Net \"combined:c1\|final_data:d0\|obstacle:b0\|delay\[21\]\" is missing source, defaulting to GND" {  } { { "obstacle.v" "delay\[21\]" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544048516377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "combined:c1\|final_data:d0\|obstacle:b0\|delay\[20\] " "Net \"combined:c1\|final_data:d0\|obstacle:b0\|delay\[20\]\" is missing source, defaulting to GND" {  } { { "obstacle.v" "delay\[20\]" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544048516377 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "combined:c1\|final_data:d0\|obstacle:b0\|delay\[19\] " "Net \"combined:c1\|final_data:d0\|obstacle:b0\|delay\[19\]\" is missing source, defaulting to GND" {  } { { "obstacle.v" "delay\[19\]" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1544048516377 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1544048516377 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544048516895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544048517034 "|project|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544048517034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544048517130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544048517409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048517448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544048517580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544048517580 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1544048517633 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1544048517633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544048517682 "|project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544048517682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "426 " "Implemented 426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544048517684 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544048517684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "352 " "Implemented 352 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544048517684 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544048517684 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544048517684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544048517684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544048517710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 17:21:57 2018 " "Processing ended: Wed Dec 05 17:21:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544048517710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544048517710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544048517710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544048517710 ""}
