read -sv run_verilog_mid/adder_32b_17_68_d732596fb0f70d1750b4a899f3b799b1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_68_d732596fb0f70d1750b4a899f3b799b1_yosys.v
