package pl.edu.agh.states;

import pl.edu.agh.logic.CellState;

public enum WireElectronState implements CellState
{
	VOID,WIRE,ELECTRON_HEAD,ELECTRON_TAIL
}