*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203429 heartbeat IPC: 3.12166 cumulative IPC: 3.12166 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712254 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 0 min 56 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6963687 (Simulation time: 0 hr 1 min 9 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 45468456 heartbeat IPC: 0.251533 cumulative IPC: 0.129854 (Simulation time: 0 hr 1 min 46 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 124349766 heartbeat IPC: 0.126773 cumulative IPC: 0.127783 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 203234964 heartbeat IPC: 0.126766 cumulative IPC: 0.127375 (Simulation time: 0 hr 4 min 14 sec) 
Finished CPU 0 instructions: 25000001 cycles: 196271277 cumulative IPC: 0.127375 (Simulation time: 0 hr 4 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.127375 instructions: 25000001 cycles: 196271277
cpu0_DTLB TOTAL     ACCESS:    5782869  HIT:    5049087  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4555229  HIT:    4077254  MISS:     477975
cpu0_DTLB RFO       ACCESS:    1227640  HIT:     971833  MISS:     255807
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8726 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477975  HIT:     310194  MISS:     167781
cpu0_STLB RFO       ACCESS:     255807  HIT:      86930  MISS:     168877
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4351 cycles
cpu0_L1D TOTAL     ACCESS:    6851213  HIT:    4764516  MISS:    2086697
cpu0_L1D LOAD      ACCESS:    5224656  HIT:    3150385  MISS:    2074271
cpu0_L1D RFO       ACCESS:    1299470  HIT:    1288438  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327087  HIT:     325693  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 181.056 cycles
cpu0_L2C TOTAL     ACCESS:    4546675  HIT:    2187061  MISS:    2359614
cpu0_L2C LOAD      ACCESS:    2074271  HIT:     181221  MISS:    1893050
cpu0_L2C RFO       ACCESS:      11032  HIT:         96  MISS:      10936
cpu0_L2C PREFETCH  ACCESS:    1811157  HIT:    1355599  MISS:     455558
cpu0_L2C WRITEBACK ACCESS:     648821  HIT:     648801  MISS:         20
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1344  MISS:         50
cpu0_L2C PREFETCH  REQUESTED:    2172389  ISSUED:    1873806  USEFUL:     282155  USELESS:     173475
cpu0_L2C AVERAGE MISS LATENCY: 179.174 cycles
LLC TOTAL     ACCESS:    2997367  HIT:    1492489  MISS:    1504878
LLC LOAD      ACCESS:    1893050  HIT:     577689  MISS:    1315361
LLC RFO       ACCESS:      10936  HIT:        447  MISS:      10489
LLC PREFETCH  ACCESS:     455793  HIT:     276842  MISS:     178951
LLC WRITEBACK ACCESS:     637538  HIT:     637499  MISS:         39
LLC TRANSLATION ACCESS:         50  HIT:         12  MISS:         38
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 248.124 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      62418  ROW_BUFFER_MISS:    1441786
 DBUS AVG_CONGESTED_CYCLE:    3.95834
 WQ ROW_BUFFER_HIT:       1031  ROW_BUFFER_MISS:     557679  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 21.6321
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

