Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\shiftreg_nonoverlap_clkgen.v" into library work
Parsing module <shiftreg_nonoverlap_clkgen>.
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\freqchng_mux.v" into library work
Parsing module <freqchng_mux>.
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\freqchng_clkgen.v" into library work
Parsing module <freqchng_clkgen>.
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Shichen Lu\MB_top_syncedClocks\top.v" Line 40: Port RESET is not connected to this instance

Elaborating module <top>.

Elaborating module <freqchng_clkgen>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=4,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=125,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=63,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=25,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=13,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DIVIDE=6,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DIVIDE=3,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.

Elaborating module <freqchng_mux>.

Elaborating module <BUFGMUX(CLK_SEL_TYPE="SYNC")>.

Elaborating module <shiftreg_nonoverlap_clkgen(SR_MOD_INIT_1=16'b1111111111110000,SR_MOD_INIT_2=16'b0,SR_MODL_INIT=32'b11111111111111110000000000000000)>.

Elaborating module <SRLC16E(INIT=16'b1111111111110000)>.

Elaborating module <SRLC16E(INIT=16'b0)>.
WARNING:HDLCompiler:1127 - "D:\Shichen Lu\MB_top_syncedClocks\shiftreg_nonoverlap_clkgen.v" Line 56: Assignment to Q15 ignored, since the identifier is never used

Elaborating module <SRLC32E(INIT=32'b11111111111111110000000000000000)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.
WARNING:HDLCompiler:552 - "D:\Shichen Lu\MB_top_syncedClocks\top.v" Line 40: Input port RESET is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\top.v".
        SR_MOD_INIT_1 = 16'b1111111111110000
        SR_MOD_INIT_2 = 16'b0000000000000000
        SR_MODL_INIT = 32'b11111111111111110000000000000000
WARNING:Xst:2898 - Port 'RESET', unconnected in block instance 'freqchng', is tied to GND.
INFO:Xst:3210 - "D:\Shichen Lu\MB_top_syncedClocks\top.v" line 40: Output port <LOCKED> of the instance <freqchng> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <freqchng_clkgen>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\freqchng_clkgen.v".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <freqchng_clkgen> synthesized.

Synthesizing Unit <freqchng_mux>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\freqchng_mux.v".
    Summary:
	no macro.
Unit <freqchng_mux> synthesized.

Synthesizing Unit <shiftreg_nonoverlap_clkgen>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\shiftreg_nonoverlap_clkgen.v".
        SR_MOD_INIT_1 = 16'b1111111111110000
        SR_MOD_INIT_2 = 16'b0000000000000000
        SR_MODL_INIT = 32'b11111111111111110000000000000000
    Summary:
	no macro.
Unit <shiftreg_nonoverlap_clkgen> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance freqchng/pll_base_inst in unit freqchng/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5
#      GND                         : 1
#      INV                         : 3
#      VCC                         : 1
# FlipFlops/Latches                : 3
#      ODDR2                       : 3
# Shift Registers                  : 3
#      SRLC16E                     : 2
#      SRLC32E                     : 1
# Clock Buffers                    : 7
#      BUFG                        : 2
#      BUFGMUX                     : 5
# IO Buffers                       : 12
#      IBUF                        : 8
#      IBUFG                       : 1
#      OBUF                        : 3
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:               3  out of  30064     0%  
 Number of Slice LUTs:                    6  out of  15032     0%  
    Number used as Logic:                 3  out of  15032     0%  
    Number used as Memory:                3  out of   3664     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      9
   Number with an unused Flip Flop:       6  out of      9    66%  
   Number with an unused LUT:             3  out of      9    33%  
   Number of fully used LUT-FF pairs:     0  out of      9     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    250     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
W_CLK_MOD                          | NONE(ODDR2_CLK_MOD_buf) | 2     |
W_CLKN_MOD                         | NONE(ODDR2_CLKN_MOD_buf)| 2     |
W_CLKL_MOD                         | NONE(ODDR2_CLKL_MOD_buf)| 2     |
freqmux/W_freq0123                 | BUFGMUX                 | 3     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.313ns (Maximum Frequency: 761.615MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 1.872ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'freqmux/W_freq0123'
  Clock period: 1.313ns (frequency: 761.615MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.313ns (Levels of Logic = 0)
  Source:            tpno/shiftreg_mod1 (FF)
  Destination:       tpno/shiftreg_mod2 (FF)
  Source Clock:      freqmux/W_freq0123 rising
  Destination Clock: freqmux/W_freq0123 rising

  Data Path: tpno/shiftreg_mod1 to tpno/shiftreg_mod2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q15      1   1.313   0.000  tpno/shiftreg_mod1 (tpno/W_SRL_CASCADE)
     SRLC16E:D                -0.060          tpno/shiftreg_mod2
    ----------------------------------------
    Total                      1.313ns (1.313ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freqmux/W_freq0123'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            W_PHASE_SEL<4> (PAD)
  Destination:       tpno/shiftreg_modl (FF)
  Destination Clock: freqmux/W_freq0123 rising

  Data Path: W_PHASE_SEL<4> to tpno/shiftreg_modl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  W_PHASE_SEL_4_IBUF (W_PHASE_SEL_4_IBUF)
     SRLC32E:A4                0.000          tpno/shiftreg_modl
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 1)
  Source:            W_FREQ_SEL<0> (PAD)
  Destination:       freqmux/MUX_0c:S (PAD)

  Data Path: W_FREQ_SEL<0> to freqmux/MUX_0c:S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  W_FREQ_SEL_0_IBUF (W_FREQ_SEL_0_IBUF)
    BUFGMUX:S                  0.000          freqmux/MUX_0c
    ----------------------------------------
    Total                      1.872ns (1.222ns logic, 0.650ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock freqmux/W_freq0123
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
freqmux/W_freq0123|    1.313|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.76 secs
 
--> 

Total memory usage is 256176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

