<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/hlocal/MIPSMulticiclo/TestBenchMIPSMulticiclo_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testbenchmipsmulticiclo" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="15" />
   <wvobject fp_name="/testbenchmipsmulticiclo/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/UC/currentstate" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">currentstate</obj_property>
      <obj_property name="ObjectShortName">currentstate</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/ir" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ir[31:0]</obj_property>
      <obj_property name="ObjectShortName">ir[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">b[31:0]</obj_property>
      <obj_property name="ObjectShortName">b[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/salidaalu" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">salidaalu[31:0]</obj_property>
      <obj_property name="ObjectShortName">salidaalu[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/aluout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">aluout[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluout[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/banco_registros/bancoderegistros[4]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[4]</obj_property>
      <obj_property name="ObjectShortName">bancoderegistros[4]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/banco_registros/bancoderegistros[3]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[3]</obj_property>
      <obj_property name="ObjectShortName">bancoderegistros[3]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/banco_registros/bancoderegistros[2]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[2]</obj_property>
      <obj_property name="ObjectShortName">bancoderegistros[2]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/banco_registros/bancoderegistros[1]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[1]</obj_property>
      <obj_property name="ObjectShortName">bancoderegistros[1]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbenchmipsmulticiclo/uut/RD/banco_registros/bancoderegistros[0]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[0]</obj_property>
      <obj_property name="ObjectShortName">bancoderegistros[0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
