#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x562827248fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x562827249170 .scope module, "uart_rx" "uart_rx" 3 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RSTi";
    .port_info 2 /INPUT 1 "RXi";
    .port_info 3 /INPUT 1 "BAUD_RATE_RDi";
    .port_info 4 /INPUT 1 "BAUD_RATE_WEi";
    .port_info 5 /INPUT 32 "BAUD_RATEi";
    .port_info 6 /OUTPUT 1 "DONEo";
    .port_info 7 /OUTPUT 1 "READYo";
    .port_info 8 /OUTPUT 8 "DATAo";
P_0x56282723aaf0 .param/l "DATA_WDTH" 0 3 15, +C4<00000000000000000000000000001000>;
P_0x56282723ab30 .param/l "FREQ_CLK" 0 3 14, +C4<00000101111101011110000100000000>;
enum0x56282720cbd0 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "RECEIVE" 2'b10,
   "STOP" 2'b11
 ;
o0x7f13aedae228 .functor BUFZ 1, C4<z>; HiZ drive
v0x56282727b4b0_0 .net "BAUD_RATE_RDi", 0 0, o0x7f13aedae228;  0 drivers
o0x7f13aedae318 .functor BUFZ 1, C4<z>; HiZ drive
v0x56282727b580_0 .net "BAUD_RATE_WEi", 0 0, o0x7f13aedae318;  0 drivers
o0x7f13aedae648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56282727b650_0 .net "BAUD_RATEi", 31 0, o0x7f13aedae648;  0 drivers
o0x7f13aedae018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56282727b720_0 .net "CLKip", 0 0, o0x7f13aedae018;  0 drivers
v0x56282727b7c0_0 .var "DATAo", 7 0;
v0x56282727b880_0 .var "DONEo", 0 0;
v0x56282727b940_0 .var "READYo", 0 0;
o0x7f13aedae408 .functor BUFZ 1, C4<z>; HiZ drive
v0x56282727ba00_0 .net "RSTi", 0 0, o0x7f13aedae408;  0 drivers
o0x7f13aedae528 .functor BUFZ 1, C4<z>; HiZ drive
v0x56282727baa0_0 .net "RXi", 0 0, o0x7f13aedae528;  0 drivers
v0x56282727bb70_0 .var "STATE", 1 0;
v0x56282727bc10_0 .var/2u "baud_rate", 31 0;
v0x56282727bd00_0 .net "baud_rate_read", 0 0, v0x562827279a00_0;  1 drivers
v0x56282727bda0_0 .net "baud_rate_we", 0 0, v0x56282727a010_0;  1 drivers
v0x56282727be90_0 .var/2u "bit_cntr", 31 0;
v0x56282727bf50_0 .var "bit_idx", 2 0;
v0x56282727c030_0 .net/2u "br", 31 0, L_0x56282727ca30;  1 drivers
v0x56282727c110_0 .var/2u "clk_count", 31 0;
v0x56282727c300_0 .var "data", 7 0;
v0x56282727c3e0_0 .var "done", 0 0;
v0x56282727c4a0_0 .var/2u "half_bit_cntr", 31 0;
v0x56282727c580_0 .var "half_rx_strb", 0 0;
v0x56282727c640_0 .var "ready", 0 0;
v0x56282727c700_0 .net "rst", 0 0, v0x56282727a9a0_0;  1 drivers
v0x56282727c7a0_0 .net "rx", 0 0, v0x56282727af30_0;  1 drivers
v0x56282727c840_0 .var "rx_strb", 0 0;
E_0x562827249bc0 .event edge, v0x56282727c300_0, v0x56282727c640_0, v0x56282727c3e0_0;
E_0x562827249e80 .event edge, v0x56282727b650_0;
L_0x56282727ca30 .cast/2 32, v0x562827253490_0;
S_0x562827247a60 .scope module, "baud_rate_mem" "mem" 3 54, 4 10 0, S_0x562827249170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RDi";
    .port_info 2 /INPUT 1 "WEi";
    .port_info 3 /INPUT 32 "DATAi";
    .port_info 4 /OUTPUT 32 "Qo";
P_0x562827247c40 .param/l "DATA_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
v0x562827252cb0_0 .net "CLKip", 0 0, o0x7f13aedae018;  alias, 0 drivers
v0x562827252fe0_0 .net "DATAi", 31 0, v0x56282727bc10_0;  1 drivers
v0x562827253490_0 .var "Qo", 31 0;
v0x5628272537c0_0 .net "RDi", 0 0, v0x562827279a00_0;  alias, 1 drivers
v0x562827253c70_0 .net "WEi", 0 0, v0x56282727a010_0;  alias, 1 drivers
v0x562827253fa0_0 .var "ram", 31 0;
E_0x56282724ad30 .event posedge, v0x562827252cb0_0;
S_0x5628272796f0 .scope module, "br_rd_stab" "sync" 3 51, 5 10 0, S_0x562827249170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x562827254520_0 .net "CLKip", 0 0, o0x7f13aedae018;  alias, 0 drivers
v0x562827279960_0 .net "SIGi", 0 0, o0x7f13aedae228;  alias, 0 drivers
v0x562827279a00_0 .var "SIGo", 0 0;
v0x562827279b00_0 .var "meta_sig", 0 0;
S_0x562827279c00 .scope module, "br_we_stab" "sync" 3 50, 5 10 0, S_0x562827249170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x562827279e60_0 .net "CLKip", 0 0, o0x7f13aedae018;  alias, 0 drivers
v0x562827279f50_0 .net "SIGi", 0 0, o0x7f13aedae318;  alias, 0 drivers
v0x56282727a010_0 .var "SIGo", 0 0;
v0x56282727a0e0_0 .var "meta_sig", 0 0;
S_0x56282727a1e0 .scope begin, "calc_bit_value" "calc_bit_value" 3 72, 3 72 0, S_0x562827249170;
 .timescale -9 -12;
S_0x56282727a3c0 .scope begin, "fsm_uart_rx" "fsm_uart_rx" 3 125, 3 125 0, S_0x562827249170;
 .timescale -9 -12;
S_0x56282727a5f0 .scope module, "rst_stab" "sync" 3 49, 5 10 0, S_0x562827249170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x56282727a820_0 .net "CLKip", 0 0, o0x7f13aedae018;  alias, 0 drivers
v0x56282727a8e0_0 .net "SIGi", 0 0, o0x7f13aedae408;  alias, 0 drivers
v0x56282727a9a0_0 .var "SIGo", 0 0;
v0x56282727aa40_0 .var "meta_sig", 0 0;
S_0x56282727ab80 .scope module, "rx_stab" "sync" 3 48, 5 10 0, S_0x562827249170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x56282727adb0_0 .net "CLKip", 0 0, o0x7f13aedae018;  alias, 0 drivers
v0x56282727ae70_0 .net "SIGi", 0 0, o0x7f13aedae528;  alias, 0 drivers
v0x56282727af30_0 .var "SIGo", 0 0;
v0x56282727b000_0 .var "meta_sig", 0 0;
S_0x56282727b140 .scope begin, "set_out" "set_out" 3 178, 3 178 0, S_0x562827249170;
 .timescale -9 -12;
S_0x56282727b2d0 .scope begin, "strobe_logic" "strobe_logic" 3 79, 3 79 0, S_0x562827249170;
 .timescale -9 -12;
S_0x5628272478d0 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 6 1;
 .timescale -9 -12;
    .scope S_0x56282727ab80;
T_0 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x56282727ae70_0;
    %assign/vec4 v0x56282727b000_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56282727ab80;
T_1 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x56282727b000_0;
    %assign/vec4 v0x56282727af30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56282727a5f0;
T_2 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x56282727a8e0_0;
    %assign/vec4 v0x56282727aa40_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56282727a5f0;
T_3 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x56282727aa40_0;
    %assign/vec4 v0x56282727a9a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562827279c00;
T_4 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x562827279f50_0;
    %assign/vec4 v0x56282727a0e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562827279c00;
T_5 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x56282727a0e0_0;
    %assign/vec4 v0x56282727a010_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5628272796f0;
T_6 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x562827279960_0;
    %assign/vec4 v0x562827279b00_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5628272796f0;
T_7 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x562827279b00_0;
    %assign/vec4 v0x562827279a00_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562827247a60;
T_8 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x562827253c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x562827252fe0_0;
    %assign/vec4 v0x562827253fa0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562827247a60;
T_9 ;
    %wait E_0x56282724ad30;
    %load/vec4 v0x5628272537c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x562827253fa0_0;
    %assign/vec4 v0x562827253490_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x562827249170;
T_10 ;
Ewait_0 .event/or E_0x562827249e80, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x56282727a1e0;
    %jmp t_0;
    .scope S_0x56282727a1e0;
t_1 ;
    %load/vec4 v0x56282727b650_0;
    %cast2;
    %store/vec4 v0x56282727bc10_0, 0, 32;
    %pushi/vec4 100000000, 0, 32;
    %load/vec4 v0x56282727bc10_0;
    %div;
    %cast2;
    %store/vec4 v0x56282727be90_0, 0, 32;
    %load/vec4 v0x56282727be90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v0x56282727c4a0_0, 0, 32;
    %end;
    .scope S_0x562827249170;
t_0 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x562827249170;
T_11 ;
    %wait E_0x56282724ad30;
    %fork t_3, S_0x56282727b2d0;
    %jmp t_2;
    .scope S_0x56282727b2d0;
t_3 ;
    %load/vec4 v0x56282727bb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56282727bb70_0, 0;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56282727c580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56282727c840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56282727bf50_0, 0;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x56282727c110_0;
    %load/vec4 v0x56282727c4a0_0;
    %cmp/e;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56282727c580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56282727c580_0, 0;
    %load/vec4 v0x56282727c110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %dup/vec4;
    %store/vec4 v0x56282727c110_0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
T_11.7 ;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x56282727c110_0;
    %load/vec4 v0x56282727be90_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56282727c840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56282727c840_0, 0;
    %load/vec4 v0x56282727c110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %dup/vec4;
    %store/vec4 v0x56282727c110_0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
T_11.9 ;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x56282727c110_0;
    %load/vec4 v0x56282727be90_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56282727c840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56282727c840_0, 0;
    %load/vec4 v0x56282727c110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %dup/vec4;
    %store/vec4 v0x56282727c110_0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
T_11.11 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x562827249170;
t_2 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x562827249170;
T_12 ;
    %wait E_0x56282724ad30;
    %fork t_5, S_0x56282727a3c0;
    %jmp t_4;
    .scope S_0x56282727a3c0;
t_5 ;
    %load/vec4 v0x56282727c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56282727bf50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56282727c110_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x56282727bb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56282727bb70_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56282727c640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56282727c3e0_0, 0;
    %load/vec4 v0x56282727c7a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x56282727c7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %assign/vec4 v0x56282727bb70_0, 0;
T_12.8 ;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56282727c640_0, 0;
    %load/vec4 v0x56282727c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x56282727c7a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x56282727c7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.16, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.17, 8;
T_12.16 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_12.17, 8;
 ; End of false expr.
    %blend;
T_12.17;
    %assign/vec4 v0x56282727bb70_0, 0;
T_12.14 ;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56282727bb70_0, 0;
T_12.13 ;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x56282727c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x56282727c7a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x56282727bf50_0;
    %assign/vec4/off/d v0x56282727c300_0, 4, 5;
    %load/vec4 v0x56282727bf50_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_12.20, 5;
    %load/vec4 v0x56282727bf50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56282727bf50_0, 0;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56282727bf50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56282727bb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56282727c3e0_0, 0;
T_12.21 ;
    %jmp T_12.19;
T_12.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56282727bb70_0, 0;
T_12.19 ;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x56282727c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %load/vec4 v0x56282727c840_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %assign/vec4 v0x56282727bb70_0, 0;
T_12.22 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
T_12.1 ;
    %end;
    .scope S_0x562827249170;
t_4 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x562827249170;
T_13 ;
Ewait_1 .event/or E_0x562827249bc0, E_0x0;
    %wait Ewait_1;
    %fork t_7, S_0x56282727b140;
    %jmp t_6;
    .scope S_0x56282727b140;
t_7 ;
    %load/vec4 v0x56282727c300_0;
    %store/vec4 v0x56282727b7c0_0, 0, 8;
    %load/vec4 v0x56282727c640_0;
    %store/vec4 v0x56282727b940_0, 0, 1;
    %load/vec4 v0x56282727c3e0_0;
    %store/vec4 v0x56282727b880_0, 0, 1;
    %end;
    .scope S_0x562827249170;
t_6 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5628272478d0;
T_14 ;
    %vpi_call/w 6 3 "$dumpfile", "/home/imp/work/uart/test/../test/build/uart_rx/uart_rx.fst" {0 0 0};
    %vpi_call/w 6 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562827249170 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/home/imp/work/uart/test/../src/uart_rx.sv";
    "/home/imp/work/uart/test/../src/uart_rx_mem.sv";
    "/home/imp/work/uart/test/../src/sync.sv";
    "/home/imp/work/uart/test/../test/build/uart_rx/cocotb_iverilog_dump.v";
