\hypertarget{nm__bus__wrapper__sama5d2_8c}{}\section{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.c File Reference}
\label{nm__bus__wrapper__sama5d2_8c}\index{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}}


S\+PI bus wrapper for S\+A\+M\+A5\+D2 microcontrollers.  


{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include $<$string.\+h$>$}\newline
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}peripherals/pio.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}peripherals/pmc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bsp/include/nm\+\_\+bsp.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}common/include/nm\+\_\+common.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bus\+\_\+wrapper/include/nm\+\_\+bus\+\_\+wrapper.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{nm__bus__wrapper__sama5d2_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}~4096
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{nm__bus__wrapper__stm32l4xx_8c_a38e2250244d3f7799048819b9aed0b1e}{tx\+Buffer} \mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]} \hyperlink{nm__bus__wrapper__sama5d2_8c_a4800c370a09ccf6545ed1d9bd877ac80}{\+\_\+\+\_\+attribute\+\_\+\+\_\+} ((aligned(4), \+\_\+\+\_\+section\+\_\+\+\_\+(\char`\"{}.region\+\_\+ddr\+\_\+nocache\char`\"{})))
\item 
static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__sama5d2_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\+\_\+rw} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Mosi, \hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Miso, \hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16} u16\+Sz)
\begin{DoxyCompactList}\small\item\em S\+PI transfer. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__sama5d2_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}{nm\+\_\+bus\+\_\+init} (void $\ast$pvinit)
\begin{DoxyCompactList}\small\item\em S\+PI bus initialization. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__sama5d2_8c_aa98500dc13748397906e03440fb3892a}{nm\+\_\+bus\+\_\+ioctl} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} u8\+Cmd, void $\ast$pv\+Parameter)
\begin{DoxyCompactList}\small\item\em I\+O\+C\+TL command processing. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__sama5d2_8c_a577ad43e9d464f7309b5ffa75f4ae15a}{nm\+\_\+bus\+\_\+deinit} (void)
\begin{DoxyCompactList}\small\item\em S\+PI bus deinitialization. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} \hyperlink{nm__bus__wrapper__sama5d2_8c_ae7dfa29166b4111ca6c3e3bab953eb79}{egstr\+Nm\+Bus\+Capabilities}
\begin{DoxyCompactList}\small\item\em Bus capabilities information. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI bus wrapper for S\+A\+M\+A5\+D2 microcontrollers. 

\hypertarget{pic32mz__ef__curiosity_8h_License}{}\subsection{License}\label{pic32mz__ef__curiosity_8h_License}
S\+P\+D\+X-\/\+License-\/\+Identifier\+: G\+P\+L-\/2.\+0-\/or-\/later

Copyright (C) 2010-\/2019 Oryx Embedded S\+A\+RL. All rights reserved.

This program is free software; you can redistribute it and/or modify it under the terms of the G\+NU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but W\+I\+T\+H\+O\+UT A\+NY W\+A\+R\+R\+A\+N\+TY; without even the implied warranty of M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY or F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE. See the G\+NU General Public License for more details.

You should have received a copy of the G\+NU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-\/1301, U\+SA.

\begin{DoxyAuthor}{Author}
Oryx Embedded S\+A\+RL (www.\+oryx-\/embedded.\+com) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+9.\+6 
\end{DoxyVersion}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__sama5d2_8c_afbc973888cb214292ecd9094a69adf68}\label{nm__bus__wrapper__sama5d2_8c_afbc973888cb214292ecd9094a69adf68}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}!N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}}
\index{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}!nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}}
\subsubsection{\texorpdfstring{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}{NM\_BUS\_MAX\_TRX\_SZ}}
{\footnotesize\ttfamily \#define N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ~4096}



Definition at line 40 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c.



\subsection{Function Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__sama5d2_8c_a4800c370a09ccf6545ed1d9bd877ac80}\label{nm__bus__wrapper__sama5d2_8c_a4800c370a09ccf6545ed1d9bd877ac80}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}!\+\_\+\+\_\+attribute\+\_\+\+\_\+@{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}
\index{\+\_\+\+\_\+attribute\+\_\+\+\_\+@{\+\_\+\+\_\+attribute\+\_\+\+\_\+}!nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+attribute\+\_\+\+\_\+()}{\_\_attribute\_\_()}}
{\footnotesize\ttfamily static \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{nm__bus__wrapper__stm32l4xx_8c_a38e2250244d3f7799048819b9aed0b1e}{tx\+Buffer} \mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]} \+\_\+\+\_\+attribute\+\_\+\+\_\+ (\begin{DoxyParamCaption}\item[{(aligned(4), \+\_\+\+\_\+section\+\_\+\+\_\+(\char`\"{}.region\+\_\+ddr\+\_\+nocache\char`\"{}))}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}

\mbox{\Hypertarget{nm__bus__wrapper__sama5d2_8c_a577ad43e9d464f7309b5ffa75f4ae15a}\label{nm__bus__wrapper__sama5d2_8c_a577ad43e9d464f7309b5ffa75f4ae15a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}!nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}}
\index{nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}!nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+deinit()}{nm\_bus\_deinit()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+deinit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



S\+PI bus deinitialization. 

De-\/initialize the bus wrapper.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 297 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c.


\begin{DoxyCode}
298 \{
299    \textcolor{comment}{//Not implemented}
300    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
301 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__sama5d2_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}\label{nm__bus__wrapper__sama5d2_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}!nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}}
\index{nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}!nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+init()}{nm\_bus\_init()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+init (\begin{DoxyParamCaption}\item[{void $\ast$}]{pvinit }\end{DoxyParamCaption})}



S\+PI bus initialization. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 203 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c.


\begin{DoxyCode}
204 \{
205    \hyperlink{group__DataT_ga100e7c691a47d6978527c479a0158245}{uint32} div;
206    \textcolor{keyword}{const} \textcolor{keyword}{struct }\_pin spiSckPin = CONF\_WILC\_SCK\_PIN;
207    \textcolor{keyword}{const} \textcolor{keyword}{struct }\_pin spiMosiPin = CONF\_WILC\_MOSI\_PIN;
208    \textcolor{keyword}{const} \textcolor{keyword}{struct }\_pin spiMisoPin = CONF\_WILC\_MISO\_PIN;
209 
210    \textcolor{comment}{//Enable SPI peripheral clock}
211    pmc\_enable\_peripheral(CONF\_WILC\_SPI\_ID);
212    \textcolor{comment}{//Enable XDMAC peripheral clock}
213    pmc\_enable\_peripheral(ID\_XDMAC0);
214 
215    \textcolor{comment}{//Configure SCK pin}
216    pio\_configure(&spiSckPin, 1);
217    \textcolor{comment}{//Configure MOSI pin}
218    pio\_configure(&spiMosiPin, 1);
219    \textcolor{comment}{//Configure MISO pin}
220    pio\_configure(&spiMisoPin, 1);
221 
222    \textcolor{comment}{//Disable SPI module}
223    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_SPIDIS;
224    \textcolor{comment}{//Reset SPI module}
225    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_SWRST;
226    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_SWRST;
227 
228    \textcolor{comment}{//Enable FIFOs}
229    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_FIFOEN;
230 
231    \textcolor{comment}{//Master mode operation}
232    CONF\_WILC\_SPI->SPI\_MR = SPI\_MR\_MODFDIS | SPI\_MR\_MSTR;
233 
234    \textcolor{comment}{//Calculate clock divider}
235    div = pmc\_get\_peripheral\_clock(CONF\_WILC\_SPI\_ID) / CONF\_WILC\_SPI\_CLOCK;
236 
237    \textcolor{comment}{//SPI configuration (8-bit words, clock phase = 1, clock polarity = 0)}
238    CONF\_WILC\_SPI->SPI\_CSR[0] = SPI\_CSR\_SCBR(div) | SPI\_CSR\_BITS\_8\_BIT | SPI\_CSR\_NCPHA;
239 
240    \textcolor{comment}{//Enable SPI module}
241    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_SPIEN;
242 
243    \textcolor{comment}{//Reset WILC1000}
244    \hyperlink{group__NmBspResetFn_ga3e540428a9246a27c61999ecb7e13d05}{nm\_bsp\_reset}();
245 
246    \textcolor{comment}{//Successful operation}
247    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
248 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__sama5d2_8c_aa98500dc13748397906e03440fb3892a}\label{nm__bus__wrapper__sama5d2_8c_aa98500dc13748397906e03440fb3892a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}!nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}}
\index{nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}!nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+ioctl()}{nm\_bus\_ioctl()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+ioctl (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8}}]{u8\+Cmd,  }\item[{void $\ast$}]{pv\+Parameter }\end{DoxyParamCaption})}



I\+O\+C\+TL command processing. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em u8\+Cmd} & Command opcode \\
\hline
\mbox{\tt in}  & {\em pv\+Parameter} & Command parameters \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 258 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c.


\begin{DoxyCode}
259 \{
260    \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} ret;
261 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
262    \hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *spiRwParams;
263 \textcolor{preprocessor}{#endif}
264 
265    \textcolor{comment}{//Check commande opcode}
266    \textcolor{keywordflow}{switch}(u8Cmd)
267    \{
268 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
269    \textcolor{comment}{//Read/write command?}
270    \textcolor{keywordflow}{case} \hyperlink{nm__bus__wrapper_8h_a7c9c01416493afd57406928672066506}{NM\_BUS\_IOCTL\_RW}:
271       \textcolor{comment}{//Retrieve command parameters}
272       spiRwParams = (\hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *) pvParameter;
273       \textcolor{comment}{//Perform SPI transfer}
274       ret = \hyperlink{nm__bus__wrapper__sama5d2_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\_rw}(spiRwParams->\hyperlink{structtstrNmSpiRw_aa0a0dd7106812c8af780cb0729e2d1ef}{pu8InBuf}, spiRwParams->\hyperlink{structtstrNmSpiRw_a6778f8ba906b9eb363ac0422fca66dd5}{pu8OutBuf}, spiRwParams->
      \hyperlink{structtstrNmSpiRw_a7daa8262b96cb0543eb9189c65622c72}{u16Sz});
275       \textcolor{keywordflow}{break};
276 \textcolor{preprocessor}{#endif}
277    \textcolor{comment}{//Invalid command?}
278    \textcolor{keywordflow}{default}:
279       \textcolor{comment}{//Debug message}
280       \hyperlink{nm__common_8h_a34d005df494e50b05cd38b80f318d7ac}{M2M\_ERR}(\textcolor{stringliteral}{"Invalid IOCTL command!\(\backslash\)r\(\backslash\)n"});
281       \textcolor{comment}{//Report an error}
282       ret = \hyperlink{nm__common_8h_a1337ea19161996276a331dc168c6b24b}{M2M\_ERR\_BUS\_FAIL};
283       \textcolor{keywordflow}{break};
284    \}
285 
286    \textcolor{comment}{//Return status code}
287    \textcolor{keywordflow}{return} ret;
288 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__sama5d2_8c_ae656e55934eaeffc372287189b5e0d5b}\label{nm__bus__wrapper__sama5d2_8c_ae656e55934eaeffc372287189b5e0d5b}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}!spi\+\_\+rw@{spi\+\_\+rw}}
\index{spi\+\_\+rw@{spi\+\_\+rw}!nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}}
\subsubsection{\texorpdfstring{spi\+\_\+rw()}{spi\_rw()}}
{\footnotesize\ttfamily static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} spi\+\_\+rw (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Mosi,  }\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Miso,  }\item[{\hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16}}]{u16\+Sz }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



S\+PI transfer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pu8\+Mosi} & The data to be written to the slave device \\
\hline
\mbox{\tt out}  & {\em pu8\+Miso} & The data received from the slave device \\
\hline
\mbox{\tt in}  & {\em u16\+Sz} & Number of bytes to be transferred \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 85 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c.


\begin{DoxyCode}
86 \{
87    \textcolor{keyword}{volatile} \hyperlink{group__DataT_ga100e7c691a47d6978527c479a0158245}{uint32} status;
88    \textcolor{keyword}{const} \textcolor{keyword}{struct }\_pin spiCsPin = CONF\_WILC\_CS\_PIN;
89 
90    \textcolor{comment}{//Pull the CS pin low}
91    pio\_clear(&spiCsPin);
92 
93    \textcolor{comment}{//Copy data to TX buffer}
94    \textcolor{keywordflow}{if}(pu8Mosi != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
95       \hyperlink{nm__common_8h_a62b30b611dfcc58e190254d1f663470a}{m2m\_memcpy}(\hyperlink{wilc1000__driver_8c_aba92300075ca68e5227458fd23a1bb34}{txBuffer}, pu8Mosi, u16Sz);
96    \textcolor{keywordflow}{else}
97       \hyperlink{nm__common_8h_ad4de761e451e6416e7e21d6abc4fb776}{m2m\_memset}(\hyperlink{wilc1000__driver_8c_aba92300075ca68e5227458fd23a1bb34}{txBuffer}, 0, u16Sz);
98 
99    \textcolor{comment}{//Clear FIFOs}
100    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_RXFCLR | SPI\_CR\_TXFCLR;
101 
102    \textcolor{comment}{//Clear pending interrupt status flags by reading the interrupt status}
103    status = XDMAC0->XDMAC\_CHID[0].XDMAC\_CIS;
104    \textcolor{comment}{//Set source address}
105    XDMAC0->XDMAC\_CHID[0].XDMAC\_CSA = (\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}) \hyperlink{wilc1000__driver_8c_aba92300075ca68e5227458fd23a1bb34}{txBuffer};
106    \textcolor{comment}{//Set destination address}
107    XDMAC0->XDMAC\_CHID[0].XDMAC\_CDA = (\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}) &(CONF\_WILC\_SPI->SPI\_TDR);
108    \textcolor{comment}{//Set the number of data to be transferred}
109    XDMAC0->XDMAC\_CHID[0].XDMAC\_CUBC = XDMAC\_CUBC\_UBLEN(u16Sz);
110 
111    \textcolor{comment}{//Program configuration register}
112    XDMAC0->XDMAC\_CHID[0].XDMAC\_CC =
113       XDMAC\_CC\_TYPE\_PER\_TRAN |      \textcolor{comment}{//Peripheral transfer}
114       XDMAC\_CC\_MBSIZE\_SINGLE |      \textcolor{comment}{//Memory burst size}
115       XDMAC\_CC\_SAM\_INCREMENTED\_AM | \textcolor{comment}{//Source memory addressing scheme}
116       XDMAC\_CC\_DAM\_FIXED\_AM |       \textcolor{comment}{//Destination memory addressing scheme}
117       XDMAC\_CC\_DSYNC\_MEM2PER |      \textcolor{comment}{//Peripheral transfer direction}
118       XDMAC\_CC\_PROT\_SEC |           \textcolor{comment}{//Activate a secure channel}
119       XDMAC\_CC\_CSIZE\_CHK\_1 |        \textcolor{comment}{//Channel chunk size}
120       XDMAC\_CC\_DWIDTH\_BYTE |        \textcolor{comment}{//Transfer data width}
121       XDMAC\_CC\_SIF\_AHB\_IF0 |        \textcolor{comment}{//Master interface used to read data}
122       XDMAC\_CC\_DIF\_AHB\_IF1 |        \textcolor{comment}{//Master interface used to write data}
123       XDMAC\_CC\_PERID(8) |           \textcolor{comment}{//Peripheral identifier}
124       XDMAC\_CC\_SWREQ\_HWR\_CONNECTED;
125 
126    \textcolor{comment}{//Clear the following five registers}
127    XDMAC0->XDMAC\_CHID[0].XDMAC\_CNDC = 0;
128    XDMAC0->XDMAC\_CHID[0].XDMAC\_CBC = 0;
129    XDMAC0->XDMAC\_CHID[0].XDMAC\_CDS\_MSP = 0;
130    XDMAC0->XDMAC\_CHID[0].XDMAC\_CSUS = 0;
131    XDMAC0->XDMAC\_CHID[0].XDMAC\_CDUS = 0;
132 
133    \textcolor{comment}{//Enable the microblock interrupt}
134    XDMAC0->XDMAC\_CHID[0].XDMAC\_CIE = XDMAC\_CIE\_BIE;
135 
136    \textcolor{comment}{//Clear pending interrupt status flags by reading the interrupt status}
137    status = XDMAC0->XDMAC\_CHID[1].XDMAC\_CIS;
138    \textcolor{comment}{//Set source address}
139    XDMAC0->XDMAC\_CHID[1].XDMAC\_CSA = (\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}) &(CONF\_WILC\_SPI->SPI\_RDR);
140    \textcolor{comment}{//Set destination address}
141    XDMAC0->XDMAC\_CHID[1].XDMAC\_CDA = (\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}) \hyperlink{wilc1000__driver_8c_a33225839969f0578aae348a4fd62f0f3}{rxBuffer};
142    \textcolor{comment}{//Set the number of data to be transferred}
143    XDMAC0->XDMAC\_CHID[1].XDMAC\_CUBC = XDMAC\_CUBC\_UBLEN(u16Sz);
144 
145    \textcolor{comment}{//Program configuration register}
146    XDMAC0->XDMAC\_CHID[1].XDMAC\_CC =
147       XDMAC\_CC\_TYPE\_PER\_TRAN |      \textcolor{comment}{//Peripheral transfer}
148       XDMAC\_CC\_MBSIZE\_SINGLE |      \textcolor{comment}{//Memory burst size}
149       XDMAC\_CC\_SAM\_FIXED\_AM |       \textcolor{comment}{//Source memory addressing scheme}
150       XDMAC\_CC\_DAM\_INCREMENTED\_AM | \textcolor{comment}{//Destination memory addressing scheme}
151       XDMAC\_CC\_DSYNC\_PER2MEM |      \textcolor{comment}{//Peripheral transfer direction}
152       XDMAC\_CC\_PROT\_SEC |           \textcolor{comment}{//Activate a secure channel}
153       XDMAC\_CC\_CSIZE\_CHK\_1 |        \textcolor{comment}{//Channel chunk size}
154       XDMAC\_CC\_DWIDTH\_BYTE |        \textcolor{comment}{//Transfer data width}
155       XDMAC\_CC\_SIF\_AHB\_IF1 |        \textcolor{comment}{//Master interface used to read data}
156       XDMAC\_CC\_DIF\_AHB\_IF0 |        \textcolor{comment}{//Master interface used to write data}
157       XDMAC\_CC\_PERID(9) |           \textcolor{comment}{//Channel peripheral identifier}
158       XDMAC\_CC\_SWREQ\_HWR\_CONNECTED;
159 
160    \textcolor{comment}{//Clear the following five registers}
161    XDMAC0->XDMAC\_CHID[1].XDMAC\_CNDC = 0;
162    XDMAC0->XDMAC\_CHID[1].XDMAC\_CBC = 0;
163    XDMAC0->XDMAC\_CHID[1].XDMAC\_CDS\_MSP = 0;
164    XDMAC0->XDMAC\_CHID[1].XDMAC\_CSUS = 0;
165    XDMAC0->XDMAC\_CHID[1].XDMAC\_CDUS = 0;
166 
167    \textcolor{comment}{//Enable the microblock interrupt}
168    XDMAC0->XDMAC\_CHID[1].XDMAC\_CIE = XDMAC\_CIE\_BIE;
169 
170    \textcolor{comment}{//Enable channel 0 and channel 1 interrupt enable bit}
171    XDMAC0->XDMAC\_GIE = XDMAC\_GIE\_IE0 | XDMAC\_GIE\_IE1;
172    \textcolor{comment}{//Enable channel 0 (SPI1 TX) and channel 1 (SPI1 RX)}
173    XDMAC0->XDMAC\_GE = XDMAC\_GE\_EN0 | XDMAC\_GE\_EN1;
174 
175    \textcolor{comment}{//Wait for the DMA transfer to be complete}
176    \textcolor{keywordflow}{while}(!(XDMAC0->XDMAC\_CHID[0].XDMAC\_CIS & XDMAC\_CIS\_BIS));
177    \textcolor{keywordflow}{while}(!(XDMAC0->XDMAC\_CHID[1].XDMAC\_CIS & XDMAC\_CIS\_BIS));
178    \textcolor{keywordflow}{while}(!(CONF\_WILC\_SPI->SPI\_SR & SPI\_SR\_TXEMPTY));
179 
180    \textcolor{comment}{//Disable channel 0 and channel 1}
181    XDMAC0->XDMAC\_GD = XDMAC\_GD\_DI0 | XDMAC\_GD\_DI1;
182    \textcolor{comment}{//Disable channel 0 and channel 1 interrupts}
183    XDMAC0->XDMAC\_GID = XDMAC\_GID\_ID0 | XDMAC\_GID\_ID1;
184 
185    \textcolor{comment}{//Copy data from RX buffer}
186    \textcolor{keywordflow}{if}(pu8Miso != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
187       \hyperlink{nm__common_8h_a62b30b611dfcc58e190254d1f663470a}{m2m\_memcpy}(pu8Miso, \hyperlink{wilc1000__driver_8c_a33225839969f0578aae348a4fd62f0f3}{rxBuffer}, u16Sz);
188 
189    \textcolor{comment}{//Terminate the operation by raising the CS pin}
190    pio\_set(&spiCsPin);
191 
192    \textcolor{comment}{//Successful operation}
193    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
194 \}
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__sama5d2_8c_ae7dfa29166b4111ca6c3e3bab953eb79}\label{nm__bus__wrapper__sama5d2_8c_ae7dfa29166b4111ca6c3e3bab953eb79}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}!egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}}
\index{egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}!nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c}}
\subsubsection{\texorpdfstring{egstr\+Nm\+Bus\+Capabilities}{egstrNmBusCapabilities}}
{\footnotesize\ttfamily \hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} egstr\+Nm\+Bus\+Capabilities}

{\bfseries Initial value\+:}
\begin{DoxyCode}
=
\{
   \hyperlink{nm__bus__wrapper__sama5d2_8c_afbc973888cb214292ecd9094a69adf68}{NM\_BUS\_MAX\_TRX\_SZ}
\}
\end{DoxyCode}


Bus capabilities information. 

$<$ Bus capabilities. This structure must be declared at platform specific bus wrapper 

Definition at line 71 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sama5d2.\+c.

