<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.10.17.11:25:15"
 outputDirectory="/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_st_converter_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SG280HU2F50E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLKOUT_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLKOUT_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_CLKOUT_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_CLKOUT_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_CLKOUT_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_CLKOUT_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="tx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tx_parallel_data"
       direction="output"
       role="tx_parallel_data"
       width="64" />
  </interface>
  <interface name="tx_clkout" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_clkout" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_parallel_data"
       direction="input"
       role="rx_parallel_data"
       width="64" />
  </interface>
  <interface name="rx_clkout" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_clkout" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_is_lockedtodata" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_is_lockedtodata"
       direction="input"
       role="rx_is_lockedtodata"
       width="1" />
  </interface>
  <interface name="tx_data_a" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_data_a" direction="input" role="export" width="64" />
  </interface>
  <interface name="tx_clkout_a" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_clkout_a" direction="output" role="export" width="1" />
  </interface>
  <interface name="rx_data_a" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_data_a" direction="output" role="export" width="64" />
  </interface>
  <interface name="rx_clkout_a" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_clkout_a" direction="output" role="export" width="1" />
  </interface>
  <interface name="test_reset_n_a" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port name="test_reset_n_a" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="tx_clkout_a_output" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_clkout_a_output" direction="output" role="clk" width="1" />
  </interface>
  <interface name="rx_clkout_a_output" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_clkout_a_output" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="qsfp_xcvr_test_xcvr_st_converter_0"
   version="1.0"
   name="qsfp_xcvr_test_xcvr_st_converter_0">
  <parameter name="AUTO_RX_CLKOUT_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SG280HU2F50E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_TX_CLKOUT_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RX_CLKOUT_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_CLKOUT_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_TX_CLKOUT_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_TX_CLKOUT_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_st_converter_0/synth/qsfp_xcvr_test_xcvr_st_converter_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_st_converter_0/synth/qsfp_xcvr_test_xcvr_st_converter_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_st_converter_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/xcvr_st_converter/xcvr_st_converter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="qsfp_xcvr_test_xcvr_st_converter_0">"Generating: qsfp_xcvr_test_xcvr_st_converter_0"</message>
   <message level="Info" culprit="qsfp_xcvr_test_xcvr_st_converter_0">"Generating: xcvr_st_converter"</message>
  </messages>
 </entity>
 <entity kind="xcvr_st_converter" version="1.0" name="xcvr_st_converter">
  <parameter name="DATAWIDTH" value="64" />
  <parameter name="NUM_OF_CH" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/xcvr_st_converter/xcvr_st_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsfp_xcvr_test_xcvr_st_converter_0"
     as="xcvr_st_converter_0" />
  <messages>
   <message level="Info" culprit="qsfp_xcvr_test_xcvr_st_converter_0">"Generating: xcvr_st_converter"</message>
  </messages>
 </entity>
</deploy>
