// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "03/02/2023 22:25:41"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mult16_tester (
	CLOCK_50,
	KEY,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0);
input 	CLOCK_50;
input 	[2:0] KEY;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;

// Design Ports Information
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \gold_mult_inst|Mult0~8 ;
wire \gold_mult_inst|Mult0~9 ;
wire \gold_mult_inst|Mult0~10 ;
wire \gold_mult_inst|Mult0~11 ;
wire \gold_mult_inst|Mult0~12 ;
wire \gold_mult_inst|Mult0~13 ;
wire \gold_mult_inst|Mult0~14 ;
wire \gold_mult_inst|Mult0~15 ;
wire \gold_mult_inst|Mult0~16 ;
wire \gold_mult_inst|Mult0~17 ;
wire \gold_mult_inst|Mult0~18 ;
wire \gold_mult_inst|Mult0~19 ;
wire \gold_mult_inst|Mult0~20 ;
wire \gold_mult_inst|Mult0~21 ;
wire \gold_mult_inst|Mult0~22 ;
wire \gold_mult_inst|Mult0~23 ;
wire \gold_mult_inst|Mult0~24 ;
wire \gold_mult_inst|Mult0~25 ;
wire \gold_mult_inst|Mult0~26 ;
wire \gold_mult_inst|Mult0~27 ;
wire \gold_mult_inst|Mult0~28 ;
wire \gold_mult_inst|Mult0~29 ;
wire \gold_mult_inst|Mult0~30 ;
wire \gold_mult_inst|Mult0~31 ;
wire \gold_mult_inst|Mult0~32 ;
wire \gold_mult_inst|Mult0~33 ;
wire \gold_mult_inst|Mult0~34 ;
wire \gold_mult_inst|Mult0~35 ;
wire \gold_mult_inst|Mult0~36 ;
wire \gold_mult_inst|Mult0~37 ;
wire \gold_mult_inst|Mult0~38 ;
wire \gold_mult_inst|Mult0~39 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \reset_intc[0]~feeder_combout ;
wire \reset_clock~feeder_combout ;
wire \reset_clock~q ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \test_mult_inst|i[0]~_wirecell_combout ;
wire \reset_int~0_combout ;
wire \reset_n~feeder_combout ;
wire \reset_n~q ;
wire \test_mult_inst|Add1~2_combout ;
wire \test_mult_inst|Add1~1_combout ;
wire \test_mult_inst|i[2]~DUPLICATE_q ;
wire \test_mult_inst|i[1]~DUPLICATE_q ;
wire \test_mult_inst|Add1~0_combout ;
wire \test_mult_inst|LessThan0~0_combout ;
wire \control_inst|Mux0~0_combout ;
wire \Decoder0~2_combout ;
wire \control_inst|enable_mult~q ;
wire \test_mult_inst|busy~q ;
wire \KEY[1]~input_o ;
wire \start_debounce|Sync_Inst|sync_buffer[0]~0_combout ;
wire \start_debounce|Sync_Inst|sync_buffer[1]~feeder_combout ;
wire \start_debounce|Sync_Inst|sync_buffer[2]~feeder_combout ;
wire \start_debounce|Debounce_Inst|counter~0_combout ;
wire \start_debounce|Debounce_Inst|counter[0]~DUPLICATE_q ;
wire \start_debounce|Debounce_Inst|counter~1_combout ;
wire \start_debounce|Debounce_Inst|out~0_combout ;
wire \start_debounce|Debounce_Inst|out~q ;
wire \control_inst|Mux2~0_combout ;
wire \control_inst|enable_progress~13_combout ;
wire \progress_inst|input_set_delay~q ;
wire \progress_inst|b[9]~0_combout ;
wire \progress_inst|counter_inst|Add0~85_sumout ;
wire \progress_inst|counter_inst|count[0]~feeder_combout ;
wire \progress_inst|counter_inst|count[26]~0_combout ;
wire \progress_inst|counter_inst|count[26]~1_combout ;
wire \progress_inst|b[0]~SCLR_LUT_combout ;
wire \progress_inst|b[1]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[2]~feeder_combout ;
wire \progress_inst|b[2]~SCLR_LUT_combout ;
wire \progress_inst|b[3]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[4]~feeder_combout ;
wire \progress_inst|b[4]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[5]~feeder_combout ;
wire \progress_inst|b[5]~SCLR_LUT_combout ;
wire \progress_inst|b[6]~SCLR_LUT_combout ;
wire \progress_inst|b[7]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[8]~feeder_combout ;
wire \progress_inst|b[8]~SCLR_LUT_combout ;
wire \progress_inst|b[9]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[10]~feeder_combout ;
wire \progress_inst|b[10]~SCLR_LUT_combout ;
wire \progress_inst|b[11]~SCLR_LUT_combout ;
wire \progress_inst|b[12]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[13]~feeder_combout ;
wire \progress_inst|b[13]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[14]~feeder_combout ;
wire \progress_inst|b[14]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[15]~feeder_combout ;
wire \progress_inst|b[15]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[16]~feeder_combout ;
wire \progress_inst|a[0]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[17]~feeder_combout ;
wire \progress_inst|a[1]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[18]~feeder_combout ;
wire \progress_inst|a[2]~SCLR_LUT_combout ;
wire \progress_inst|a[3]~SCLR_LUT_combout ;
wire \progress_inst|a[4]~SCLR_LUT_combout ;
wire \progress_inst|a[5]~SCLR_LUT_combout ;
wire \progress_inst|a[6]~SCLR_LUT_combout ;
wire \progress_inst|a[7]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[24]~feeder_combout ;
wire \progress_inst|a[8]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[25]~feeder_combout ;
wire \progress_inst|a[9]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[26]~feeder_combout ;
wire \progress_inst|a[10]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[27]~feeder_combout ;
wire \progress_inst|a[11]~SCLR_LUT_combout ;
wire \progress_inst|a[12]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[29]~feeder_combout ;
wire \progress_inst|a[13]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[30]~feeder_combout ;
wire \progress_inst|a[14]~SCLR_LUT_combout ;
wire \progress_inst|counter_inst|count[31]~feeder_combout ;
wire \progress_inst|a[15]~SCLR_LUT_combout ;
wire \progress_inst|a[0]~_Duplicate_1_q ;
wire \progress_inst|a[1]~_Duplicate_1_q ;
wire \progress_inst|a[3]~_Duplicate_1_q ;
wire \progress_inst|a[6]~_Duplicate_1_q ;
wire \progress_inst|a[7]~_Duplicate_1_q ;
wire \progress_inst|a[8]~_Duplicate_1_q ;
wire \test_mult_inst|a_reg[8]~feeder_combout ;
wire \progress_inst|a[9]~_Duplicate_1_q ;
wire \progress_inst|a[10]~_Duplicate_1_q ;
wire \progress_inst|a[11]~_Duplicate_1_q ;
wire \test_mult_inst|a_reg[11]~feeder_combout ;
wire \progress_inst|a[13]~_Duplicate_1_q ;
wire \progress_inst|a[14]~_Duplicate_1_q ;
wire \progress_inst|a[15]~_Duplicate_1_q ;
wire \progress_inst|b[15]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg~0_combout ;
wire \test_mult_inst|b_reg[14]~feeder_combout ;
wire \progress_inst|b[14]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[13]~feeder_combout ;
wire \progress_inst|b[13]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[12]~feeder_combout ;
wire \progress_inst|b[12]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[11]~feeder_combout ;
wire \progress_inst|b[11]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[10]~feeder_combout ;
wire \progress_inst|b[10]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[9]~feeder_combout ;
wire \progress_inst|b[9]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[8]~feeder_combout ;
wire \progress_inst|b[8]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[7]~feeder_combout ;
wire \progress_inst|b[7]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[6]~feeder_combout ;
wire \progress_inst|b[6]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[5]~feeder_combout ;
wire \progress_inst|b[5]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[4]~feeder_combout ;
wire \progress_inst|b[4]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[3]~feeder_combout ;
wire \progress_inst|b[3]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[2]~feeder_combout ;
wire \progress_inst|b[2]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[1]~feeder_combout ;
wire \progress_inst|b[1]~_Duplicate_1_q ;
wire \test_mult_inst|b_reg[0]~feeder_combout ;
wire \progress_inst|b[0]~_Duplicate_1_q ;
wire \progress_inst|a[12]~_Duplicate_1_q ;
wire \progress_inst|a[5]~_Duplicate_1_q ;
wire \progress_inst|a[4]~_Duplicate_1_q ;
wire \progress_inst|a[2]~_Duplicate_1_q ;
wire \test_mult_inst|a_reg[2]~feeder_combout ;
wire \test_mult_inst|Add0~2 ;
wire \test_mult_inst|Add0~6 ;
wire \test_mult_inst|Add0~46 ;
wire \test_mult_inst|Add0~50 ;
wire \test_mult_inst|Add0~54 ;
wire \test_mult_inst|Add0~58 ;
wire \test_mult_inst|Add0~62 ;
wire \test_mult_inst|Add0~66 ;
wire \test_mult_inst|Add0~34 ;
wire \test_mult_inst|Add0~38 ;
wire \test_mult_inst|Add0~42 ;
wire \test_mult_inst|Add0~22 ;
wire \test_mult_inst|Add0~26 ;
wire \test_mult_inst|Add0~30 ;
wire \test_mult_inst|Add0~10 ;
wire \test_mult_inst|Add0~14 ;
wire \test_mult_inst|Add0~17_sumout ;
wire \test_mult_inst|result~0_combout ;
wire \test_mult_inst|Add0~13_sumout ;
wire \test_mult_inst|Add0~9_sumout ;
wire \test_mult_inst|result[29]~DUPLICATE_q ;
wire \test_mult_inst|Add0~29_sumout ;
wire \test_mult_inst|Add0~25_sumout ;
wire \test_mult_inst|Add0~21_sumout ;
wire \test_mult_inst|Add0~41_sumout ;
wire \test_mult_inst|result[25]~DUPLICATE_q ;
wire \test_mult_inst|Add0~37_sumout ;
wire \test_mult_inst|result[24]~DUPLICATE_q ;
wire \test_mult_inst|Add0~33_sumout ;
wire \test_mult_inst|Add0~65_sumout ;
wire \test_mult_inst|result[22]~DUPLICATE_q ;
wire \test_mult_inst|Add0~61_sumout ;
wire \test_mult_inst|result[21]~DUPLICATE_q ;
wire \test_mult_inst|Add0~57_sumout ;
wire \test_mult_inst|Add0~53_sumout ;
wire \test_mult_inst|Add0~49_sumout ;
wire \test_mult_inst|result[18]~DUPLICATE_q ;
wire \test_mult_inst|Add0~45_sumout ;
wire \test_mult_inst|Add0~5_sumout ;
wire \test_mult_inst|result[16]~DUPLICATE_q ;
wire \test_mult_inst|Add0~1_sumout ;
wire \test_mult_inst|result[11]~feeder_combout ;
wire \control_inst|enable_progress~1_combout ;
wire \test_mult_inst|result[2]~DUPLICATE_q ;
wire \KEY[2]~input_o ;
wire \error_debounce|Sync_Inst|sync_buffer[0]~0_combout ;
wire \error_debounce|Debounce_Inst|counter~0_combout ;
wire \error_debounce|Debounce_Inst|counter[0]~DUPLICATE_q ;
wire \error_debounce|Debounce_Inst|counter~1_combout ;
wire \error_debounce|Debounce_Inst|out~0_combout ;
wire \error_debounce|Debounce_Inst|out~q ;
wire \control_inst|enable_progress~4_combout ;
wire \control_inst|enable_progress~3_combout ;
wire \control_inst|enable_progress~2_combout ;
wire \control_inst|enable_progress~5_combout ;
wire \control_inst|enable_progress~6_combout ;
wire \control_inst|enable_progress~0_combout ;
wire \control_inst|enable_progress~10_combout ;
wire \control_inst|enable_progress~11_combout ;
wire \control_inst|enable_progress~8_combout ;
wire \control_inst|enable_progress~7_combout ;
wire \control_inst|enable_progress~9_combout ;
wire \control_inst|enable_progress~12_combout ;
wire \control_inst|enable_progress~14_combout ;
wire \control_inst|enable_progress~q ;
wire \progress_inst|counter_inst|Add0~86 ;
wire \progress_inst|counter_inst|Add0~89_sumout ;
wire \progress_inst|counter_inst|Add0~90 ;
wire \progress_inst|counter_inst|Add0~93_sumout ;
wire \progress_inst|counter_inst|Add0~94 ;
wire \progress_inst|counter_inst|Add0~97_sumout ;
wire \progress_inst|counter_inst|Add0~98 ;
wire \progress_inst|counter_inst|Add0~101_sumout ;
wire \progress_inst|counter_inst|Add0~102 ;
wire \progress_inst|counter_inst|Add0~105_sumout ;
wire \progress_inst|counter_inst|count_reg[5]~DUPLICATE_q ;
wire \progress_inst|counter_inst|Add0~106 ;
wire \progress_inst|counter_inst|Add0~81_sumout ;
wire \progress_inst|counter_inst|Add0~82 ;
wire \progress_inst|counter_inst|Add0~73_sumout ;
wire \progress_inst|counter_inst|Add0~74 ;
wire \progress_inst|counter_inst|Add0~57_sumout ;
wire \progress_inst|counter_inst|count_reg[8]~DUPLICATE_q ;
wire \progress_inst|counter_inst|Add0~58 ;
wire \progress_inst|counter_inst|Add0~61_sumout ;
wire \progress_inst|counter_inst|Add0~62 ;
wire \progress_inst|counter_inst|Add0~53_sumout ;
wire \progress_inst|counter_inst|Add0~54 ;
wire \progress_inst|counter_inst|Add0~65_sumout ;
wire \progress_inst|counter_inst|Add0~66 ;
wire \progress_inst|counter_inst|Add0~45_sumout ;
wire \progress_inst|counter_inst|Add0~46 ;
wire \progress_inst|counter_inst|Add0~41_sumout ;
wire \progress_inst|counter_inst|Add0~42 ;
wire \progress_inst|counter_inst|Add0~37_sumout ;
wire \progress_inst|counter_inst|Add0~38 ;
wire \progress_inst|counter_inst|Add0~49_sumout ;
wire \progress_inst|counter_inst|Add0~50 ;
wire \progress_inst|counter_inst|Add0~109_sumout ;
wire \progress_inst|counter_inst|Add0~110 ;
wire \progress_inst|counter_inst|Add0~113_sumout ;
wire \progress_inst|counter_inst|Add0~114 ;
wire \progress_inst|counter_inst|Add0~117_sumout ;
wire \progress_inst|counter_inst|Add0~118 ;
wire \progress_inst|counter_inst|Add0~121_sumout ;
wire \progress_inst|counter_inst|Add0~122 ;
wire \progress_inst|counter_inst|Add0~125_sumout ;
wire \progress_inst|counter_inst|Add0~126 ;
wire \progress_inst|counter_inst|Add0~129_sumout ;
wire \progress_inst|counter_inst|Add0~130 ;
wire \progress_inst|counter_inst|Add0~77_sumout ;
wire \progress_inst|counter_inst|Add0~78 ;
wire \progress_inst|counter_inst|Add0~69_sumout ;
wire \progress_inst|counter_inst|count_reg[23]~DUPLICATE_q ;
wire \progress_inst|counter_inst|Add0~70 ;
wire \progress_inst|counter_inst|Add0~29_sumout ;
wire \progress_inst|counter_inst|Add0~30 ;
wire \progress_inst|counter_inst|Add0~25_sumout ;
wire \progress_inst|counter_inst|Add0~26 ;
wire \progress_inst|counter_inst|Add0~21_sumout ;
wire \progress_inst|counter_inst|Add0~22 ;
wire \progress_inst|counter_inst|Add0~33_sumout ;
wire \progress_inst|counter_inst|Add0~34 ;
wire \progress_inst|counter_inst|Add0~13_sumout ;
wire \progress_inst|counter_inst|count_reg[28]~DUPLICATE_q ;
wire \progress_inst|counter_inst|Add0~14 ;
wire \progress_inst|counter_inst|Add0~9_sumout ;
wire \progress_inst|counter_inst|Add0~10 ;
wire \progress_inst|counter_inst|Add0~1_sumout ;
wire \progress_inst|counter_inst|Add0~2 ;
wire \progress_inst|counter_inst|Add0~17_sumout ;
wire \progress_inst|counter_inst|Add0~18 ;
wire \progress_inst|counter_inst|Add0~5_sumout ;
wire \progress_inst|counter_inst|overflow~0_combout ;
wire \progress_inst|counter_inst|overflow~q ;
wire \progress_inst|input_set~0_combout ;
wire \progress_inst|input_set~q ;
wire \control_inst|Mux3~0_combout ;
wire \control_inst|Mux1~0_combout ;
wire \WideOr1~0_combout ;
wire \Decoder1~0_combout ;
wire \WideOr0~0_combout ;
wire \Decoder0~0_combout ;
wire \Decoder0~1_combout ;
wire \WideOr2~0_combout ;
wire \HEX3~0_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \seg_disp_A|seg1[3]~0_combout ;
wire \Mux1~0_combout ;
wire \seg_disp_A|seg1[4]~1_combout ;
wire \HEX3~1_combout ;
wire \HEX3~2_combout ;
wire \seg_disp_A|seg1[6]~2_combout ;
wire \Mux0~0_combout ;
wire \HEX2~0_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \seg_disp_A|seg2[3]~0_combout ;
wire \Mux5~0_combout ;
wire \seg_disp_A|seg2[4]~1_combout ;
wire \HEX2~1_combout ;
wire \HEX2~2_combout ;
wire \seg_disp_A|seg2[6]~2_combout ;
wire \Mux4~0_combout ;
wire \HEX1~0_combout ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \seg_disp_B|seg1[3]~0_combout ;
wire \Mux9~0_combout ;
wire \seg_disp_B|seg1[4]~1_combout ;
wire \HEX1~1_combout ;
wire \HEX1~2_combout ;
wire \seg_disp_B|seg1[6]~2_combout ;
wire \Mux8~0_combout ;
wire \HEX0~0_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \seg_disp_B|seg2[3]~0_combout ;
wire \Mux13~0_combout ;
wire \seg_disp_B|seg2[4]~1_combout ;
wire \HEX0~1_combout ;
wire \HEX0~2_combout ;
wire \seg_disp_B|seg2[6]~2_combout ;
wire \Mux12~0_combout ;
wire [31:0] \gold_mult_inst|result ;
wire [3:0] \control_inst|state ;
wire [0:0] \clock_doubler_inst|clock_doubler_inst|altera_pll_i|fboutclk_wire ;
wire [32:0] \progress_inst|counter_inst|count_reg ;
wire [3:0] \control_inst|next_state ;
wire [1:0] reset_int;
wire [31:0] \progress_inst|counter_inst|count ;
wire [31:0] \test_mult_inst|result ;
wire [3:0] \test_mult_inst|i ;
wire [15:0] \test_mult_inst|b_reg ;
wire [1:0] reset_intc;
wire [2:0] \start_debounce|Sync_Inst|sync_buffer ;
wire [1:0] \start_debounce|Debounce_Inst|counter ;
wire [2:0] \error_debounce|Sync_Inst|sync_buffer ;
wire [1:0] \error_debounce|Debounce_Inst|counter ;
wire [31:0] \test_mult_inst|a_reg ;
wire [0:0] \clock_doubler_inst|clock_doubler_inst|altera_pll_i|locked_wire ;
wire [0:0] \clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire ;

wire [63:0] \gold_mult_inst|Mult0~mac_RESULTA_bus ;
wire [7:0] \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \gold_mult_inst|result [0] = \gold_mult_inst|Mult0~mac_RESULTA_bus [0];
assign \gold_mult_inst|result [1] = \gold_mult_inst|Mult0~mac_RESULTA_bus [1];
assign \gold_mult_inst|result [2] = \gold_mult_inst|Mult0~mac_RESULTA_bus [2];
assign \gold_mult_inst|result [3] = \gold_mult_inst|Mult0~mac_RESULTA_bus [3];
assign \gold_mult_inst|result [4] = \gold_mult_inst|Mult0~mac_RESULTA_bus [4];
assign \gold_mult_inst|result [5] = \gold_mult_inst|Mult0~mac_RESULTA_bus [5];
assign \gold_mult_inst|result [6] = \gold_mult_inst|Mult0~mac_RESULTA_bus [6];
assign \gold_mult_inst|result [7] = \gold_mult_inst|Mult0~mac_RESULTA_bus [7];
assign \gold_mult_inst|result [8] = \gold_mult_inst|Mult0~mac_RESULTA_bus [8];
assign \gold_mult_inst|result [9] = \gold_mult_inst|Mult0~mac_RESULTA_bus [9];
assign \gold_mult_inst|result [10] = \gold_mult_inst|Mult0~mac_RESULTA_bus [10];
assign \gold_mult_inst|result [11] = \gold_mult_inst|Mult0~mac_RESULTA_bus [11];
assign \gold_mult_inst|result [12] = \gold_mult_inst|Mult0~mac_RESULTA_bus [12];
assign \gold_mult_inst|result [13] = \gold_mult_inst|Mult0~mac_RESULTA_bus [13];
assign \gold_mult_inst|result [14] = \gold_mult_inst|Mult0~mac_RESULTA_bus [14];
assign \gold_mult_inst|result [15] = \gold_mult_inst|Mult0~mac_RESULTA_bus [15];
assign \gold_mult_inst|result [16] = \gold_mult_inst|Mult0~mac_RESULTA_bus [16];
assign \gold_mult_inst|result [17] = \gold_mult_inst|Mult0~mac_RESULTA_bus [17];
assign \gold_mult_inst|result [18] = \gold_mult_inst|Mult0~mac_RESULTA_bus [18];
assign \gold_mult_inst|result [19] = \gold_mult_inst|Mult0~mac_RESULTA_bus [19];
assign \gold_mult_inst|result [20] = \gold_mult_inst|Mult0~mac_RESULTA_bus [20];
assign \gold_mult_inst|result [21] = \gold_mult_inst|Mult0~mac_RESULTA_bus [21];
assign \gold_mult_inst|result [22] = \gold_mult_inst|Mult0~mac_RESULTA_bus [22];
assign \gold_mult_inst|result [23] = \gold_mult_inst|Mult0~mac_RESULTA_bus [23];
assign \gold_mult_inst|result [24] = \gold_mult_inst|Mult0~mac_RESULTA_bus [24];
assign \gold_mult_inst|result [25] = \gold_mult_inst|Mult0~mac_RESULTA_bus [25];
assign \gold_mult_inst|result [26] = \gold_mult_inst|Mult0~mac_RESULTA_bus [26];
assign \gold_mult_inst|result [27] = \gold_mult_inst|Mult0~mac_RESULTA_bus [27];
assign \gold_mult_inst|result [28] = \gold_mult_inst|Mult0~mac_RESULTA_bus [28];
assign \gold_mult_inst|result [29] = \gold_mult_inst|Mult0~mac_RESULTA_bus [29];
assign \gold_mult_inst|result [30] = \gold_mult_inst|Mult0~mac_RESULTA_bus [30];
assign \gold_mult_inst|result [31] = \gold_mult_inst|Mult0~mac_RESULTA_bus [31];
assign \gold_mult_inst|Mult0~8  = \gold_mult_inst|Mult0~mac_RESULTA_bus [32];
assign \gold_mult_inst|Mult0~9  = \gold_mult_inst|Mult0~mac_RESULTA_bus [33];
assign \gold_mult_inst|Mult0~10  = \gold_mult_inst|Mult0~mac_RESULTA_bus [34];
assign \gold_mult_inst|Mult0~11  = \gold_mult_inst|Mult0~mac_RESULTA_bus [35];
assign \gold_mult_inst|Mult0~12  = \gold_mult_inst|Mult0~mac_RESULTA_bus [36];
assign \gold_mult_inst|Mult0~13  = \gold_mult_inst|Mult0~mac_RESULTA_bus [37];
assign \gold_mult_inst|Mult0~14  = \gold_mult_inst|Mult0~mac_RESULTA_bus [38];
assign \gold_mult_inst|Mult0~15  = \gold_mult_inst|Mult0~mac_RESULTA_bus [39];
assign \gold_mult_inst|Mult0~16  = \gold_mult_inst|Mult0~mac_RESULTA_bus [40];
assign \gold_mult_inst|Mult0~17  = \gold_mult_inst|Mult0~mac_RESULTA_bus [41];
assign \gold_mult_inst|Mult0~18  = \gold_mult_inst|Mult0~mac_RESULTA_bus [42];
assign \gold_mult_inst|Mult0~19  = \gold_mult_inst|Mult0~mac_RESULTA_bus [43];
assign \gold_mult_inst|Mult0~20  = \gold_mult_inst|Mult0~mac_RESULTA_bus [44];
assign \gold_mult_inst|Mult0~21  = \gold_mult_inst|Mult0~mac_RESULTA_bus [45];
assign \gold_mult_inst|Mult0~22  = \gold_mult_inst|Mult0~mac_RESULTA_bus [46];
assign \gold_mult_inst|Mult0~23  = \gold_mult_inst|Mult0~mac_RESULTA_bus [47];
assign \gold_mult_inst|Mult0~24  = \gold_mult_inst|Mult0~mac_RESULTA_bus [48];
assign \gold_mult_inst|Mult0~25  = \gold_mult_inst|Mult0~mac_RESULTA_bus [49];
assign \gold_mult_inst|Mult0~26  = \gold_mult_inst|Mult0~mac_RESULTA_bus [50];
assign \gold_mult_inst|Mult0~27  = \gold_mult_inst|Mult0~mac_RESULTA_bus [51];
assign \gold_mult_inst|Mult0~28  = \gold_mult_inst|Mult0~mac_RESULTA_bus [52];
assign \gold_mult_inst|Mult0~29  = \gold_mult_inst|Mult0~mac_RESULTA_bus [53];
assign \gold_mult_inst|Mult0~30  = \gold_mult_inst|Mult0~mac_RESULTA_bus [54];
assign \gold_mult_inst|Mult0~31  = \gold_mult_inst|Mult0~mac_RESULTA_bus [55];
assign \gold_mult_inst|Mult0~32  = \gold_mult_inst|Mult0~mac_RESULTA_bus [56];
assign \gold_mult_inst|Mult0~33  = \gold_mult_inst|Mult0~mac_RESULTA_bus [57];
assign \gold_mult_inst|Mult0~34  = \gold_mult_inst|Mult0~mac_RESULTA_bus [58];
assign \gold_mult_inst|Mult0~35  = \gold_mult_inst|Mult0~mac_RESULTA_bus [59];
assign \gold_mult_inst|Mult0~36  = \gold_mult_inst|Mult0~mac_RESULTA_bus [60];
assign \gold_mult_inst|Mult0~37  = \gold_mult_inst|Mult0~mac_RESULTA_bus [61];
assign \gold_mult_inst|Mult0~38  = \gold_mult_inst|Mult0~mac_RESULTA_bus [62];
assign \gold_mult_inst|Mult0~39  = \gold_mult_inst|Mult0~mac_RESULTA_bus [63];

assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(!\Decoder1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(\Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\Decoder1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HEX3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HEX3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HEX3~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HEX2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HEX2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HEX2~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\HEX1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\Mux11~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\Mux10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\HEX1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\HEX1~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\HEX0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\Mux15~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\Mux14~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\HEX0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\HEX0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \reset_intc[0]~feeder (
// Equation(s):
// \reset_intc[0]~feeder_combout  = ( \KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_intc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset_intc[0]~feeder .extended_lut = "off";
defparam \reset_intc[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reset_intc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N38
dffeas \reset_intc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reset_intc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_intc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_intc[0] .is_wysiwyg = "true";
defparam \reset_intc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N40
dffeas \reset_intc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reset_intc[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_intc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_intc[1] .is_wysiwyg = "true";
defparam \reset_intc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N33
cyclonev_lcell_comb \reset_clock~feeder (
// Equation(s):
// \reset_clock~feeder_combout  = ( reset_intc[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reset_intc[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_clock~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset_clock~feeder .extended_lut = "off";
defparam \reset_clock~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reset_clock~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N34
dffeas reset_clock(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reset_clock~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_clock.is_wysiwyg = "true";
defparam reset_clock.power_up = "low";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\reset_clock~q ),
	.pfden(gnd),
	.refclkin(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N54
cyclonev_lcell_comb \test_mult_inst|i[0]~_wirecell (
// Equation(s):
// \test_mult_inst|i[0]~_wirecell_combout  = !\test_mult_inst|i [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\test_mult_inst|i [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|i[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|i[0]~_wirecell .extended_lut = "off";
defparam \test_mult_inst|i[0]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \test_mult_inst|i[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N33
cyclonev_lcell_comb \reset_int~0 (
// Equation(s):
// \reset_int~0_combout  = (!\KEY[0]~input_o ) # (!\clock_doubler_inst|clock_doubler_inst|altera_pll_i|locked_wire [0])

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\clock_doubler_inst|clock_doubler_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset_int~0 .extended_lut = "off";
defparam \reset_int~0 .lut_mask = 64'hFCFCFCFCFCFCFCFC;
defparam \reset_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N35
dffeas \reset_int[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\reset_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_int[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_int[0] .is_wysiwyg = "true";
defparam \reset_int[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \reset_int[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(reset_int[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_int[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_int[1] .is_wysiwyg = "true";
defparam \reset_int[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N48
cyclonev_lcell_comb \reset_n~feeder (
// Equation(s):
// \reset_n~feeder_combout  = ( reset_int[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reset_int[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_n~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset_n~feeder .extended_lut = "off";
defparam \reset_n~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reset_n~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N50
dffeas reset_n(
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\reset_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_n.is_wysiwyg = "true";
defparam reset_n.power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N56
dffeas \test_mult_inst|i[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|i[0]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|i[0] .is_wysiwyg = "true";
defparam \test_mult_inst|i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N20
dffeas \test_mult_inst|i[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add1~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|i[2] .is_wysiwyg = "true";
defparam \test_mult_inst|i[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N21
cyclonev_lcell_comb \test_mult_inst|Add1~2 (
// Equation(s):
// \test_mult_inst|Add1~2_combout  = ( \test_mult_inst|i [0] & ( !\test_mult_inst|i [1] ) ) # ( !\test_mult_inst|i [0] & ( \test_mult_inst|i [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\test_mult_inst|i [1]),
	.datae(gnd),
	.dataf(!\test_mult_inst|i [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add1~2 .extended_lut = "off";
defparam \test_mult_inst|Add1~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \test_mult_inst|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N23
dffeas \test_mult_inst|i[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|i[1] .is_wysiwyg = "true";
defparam \test_mult_inst|i[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N18
cyclonev_lcell_comb \test_mult_inst|Add1~1 (
// Equation(s):
// \test_mult_inst|Add1~1_combout  = ( \test_mult_inst|i [1] & ( !\test_mult_inst|i [0] $ (!\test_mult_inst|i [2]) ) ) # ( !\test_mult_inst|i [1] & ( \test_mult_inst|i [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|i [0]),
	.datad(!\test_mult_inst|i [2]),
	.datae(gnd),
	.dataf(!\test_mult_inst|i [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add1~1 .extended_lut = "off";
defparam \test_mult_inst|Add1~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \test_mult_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N19
dffeas \test_mult_inst|i[2]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add1~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|i[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|i[2]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|i[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N22
dffeas \test_mult_inst|i[1]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|i[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|i[1]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|i[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N15
cyclonev_lcell_comb \test_mult_inst|Add1~0 (
// Equation(s):
// \test_mult_inst|Add1~0_combout  = ( \test_mult_inst|i [3] & ( \test_mult_inst|i[1]~DUPLICATE_q  & ( (!\test_mult_inst|i [2]) # (!\test_mult_inst|i [0]) ) ) ) # ( !\test_mult_inst|i [3] & ( \test_mult_inst|i[1]~DUPLICATE_q  & ( (\test_mult_inst|i [2] & 
// \test_mult_inst|i [0]) ) ) ) # ( \test_mult_inst|i [3] & ( !\test_mult_inst|i[1]~DUPLICATE_q  ) )

	.dataa(!\test_mult_inst|i [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\test_mult_inst|i [0]),
	.datae(!\test_mult_inst|i [3]),
	.dataf(!\test_mult_inst|i[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add1~0 .extended_lut = "off";
defparam \test_mult_inst|Add1~0 .lut_mask = 64'h0000FFFF0055FFAA;
defparam \test_mult_inst|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N16
dffeas \test_mult_inst|i[3] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|i[3] .is_wysiwyg = "true";
defparam \test_mult_inst|i[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \test_mult_inst|LessThan0~0 (
// Equation(s):
// \test_mult_inst|LessThan0~0_combout  = ( \test_mult_inst|i[1]~DUPLICATE_q  & ( (!\test_mult_inst|i[2]~DUPLICATE_q ) # ((!\test_mult_inst|i [3]) # (!\test_mult_inst|i [0])) ) ) # ( !\test_mult_inst|i[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(!\test_mult_inst|i[2]~DUPLICATE_q ),
	.datac(!\test_mult_inst|i [3]),
	.datad(!\test_mult_inst|i [0]),
	.datae(gnd),
	.dataf(!\test_mult_inst|i[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|LessThan0~0 .extended_lut = "off";
defparam \test_mult_inst|LessThan0~0 .lut_mask = 64'hFFFFFFFFFFFCFFFC;
defparam \test_mult_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N30
cyclonev_lcell_comb \control_inst|Mux0~0 (
// Equation(s):
// \control_inst|Mux0~0_combout  = ( !\control_inst|state [0] & ( (!\control_inst|state [2] & ((!\control_inst|state [3] & (\control_inst|state [1] & \progress_inst|counter_inst|overflow~q )) # (\control_inst|state [3] & (!\control_inst|state [1])))) ) )

	.dataa(!\control_inst|state [3]),
	.datab(!\control_inst|state [1]),
	.datac(!\control_inst|state [2]),
	.datad(!\progress_inst|counter_inst|overflow~q ),
	.datae(gnd),
	.dataf(!\control_inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|Mux0~0 .extended_lut = "off";
defparam \control_inst|Mux0~0 .lut_mask = 64'h4060406000000000;
defparam \control_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N32
dffeas \control_inst|next_state[3] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\control_inst|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|next_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|next_state[3] .is_wysiwyg = "true";
defparam \control_inst|next_state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y11_N2
dffeas \control_inst|state[3] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_inst|next_state [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|state[3] .is_wysiwyg = "true";
defparam \control_inst|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N24
cyclonev_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = ( \control_inst|state [0] & ( (!\control_inst|state [2] & (\control_inst|state [1] & !\control_inst|state [3])) ) )

	.dataa(gnd),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [1]),
	.datad(!\control_inst|state [3]),
	.datae(gnd),
	.dataf(!\control_inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~2 .extended_lut = "off";
defparam \Decoder0~2 .lut_mask = 64'h000000000C000C00;
defparam \Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N25
dffeas \control_inst|enable_mult (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|enable_mult~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|enable_mult .is_wysiwyg = "true";
defparam \control_inst|enable_mult .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N32
dffeas \test_mult_inst|busy (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|LessThan0~0_combout ),
	.asdata(\control_inst|enable_mult~q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|busy .is_wysiwyg = "true";
defparam \test_mult_inst|busy .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \start_debounce|Sync_Inst|sync_buffer[0]~0 (
// Equation(s):
// \start_debounce|Sync_Inst|sync_buffer[0]~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start_debounce|Sync_Inst|sync_buffer[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \start_debounce|Sync_Inst|sync_buffer[0]~0 .extended_lut = "off";
defparam \start_debounce|Sync_Inst|sync_buffer[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \start_debounce|Sync_Inst|sync_buffer[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N4
dffeas \start_debounce|Sync_Inst|sync_buffer[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\start_debounce|Sync_Inst|sync_buffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_debounce|Sync_Inst|sync_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \start_debounce|Sync_Inst|sync_buffer[0] .is_wysiwyg = "true";
defparam \start_debounce|Sync_Inst|sync_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N0
cyclonev_lcell_comb \start_debounce|Sync_Inst|sync_buffer[1]~feeder (
// Equation(s):
// \start_debounce|Sync_Inst|sync_buffer[1]~feeder_combout  = ( \start_debounce|Sync_Inst|sync_buffer [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\start_debounce|Sync_Inst|sync_buffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start_debounce|Sync_Inst|sync_buffer[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \start_debounce|Sync_Inst|sync_buffer[1]~feeder .extended_lut = "off";
defparam \start_debounce|Sync_Inst|sync_buffer[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \start_debounce|Sync_Inst|sync_buffer[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N1
dffeas \start_debounce|Sync_Inst|sync_buffer[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\start_debounce|Sync_Inst|sync_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_debounce|Sync_Inst|sync_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \start_debounce|Sync_Inst|sync_buffer[1] .is_wysiwyg = "true";
defparam \start_debounce|Sync_Inst|sync_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N0
cyclonev_lcell_comb \start_debounce|Sync_Inst|sync_buffer[2]~feeder (
// Equation(s):
// \start_debounce|Sync_Inst|sync_buffer[2]~feeder_combout  = ( \start_debounce|Sync_Inst|sync_buffer [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\start_debounce|Sync_Inst|sync_buffer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start_debounce|Sync_Inst|sync_buffer[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \start_debounce|Sync_Inst|sync_buffer[2]~feeder .extended_lut = "off";
defparam \start_debounce|Sync_Inst|sync_buffer[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \start_debounce|Sync_Inst|sync_buffer[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N2
dffeas \start_debounce|Sync_Inst|sync_buffer[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\start_debounce|Sync_Inst|sync_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_debounce|Sync_Inst|sync_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \start_debounce|Sync_Inst|sync_buffer[2] .is_wysiwyg = "true";
defparam \start_debounce|Sync_Inst|sync_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N7
dffeas \start_debounce|Debounce_Inst|counter[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\start_debounce|Debounce_Inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_debounce|Debounce_Inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \start_debounce|Debounce_Inst|counter[0] .is_wysiwyg = "true";
defparam \start_debounce|Debounce_Inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \start_debounce|Debounce_Inst|counter~0 (
// Equation(s):
// \start_debounce|Debounce_Inst|counter~0_combout  = ( \start_debounce|Debounce_Inst|out~q  & ( (!\start_debounce|Sync_Inst|sync_buffer [2] & !\start_debounce|Debounce_Inst|counter [0]) ) ) # ( !\start_debounce|Debounce_Inst|out~q  & ( 
// (\start_debounce|Sync_Inst|sync_buffer [2] & !\start_debounce|Debounce_Inst|counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\start_debounce|Sync_Inst|sync_buffer [2]),
	.datad(!\start_debounce|Debounce_Inst|counter [0]),
	.datae(gnd),
	.dataf(!\start_debounce|Debounce_Inst|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start_debounce|Debounce_Inst|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \start_debounce|Debounce_Inst|counter~0 .extended_lut = "off";
defparam \start_debounce|Debounce_Inst|counter~0 .lut_mask = 64'h0F000F00F000F000;
defparam \start_debounce|Debounce_Inst|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N8
dffeas \start_debounce|Debounce_Inst|counter[0]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\start_debounce|Debounce_Inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_debounce|Debounce_Inst|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \start_debounce|Debounce_Inst|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \start_debounce|Debounce_Inst|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N27
cyclonev_lcell_comb \start_debounce|Debounce_Inst|counter~1 (
// Equation(s):
// \start_debounce|Debounce_Inst|counter~1_combout  = ( \start_debounce|Debounce_Inst|out~q  & ( (!\start_debounce|Sync_Inst|sync_buffer [2] & (!\start_debounce|Debounce_Inst|counter[0]~DUPLICATE_q  $ (!\start_debounce|Debounce_Inst|counter [1]))) ) ) # ( 
// !\start_debounce|Debounce_Inst|out~q  & ( (\start_debounce|Sync_Inst|sync_buffer [2] & (!\start_debounce|Debounce_Inst|counter[0]~DUPLICATE_q  $ (!\start_debounce|Debounce_Inst|counter [1]))) ) )

	.dataa(!\start_debounce|Sync_Inst|sync_buffer [2]),
	.datab(gnd),
	.datac(!\start_debounce|Debounce_Inst|counter[0]~DUPLICATE_q ),
	.datad(!\start_debounce|Debounce_Inst|counter [1]),
	.datae(gnd),
	.dataf(!\start_debounce|Debounce_Inst|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start_debounce|Debounce_Inst|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \start_debounce|Debounce_Inst|counter~1 .extended_lut = "off";
defparam \start_debounce|Debounce_Inst|counter~1 .lut_mask = 64'h055005500AA00AA0;
defparam \start_debounce|Debounce_Inst|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N29
dffeas \start_debounce|Debounce_Inst|counter[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\start_debounce|Debounce_Inst|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_debounce|Debounce_Inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \start_debounce|Debounce_Inst|counter[1] .is_wysiwyg = "true";
defparam \start_debounce|Debounce_Inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \start_debounce|Debounce_Inst|out~0 (
// Equation(s):
// \start_debounce|Debounce_Inst|out~0_combout  = ( \start_debounce|Debounce_Inst|counter [0] & ( (!\start_debounce|Debounce_Inst|counter [1] & ((\start_debounce|Debounce_Inst|out~q ))) # (\start_debounce|Debounce_Inst|counter [1] & 
// (\start_debounce|Sync_Inst|sync_buffer [2])) ) ) # ( !\start_debounce|Debounce_Inst|counter [0] & ( \start_debounce|Debounce_Inst|out~q  ) )

	.dataa(!\start_debounce|Sync_Inst|sync_buffer [2]),
	.datab(gnd),
	.datac(!\start_debounce|Debounce_Inst|counter [1]),
	.datad(!\start_debounce|Debounce_Inst|out~q ),
	.datae(gnd),
	.dataf(!\start_debounce|Debounce_Inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start_debounce|Debounce_Inst|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \start_debounce|Debounce_Inst|out~0 .extended_lut = "off";
defparam \start_debounce|Debounce_Inst|out~0 .lut_mask = 64'h00FF00FF05F505F5;
defparam \start_debounce|Debounce_Inst|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N25
dffeas \start_debounce|Debounce_Inst|out (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\start_debounce|Debounce_Inst|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start_debounce|Debounce_Inst|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \start_debounce|Debounce_Inst|out .is_wysiwyg = "true";
defparam \start_debounce|Debounce_Inst|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N0
cyclonev_lcell_comb \control_inst|Mux2~0 (
// Equation(s):
// \control_inst|Mux2~0_combout  = ( !\control_inst|state [1] & ( \control_inst|state [0] & ( (!\start_debounce|Debounce_Inst|out~q  & !\control_inst|state [2]) ) ) ) # ( \control_inst|state [1] & ( !\control_inst|state [0] & ( 
// (!\progress_inst|counter_inst|overflow~q ) # (\control_inst|state [2]) ) ) ) # ( !\control_inst|state [1] & ( !\control_inst|state [0] & ( (!\test_mult_inst|busy~q  & \control_inst|state [2]) ) ) )

	.dataa(!\test_mult_inst|busy~q ),
	.datab(!\start_debounce|Debounce_Inst|out~q ),
	.datac(!\control_inst|state [2]),
	.datad(!\progress_inst|counter_inst|overflow~q ),
	.datae(!\control_inst|state [1]),
	.dataf(!\control_inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|Mux2~0 .extended_lut = "off";
defparam \control_inst|Mux2~0 .lut_mask = 64'h0A0AFF0FC0C00000;
defparam \control_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N1
dffeas \control_inst|next_state[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\control_inst|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control_inst|state [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|next_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|next_state[1] .is_wysiwyg = "true";
defparam \control_inst|next_state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y12_N44
dffeas \control_inst|state[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_inst|next_state [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|state[1] .is_wysiwyg = "true";
defparam \control_inst|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N48
cyclonev_lcell_comb \control_inst|enable_progress~13 (
// Equation(s):
// \control_inst|enable_progress~13_combout  = ( !\control_inst|state [3] & ( (!\control_inst|state [1] & (\control_inst|state [2] & !\control_inst|state [0])) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~13 .extended_lut = "off";
defparam \control_inst|enable_progress~13 .lut_mask = 64'h2020202000000000;
defparam \control_inst|enable_progress~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N56
dffeas \progress_inst|input_set_delay (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_inst|enable_progress~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|input_set_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|input_set_delay .is_wysiwyg = "true";
defparam \progress_inst|input_set_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N54
cyclonev_lcell_comb \progress_inst|b[9]~0 (
// Equation(s):
// \progress_inst|b[9]~0_combout  = ( \progress_inst|input_set_delay~q  & ( (!\reset_n~q ) # (!\control_inst|enable_progress~q ) ) ) # ( !\progress_inst|input_set_delay~q  & ( !\reset_n~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~q ),
	.datad(!\control_inst|enable_progress~q ),
	.datae(gnd),
	.dataf(!\progress_inst|input_set_delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[9]~0 .extended_lut = "off";
defparam \progress_inst|b[9]~0 .lut_mask = 64'hF0F0F0F0FFF0FFF0;
defparam \progress_inst|b[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N0
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~85 (
// Equation(s):
// \progress_inst|counter_inst|Add0~85_sumout  = SUM(( \progress_inst|counter_inst|count_reg [0] ) + ( \control_inst|enable_progress~q  ) + ( !VCC ))
// \progress_inst|counter_inst|Add0~86  = CARRY(( \progress_inst|counter_inst|count_reg [0] ) + ( \control_inst|enable_progress~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_inst|enable_progress~q ),
	.datad(!\progress_inst|counter_inst|count_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~85_sumout ),
	.cout(\progress_inst|counter_inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~85 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \progress_inst|counter_inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N2
dffeas \progress_inst|counter_inst|count_reg[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[0] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N9
cyclonev_lcell_comb \progress_inst|counter_inst|count[0]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[0]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[0]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N48
cyclonev_lcell_comb \progress_inst|counter_inst|count[26]~0 (
// Equation(s):
// \progress_inst|counter_inst|count[26]~0_combout  = (!\reset_n~q ) # (\progress_inst|counter_inst|count_reg [32])

	.dataa(!\progress_inst|counter_inst|count_reg [32]),
	.datab(gnd),
	.datac(!\reset_n~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[26]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[26]~0 .extended_lut = "off";
defparam \progress_inst|counter_inst|count[26]~0 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \progress_inst|counter_inst|count[26]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N42
cyclonev_lcell_comb \progress_inst|counter_inst|count[26]~1 (
// Equation(s):
// \progress_inst|counter_inst|count[26]~1_combout  = (!\reset_n~q ) # (\control_inst|enable_progress~q )

	.dataa(gnd),
	.datab(!\control_inst|enable_progress~q ),
	.datac(!\reset_n~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[26]~1 .extended_lut = "off";
defparam \progress_inst|counter_inst|count[26]~1 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \progress_inst|counter_inst|count[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N10
dffeas \progress_inst|counter_inst|count[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[0] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \progress_inst|b[0]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[0]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [0])

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(!\progress_inst|counter_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[0]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[0]~SCLR_LUT .lut_mask = 64'h0303030303030303;
defparam \progress_inst|b[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N41
dffeas \progress_inst|counter_inst|count[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[1] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N57
cyclonev_lcell_comb \progress_inst|b[1]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[1]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [1] & ( \reset_n~q  ) )

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[1]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[1]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \progress_inst|b[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N42
cyclonev_lcell_comb \progress_inst|counter_inst|count[2]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[2]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[2]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N43
dffeas \progress_inst|counter_inst|count[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[2] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \progress_inst|b[2]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[2]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [2] & ( \reset_n~q  ) )

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[2]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[2]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \progress_inst|b[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N47
dffeas \progress_inst|counter_inst|count[3] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[3] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \progress_inst|b[3]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[3]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [3])

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[3]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[3]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \progress_inst|b[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N6
cyclonev_lcell_comb \progress_inst|counter_inst|count[4]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[4]~feeder_combout  = \progress_inst|counter_inst|count_reg [4]

	.dataa(gnd),
	.datab(!\progress_inst|counter_inst|count_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[4]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \progress_inst|counter_inst|count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N7
dffeas \progress_inst|counter_inst|count[4] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[4] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N30
cyclonev_lcell_comb \progress_inst|b[4]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[4]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [4])

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(!\progress_inst|counter_inst|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[4]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[4]~SCLR_LUT .lut_mask = 64'h0033003300330033;
defparam \progress_inst|b[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N16
dffeas \progress_inst|counter_inst|count_reg[5] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[5] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \progress_inst|counter_inst|count[5]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[5]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[5]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N58
dffeas \progress_inst|counter_inst|count[5] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[5] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N30
cyclonev_lcell_comb \progress_inst|b[5]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[5]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [5] & ( \reset_n~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~q ),
	.datad(gnd),
	.datae(!\progress_inst|counter_inst|count [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[5]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[5]~SCLR_LUT .lut_mask = 64'h00000F0F00000F0F;
defparam \progress_inst|b[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N50
dffeas \progress_inst|counter_inst|count[6] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[6] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N0
cyclonev_lcell_comb \progress_inst|b[6]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[6]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [6])

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(!\progress_inst|counter_inst|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[6]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[6]~SCLR_LUT .lut_mask = 64'h0033003300330033;
defparam \progress_inst|b[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N52
dffeas \progress_inst|counter_inst|count[7] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[7] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N24
cyclonev_lcell_comb \progress_inst|b[7]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[7]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [7] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[7]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[7]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|b[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N25
dffeas \progress_inst|counter_inst|count_reg[8] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[8] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N54
cyclonev_lcell_comb \progress_inst|counter_inst|count[8]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[8]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[8]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N55
dffeas \progress_inst|counter_inst|count[8] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[8] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \progress_inst|b[8]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[8]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [8] & ( \reset_n~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_n~q ),
	.datad(gnd),
	.datae(!\progress_inst|counter_inst|count [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[8]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[8]~SCLR_LUT .lut_mask = 64'h00000F0F00000F0F;
defparam \progress_inst|b[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N31
dffeas \progress_inst|counter_inst|count[9] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[9] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N51
cyclonev_lcell_comb \progress_inst|b[9]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[9]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [9])

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(!\progress_inst|counter_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[9]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[9]~SCLR_LUT .lut_mask = 64'h0303030303030303;
defparam \progress_inst|b[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N21
cyclonev_lcell_comb \progress_inst|counter_inst|count[10]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[10]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[10]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N22
dffeas \progress_inst|counter_inst|count[10] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[10] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N3
cyclonev_lcell_comb \progress_inst|b[10]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[10]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [10] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[10]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[10]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|b[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N32
dffeas \progress_inst|counter_inst|count[11] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[11] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \progress_inst|b[11]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[11]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [11])

	.dataa(!\reset_n~q ),
	.datab(!\progress_inst|counter_inst|count [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[11]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[11]~SCLR_LUT .lut_mask = 64'h1111111111111111;
defparam \progress_inst|b[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N25
dffeas \progress_inst|counter_inst|count[12] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[12] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N51
cyclonev_lcell_comb \progress_inst|b[12]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[12]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [12] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[12]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[12]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|b[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N18
cyclonev_lcell_comb \progress_inst|counter_inst|count[13]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[13]~feeder_combout  = \progress_inst|counter_inst|count_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[13]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \progress_inst|counter_inst|count[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N19
dffeas \progress_inst|counter_inst|count[13] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[13] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N48
cyclonev_lcell_comb \progress_inst|b[13]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[13]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [13] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[13]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[13]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|b[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N15
cyclonev_lcell_comb \progress_inst|counter_inst|count[14]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[14]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[14]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N17
dffeas \progress_inst|counter_inst|count[14] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[14] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N15
cyclonev_lcell_comb \progress_inst|b[14]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[14]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [14] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[14]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[14]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|b[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N21
cyclonev_lcell_comb \progress_inst|counter_inst|count[15]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[15]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[15]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N23
dffeas \progress_inst|counter_inst|count[15] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[15] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N12
cyclonev_lcell_comb \progress_inst|b[15]~SCLR_LUT (
// Equation(s):
// \progress_inst|b[15]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [15] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|b[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|b[15]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|b[15]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|b[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N12
cyclonev_lcell_comb \progress_inst|counter_inst|count[16]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[16]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[16]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N13
dffeas \progress_inst|counter_inst|count[16] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[16] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N6
cyclonev_lcell_comb \progress_inst|a[0]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[0]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [16])

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(!\progress_inst|counter_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[0]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[0]~SCLR_LUT .lut_mask = 64'h0303030303030303;
defparam \progress_inst|a[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N36
cyclonev_lcell_comb \progress_inst|counter_inst|count[17]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[17]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[17]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N37
dffeas \progress_inst|counter_inst|count[17] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[17] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N12
cyclonev_lcell_comb \progress_inst|a[1]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[1]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [17] & ( \reset_n~q  ) )

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[1]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[1]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \progress_inst|a[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \progress_inst|counter_inst|count[18]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[18]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[18]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N43
dffeas \progress_inst|counter_inst|count[18] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[18] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N6
cyclonev_lcell_comb \progress_inst|a[2]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[2]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [18] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[2]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[2]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|a[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N1
dffeas \progress_inst|counter_inst|count[19] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[19] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N33
cyclonev_lcell_comb \progress_inst|a[3]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[3]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [19] & ( \reset_n~q  ) )

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[3]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[3]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \progress_inst|a[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N37
dffeas \progress_inst|counter_inst|count[20] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[20] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N15
cyclonev_lcell_comb \progress_inst|a[4]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[4]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [20] & ( \reset_n~q  ) )

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[4]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[4]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \progress_inst|a[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N52
dffeas \progress_inst|counter_inst|count[21] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[21] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \progress_inst|a[5]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[5]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [21] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\progress_inst|counter_inst|count [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[5]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[5]~SCLR_LUT .lut_mask = 64'h0000555500005555;
defparam \progress_inst|a[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N25
dffeas \progress_inst|counter_inst|count[22] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[22] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N9
cyclonev_lcell_comb \progress_inst|a[6]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[6]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [22] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[6]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[6]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|a[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N10
dffeas \progress_inst|counter_inst|count_reg[23] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[23] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N4
dffeas \progress_inst|counter_inst|count[23] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[23] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N9
cyclonev_lcell_comb \progress_inst|a[7]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[7]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [23])

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(!\progress_inst|counter_inst|count [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[7]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[7]~SCLR_LUT .lut_mask = 64'h0033003300330033;
defparam \progress_inst|a[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \progress_inst|counter_inst|count[24]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[24]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[24]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N49
dffeas \progress_inst|counter_inst|count[24] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[24] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N42
cyclonev_lcell_comb \progress_inst|a[8]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[8]~SCLR_LUT_combout  = ( \reset_n~q  & ( \progress_inst|counter_inst|count [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset_n~q ),
	.dataf(!\progress_inst|counter_inst|count [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[8]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[8]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \progress_inst|a[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N9
cyclonev_lcell_comb \progress_inst|counter_inst|count[25]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[25]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[25]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N10
dffeas \progress_inst|counter_inst|count[25] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[25] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N30
cyclonev_lcell_comb \progress_inst|a[9]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[9]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [25])

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[9]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[9]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \progress_inst|a[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N3
cyclonev_lcell_comb \progress_inst|counter_inst|count[26]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[26]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[26]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N5
dffeas \progress_inst|counter_inst|count[26] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[26] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N36
cyclonev_lcell_comb \progress_inst|a[10]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[10]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [26])

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[10]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[10]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \progress_inst|a[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N12
cyclonev_lcell_comb \progress_inst|counter_inst|count[27]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[27]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[27]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y13_N13
dffeas \progress_inst|counter_inst|count[27] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[27] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N39
cyclonev_lcell_comb \progress_inst|a[11]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[11]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [27] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[11]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[11]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|a[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N25
dffeas \progress_inst|counter_inst|count_reg[28] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[28] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N34
dffeas \progress_inst|counter_inst|count[28] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|counter_inst|count_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(vcc),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[28] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \progress_inst|a[12]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[12]~SCLR_LUT_combout  = ( \reset_n~q  & ( \progress_inst|counter_inst|count [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset_n~q ),
	.dataf(!\progress_inst|counter_inst|count [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[12]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[12]~SCLR_LUT .lut_mask = 64'h000000000000FFFF;
defparam \progress_inst|a[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N45
cyclonev_lcell_comb \progress_inst|counter_inst|count[29]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[29]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[29]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N46
dffeas \progress_inst|counter_inst|count[29] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[29] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N3
cyclonev_lcell_comb \progress_inst|a[13]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[13]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [29] & ( \reset_n~q  ) )

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[13]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[13]~SCLR_LUT .lut_mask = 64'h0000000055555555;
defparam \progress_inst|a[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N9
cyclonev_lcell_comb \progress_inst|counter_inst|count[30]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[30]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[30]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N10
dffeas \progress_inst|counter_inst|count[30] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[30] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N3
cyclonev_lcell_comb \progress_inst|a[14]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[14]~SCLR_LUT_combout  = ( \progress_inst|counter_inst|count [30] & ( \reset_n~q  ) )

	.dataa(gnd),
	.datab(!\reset_n~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[14]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[14]~SCLR_LUT .lut_mask = 64'h0000000033333333;
defparam \progress_inst|a[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N45
cyclonev_lcell_comb \progress_inst|counter_inst|count[31]~feeder (
// Equation(s):
// \progress_inst|counter_inst|count[31]~feeder_combout  = ( \progress_inst|counter_inst|count_reg [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|counter_inst|count_reg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|count[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|count[31]~feeder .extended_lut = "off";
defparam \progress_inst|counter_inst|count[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \progress_inst|counter_inst|count[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N46
dffeas \progress_inst|counter_inst|count[31] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|count[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\progress_inst|counter_inst|count[26]~0_combout ),
	.sload(gnd),
	.ena(\progress_inst|counter_inst|count[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count[31] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N33
cyclonev_lcell_comb \progress_inst|a[15]~SCLR_LUT (
// Equation(s):
// \progress_inst|a[15]~SCLR_LUT_combout  = (\reset_n~q  & \progress_inst|counter_inst|count [31])

	.dataa(!\reset_n~q ),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|a[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|a[15]~SCLR_LUT .extended_lut = "off";
defparam \progress_inst|a[15]~SCLR_LUT .lut_mask = 64'h0505050505050505;
defparam \progress_inst|a[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y12_N0
cyclonev_mac \gold_mult_inst|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\progress_inst|b[15]~SCLR_LUT_combout ,\progress_inst|b[14]~SCLR_LUT_combout ,\progress_inst|b[13]~SCLR_LUT_combout ,\progress_inst|b[12]~SCLR_LUT_combout ,\progress_inst|b[11]~SCLR_LUT_combout ,\progress_inst|b[10]~SCLR_LUT_combout ,
\progress_inst|b[9]~SCLR_LUT_combout ,\progress_inst|b[8]~SCLR_LUT_combout ,\progress_inst|b[7]~SCLR_LUT_combout ,\progress_inst|b[6]~SCLR_LUT_combout ,\progress_inst|b[5]~SCLR_LUT_combout ,\progress_inst|b[4]~SCLR_LUT_combout ,
\progress_inst|b[3]~SCLR_LUT_combout ,\progress_inst|b[2]~SCLR_LUT_combout ,\progress_inst|b[1]~SCLR_LUT_combout ,\progress_inst|b[0]~SCLR_LUT_combout }),
	.ay({\progress_inst|a[15]~SCLR_LUT_combout ,\progress_inst|a[14]~SCLR_LUT_combout ,\progress_inst|a[13]~SCLR_LUT_combout ,\progress_inst|a[12]~SCLR_LUT_combout ,\progress_inst|a[11]~SCLR_LUT_combout ,\progress_inst|a[10]~SCLR_LUT_combout ,
\progress_inst|a[9]~SCLR_LUT_combout ,\progress_inst|a[8]~SCLR_LUT_combout ,\progress_inst|a[7]~SCLR_LUT_combout ,\progress_inst|a[6]~SCLR_LUT_combout ,\progress_inst|a[5]~SCLR_LUT_combout ,\progress_inst|a[4]~SCLR_LUT_combout ,
\progress_inst|a[3]~SCLR_LUT_combout ,\progress_inst|a[2]~SCLR_LUT_combout ,\progress_inst|a[1]~SCLR_LUT_combout ,\progress_inst|a[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\progress_inst|b[9]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\gold_mult_inst|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \gold_mult_inst|Mult0~mac .accumulate_clock = "none";
defparam \gold_mult_inst|Mult0~mac .ax_clock = "0";
defparam \gold_mult_inst|Mult0~mac .ax_width = 16;
defparam \gold_mult_inst|Mult0~mac .ay_scan_in_clock = "0";
defparam \gold_mult_inst|Mult0~mac .ay_scan_in_width = 16;
defparam \gold_mult_inst|Mult0~mac .ay_use_scan_in = "false";
defparam \gold_mult_inst|Mult0~mac .az_clock = "none";
defparam \gold_mult_inst|Mult0~mac .bx_clock = "none";
defparam \gold_mult_inst|Mult0~mac .by_clock = "none";
defparam \gold_mult_inst|Mult0~mac .by_use_scan_in = "false";
defparam \gold_mult_inst|Mult0~mac .bz_clock = "none";
defparam \gold_mult_inst|Mult0~mac .coef_a_0 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_a_1 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_a_2 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_a_3 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_a_4 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_a_5 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_a_6 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_a_7 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_b_0 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_b_1 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_b_2 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_b_3 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_b_4 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_b_5 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_b_6 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_b_7 = 0;
defparam \gold_mult_inst|Mult0~mac .coef_sel_a_clock = "none";
defparam \gold_mult_inst|Mult0~mac .coef_sel_b_clock = "none";
defparam \gold_mult_inst|Mult0~mac .delay_scan_out_ay = "false";
defparam \gold_mult_inst|Mult0~mac .delay_scan_out_by = "false";
defparam \gold_mult_inst|Mult0~mac .enable_double_accum = "false";
defparam \gold_mult_inst|Mult0~mac .load_const_clock = "none";
defparam \gold_mult_inst|Mult0~mac .load_const_value = 0;
defparam \gold_mult_inst|Mult0~mac .mode_sub_location = 0;
defparam \gold_mult_inst|Mult0~mac .negate_clock = "none";
defparam \gold_mult_inst|Mult0~mac .operand_source_max = "input";
defparam \gold_mult_inst|Mult0~mac .operand_source_may = "input";
defparam \gold_mult_inst|Mult0~mac .operand_source_mbx = "input";
defparam \gold_mult_inst|Mult0~mac .operand_source_mby = "input";
defparam \gold_mult_inst|Mult0~mac .operation_mode = "m18x18_full";
defparam \gold_mult_inst|Mult0~mac .output_clock = "none";
defparam \gold_mult_inst|Mult0~mac .preadder_subtract_a = "false";
defparam \gold_mult_inst|Mult0~mac .preadder_subtract_b = "false";
defparam \gold_mult_inst|Mult0~mac .result_a_width = 64;
defparam \gold_mult_inst|Mult0~mac .signed_max = "false";
defparam \gold_mult_inst|Mult0~mac .signed_may = "false";
defparam \gold_mult_inst|Mult0~mac .signed_mbx = "false";
defparam \gold_mult_inst|Mult0~mac .signed_mby = "false";
defparam \gold_mult_inst|Mult0~mac .sub_clock = "none";
defparam \gold_mult_inst|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X82_Y12_N7
dffeas \progress_inst|a[0]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N53
dffeas \test_mult_inst|a_reg[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[0]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[0] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N13
dffeas \progress_inst|a[1]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N13
dffeas \test_mult_inst|a_reg[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[1]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[1] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N34
dffeas \progress_inst|a[3]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N52
dffeas \test_mult_inst|a_reg[3] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[3]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[3] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N11
dffeas \progress_inst|a[6]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N55
dffeas \test_mult_inst|a_reg[6] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[6]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[6] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N11
dffeas \progress_inst|a[7]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[7]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N58
dffeas \test_mult_inst|a_reg[7] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[7]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[7] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N44
dffeas \progress_inst|a[8]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N51
cyclonev_lcell_comb \test_mult_inst|a_reg[8]~feeder (
// Equation(s):
// \test_mult_inst|a_reg[8]~feeder_combout  = ( \progress_inst|a[8]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|a_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|a_reg[8]~feeder .extended_lut = "off";
defparam \test_mult_inst|a_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \test_mult_inst|a_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y11_N52
dffeas \test_mult_inst|a_reg[8] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|a_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[8] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N32
dffeas \progress_inst|a[9]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[9]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y11_N1
dffeas \test_mult_inst|a_reg[9] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[9]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[9] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N38
dffeas \progress_inst|a[10]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[10]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y11_N16
dffeas \test_mult_inst|a_reg[10] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[10]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[10] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N41
dffeas \progress_inst|a[11]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[11]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N48
cyclonev_lcell_comb \test_mult_inst|a_reg[11]~feeder (
// Equation(s):
// \test_mult_inst|a_reg[11]~feeder_combout  = ( \progress_inst|a[11]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[11]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|a_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|a_reg[11]~feeder .extended_lut = "off";
defparam \test_mult_inst|a_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \test_mult_inst|a_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y11_N50
dffeas \test_mult_inst|a_reg[11] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|a_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[11] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N5
dffeas \progress_inst|a[13]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[13]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y11_N40
dffeas \test_mult_inst|a_reg[13] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[13]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[13] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N5
dffeas \progress_inst|a[14]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[14]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y11_N38
dffeas \test_mult_inst|a_reg[14] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[14]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[14] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N35
dffeas \progress_inst|a[15]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[15]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y11_N7
dffeas \test_mult_inst|a_reg[15] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[15]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[15] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N14
dffeas \progress_inst|b[15]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[15]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N54
cyclonev_lcell_comb \test_mult_inst|b_reg~0 (
// Equation(s):
// \test_mult_inst|b_reg~0_combout  = (\progress_inst|b[15]~_Duplicate_1_q  & !\test_mult_inst|busy~q )

	.dataa(gnd),
	.datab(!\progress_inst|b[15]~_Duplicate_1_q ),
	.datac(!\test_mult_inst|busy~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg~0 .extended_lut = "off";
defparam \test_mult_inst|b_reg~0 .lut_mask = 64'h3030303030303030;
defparam \test_mult_inst|b_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N56
dffeas \test_mult_inst|b_reg[15] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[15] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N0
cyclonev_lcell_comb \test_mult_inst|b_reg[14]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[14]~feeder_combout  = \test_mult_inst|b_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|b_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[14]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \test_mult_inst|b_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N17
dffeas \progress_inst|b[14]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[14]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N2
dffeas \test_mult_inst|b_reg[14] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[14]~feeder_combout ),
	.asdata(\progress_inst|b[14]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[14] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N9
cyclonev_lcell_comb \test_mult_inst|b_reg[13]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[13]~feeder_combout  = \test_mult_inst|b_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\test_mult_inst|b_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[13]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[13]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \test_mult_inst|b_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N50
dffeas \progress_inst|b[13]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[13]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N11
dffeas \test_mult_inst|b_reg[13] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[13]~feeder_combout ),
	.asdata(\progress_inst|b[13]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[13] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N3
cyclonev_lcell_comb \test_mult_inst|b_reg[12]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[12]~feeder_combout  = \test_mult_inst|b_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|b_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[12]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \test_mult_inst|b_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N53
dffeas \progress_inst|b[12]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[12]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N5
dffeas \test_mult_inst|b_reg[12] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[12]~feeder_combout ),
	.asdata(\progress_inst|b[12]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[12] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N57
cyclonev_lcell_comb \test_mult_inst|b_reg[11]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[11]~feeder_combout  = \test_mult_inst|b_reg [12]

	.dataa(!\test_mult_inst|b_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[11]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \test_mult_inst|b_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N2
dffeas \progress_inst|b[11]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[11]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N59
dffeas \test_mult_inst|b_reg[11] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[11]~feeder_combout ),
	.asdata(\progress_inst|b[11]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[11] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N33
cyclonev_lcell_comb \test_mult_inst|b_reg[10]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[10]~feeder_combout  = ( \test_mult_inst|b_reg [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test_mult_inst|b_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[10]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \test_mult_inst|b_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N5
dffeas \progress_inst|b[10]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[10]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N34
dffeas \test_mult_inst|b_reg[10] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[10]~feeder_combout ),
	.asdata(\progress_inst|b[10]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[10] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \test_mult_inst|b_reg[9]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[9]~feeder_combout  = \test_mult_inst|b_reg [10]

	.dataa(gnd),
	.datab(!\test_mult_inst|b_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[9]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \test_mult_inst|b_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N53
dffeas \progress_inst|b[9]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[9]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N20
dffeas \test_mult_inst|b_reg[9] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[9]~feeder_combout ),
	.asdata(\progress_inst|b[9]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[9] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N45
cyclonev_lcell_comb \test_mult_inst|b_reg[8]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[8]~feeder_combout  = \test_mult_inst|b_reg [9]

	.dataa(!\test_mult_inst|b_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[8]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \test_mult_inst|b_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N38
dffeas \progress_inst|b[8]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N47
dffeas \test_mult_inst|b_reg[8] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[8]~feeder_combout ),
	.asdata(\progress_inst|b[8]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[8] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \test_mult_inst|b_reg[7]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[7]~feeder_combout  = \test_mult_inst|b_reg [8]

	.dataa(gnd),
	.datab(!\test_mult_inst|b_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[7]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \test_mult_inst|b_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N25
dffeas \progress_inst|b[7]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[7]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N44
dffeas \test_mult_inst|b_reg[7] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[7]~feeder_combout ),
	.asdata(\progress_inst|b[7]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[7] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \test_mult_inst|b_reg[6]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[6]~feeder_combout  = \test_mult_inst|b_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|b_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[6]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \test_mult_inst|b_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N1
dffeas \progress_inst|b[6]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N40
dffeas \test_mult_inst|b_reg[6] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[6]~feeder_combout ),
	.asdata(\progress_inst|b[6]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[6] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \test_mult_inst|b_reg[5]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[5]~feeder_combout  = \test_mult_inst|b_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|b_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[5]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \test_mult_inst|b_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N31
dffeas \progress_inst|b[5]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N38
dffeas \test_mult_inst|b_reg[5] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[5]~feeder_combout ),
	.asdata(\progress_inst|b[5]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[5] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N33
cyclonev_lcell_comb \test_mult_inst|b_reg[4]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[4]~feeder_combout  = \test_mult_inst|b_reg [5]

	.dataa(!\test_mult_inst|b_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[4]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \test_mult_inst|b_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N32
dffeas \progress_inst|b[4]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[4]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N34
dffeas \test_mult_inst|b_reg[4] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[4]~feeder_combout ),
	.asdata(\progress_inst|b[4]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[4] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N27
cyclonev_lcell_comb \test_mult_inst|b_reg[3]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[3]~feeder_combout  = \test_mult_inst|b_reg [4]

	.dataa(!\test_mult_inst|b_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[3]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \test_mult_inst|b_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N28
dffeas \progress_inst|b[3]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N29
dffeas \test_mult_inst|b_reg[3] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[3]~feeder_combout ),
	.asdata(\progress_inst|b[3]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[3] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N24
cyclonev_lcell_comb \test_mult_inst|b_reg[2]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[2]~feeder_combout  = \test_mult_inst|b_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|b_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[2]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \test_mult_inst|b_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N50
dffeas \progress_inst|b[2]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N25
dffeas \test_mult_inst|b_reg[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[2]~feeder_combout ),
	.asdata(\progress_inst|b[2]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[2] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N21
cyclonev_lcell_comb \test_mult_inst|b_reg[1]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[1]~feeder_combout  = \test_mult_inst|b_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|b_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[1]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \test_mult_inst|b_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N59
dffeas \progress_inst|b[1]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N23
dffeas \test_mult_inst|b_reg[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[1]~feeder_combout ),
	.asdata(\progress_inst|b[1]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[1] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N18
cyclonev_lcell_comb \test_mult_inst|b_reg[0]~feeder (
// Equation(s):
// \test_mult_inst|b_reg[0]~feeder_combout  = \test_mult_inst|b_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|b_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|b_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|b_reg[0]~feeder .extended_lut = "off";
defparam \test_mult_inst|b_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \test_mult_inst|b_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N56
dffeas \progress_inst|b[0]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|b[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|b[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|b[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|b[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N20
dffeas \test_mult_inst|b_reg[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|b_reg[0]~feeder_combout ),
	.asdata(\progress_inst|b[0]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\test_mult_inst|busy~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|b_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|b_reg[0] .is_wysiwyg = "true";
defparam \test_mult_inst|b_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N38
dffeas \progress_inst|a[12]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[12]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y11_N11
dffeas \test_mult_inst|a_reg[12] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[12]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[12] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N16
dffeas \progress_inst|a[5]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N16
dffeas \test_mult_inst|a_reg[5] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[5]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[5] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N17
dffeas \progress_inst|a[4]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[4]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N59
dffeas \test_mult_inst|a_reg[4] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\progress_inst|a[4]~_Duplicate_1_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[4] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N7
dffeas \progress_inst|a[2]~_Duplicate_1 (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|a[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\progress_inst|b[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|a[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|a[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \progress_inst|a[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \test_mult_inst|a_reg[2]~feeder (
// Equation(s):
// \test_mult_inst|a_reg[2]~feeder_combout  = ( \progress_inst|a[2]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|a_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|a_reg[2]~feeder .extended_lut = "off";
defparam \test_mult_inst|a_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \test_mult_inst|a_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N49
dffeas \test_mult_inst|a_reg[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|a_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\test_mult_inst|busy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|a_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|a_reg[2] .is_wysiwyg = "true";
defparam \test_mult_inst|a_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N0
cyclonev_lcell_comb \test_mult_inst|Add0~1 (
// Equation(s):
// \test_mult_inst|Add0~1_sumout  = SUM(( \test_mult_inst|result[16]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [0] ) + ( !VCC ))
// \test_mult_inst|Add0~2  = CARRY(( \test_mult_inst|result[16]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|a_reg [0]),
	.datad(!\test_mult_inst|result[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~1_sumout ),
	.cout(\test_mult_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~1 .extended_lut = "off";
defparam \test_mult_inst|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \test_mult_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N3
cyclonev_lcell_comb \test_mult_inst|Add0~5 (
// Equation(s):
// \test_mult_inst|Add0~5_sumout  = SUM(( \test_mult_inst|result [17] ) + ( \test_mult_inst|a_reg [1] ) + ( \test_mult_inst|Add0~2  ))
// \test_mult_inst|Add0~6  = CARRY(( \test_mult_inst|result [17] ) + ( \test_mult_inst|a_reg [1] ) + ( \test_mult_inst|Add0~2  ))

	.dataa(!\test_mult_inst|a_reg [1]),
	.datab(gnd),
	.datac(!\test_mult_inst|result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~5_sumout ),
	.cout(\test_mult_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~5 .extended_lut = "off";
defparam \test_mult_inst|Add0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \test_mult_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N6
cyclonev_lcell_comb \test_mult_inst|Add0~45 (
// Equation(s):
// \test_mult_inst|Add0~45_sumout  = SUM(( \test_mult_inst|a_reg [2] ) + ( \test_mult_inst|result[18]~DUPLICATE_q  ) + ( \test_mult_inst|Add0~6  ))
// \test_mult_inst|Add0~46  = CARRY(( \test_mult_inst|a_reg [2] ) + ( \test_mult_inst|result[18]~DUPLICATE_q  ) + ( \test_mult_inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\test_mult_inst|result[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\test_mult_inst|a_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~45_sumout ),
	.cout(\test_mult_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~45 .extended_lut = "off";
defparam \test_mult_inst|Add0~45 .lut_mask = 64'h0000CCCC000000FF;
defparam \test_mult_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N9
cyclonev_lcell_comb \test_mult_inst|Add0~49 (
// Equation(s):
// \test_mult_inst|Add0~49_sumout  = SUM(( \test_mult_inst|result [19] ) + ( \test_mult_inst|a_reg [3] ) + ( \test_mult_inst|Add0~46  ))
// \test_mult_inst|Add0~50  = CARRY(( \test_mult_inst|result [19] ) + ( \test_mult_inst|a_reg [3] ) + ( \test_mult_inst|Add0~46  ))

	.dataa(!\test_mult_inst|a_reg [3]),
	.datab(gnd),
	.datac(!\test_mult_inst|result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~49_sumout ),
	.cout(\test_mult_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~49 .extended_lut = "off";
defparam \test_mult_inst|Add0~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \test_mult_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N12
cyclonev_lcell_comb \test_mult_inst|Add0~53 (
// Equation(s):
// \test_mult_inst|Add0~53_sumout  = SUM(( \test_mult_inst|a_reg [4] ) + ( \test_mult_inst|result [20] ) + ( \test_mult_inst|Add0~50  ))
// \test_mult_inst|Add0~54  = CARRY(( \test_mult_inst|a_reg [4] ) + ( \test_mult_inst|result [20] ) + ( \test_mult_inst|Add0~50  ))

	.dataa(gnd),
	.datab(!\test_mult_inst|result [20]),
	.datac(gnd),
	.datad(!\test_mult_inst|a_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~53_sumout ),
	.cout(\test_mult_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~53 .extended_lut = "off";
defparam \test_mult_inst|Add0~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \test_mult_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N15
cyclonev_lcell_comb \test_mult_inst|Add0~57 (
// Equation(s):
// \test_mult_inst|Add0~57_sumout  = SUM(( \test_mult_inst|result[21]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [5] ) + ( \test_mult_inst|Add0~54  ))
// \test_mult_inst|Add0~58  = CARRY(( \test_mult_inst|result[21]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [5] ) + ( \test_mult_inst|Add0~54  ))

	.dataa(!\test_mult_inst|result[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\test_mult_inst|a_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~57_sumout ),
	.cout(\test_mult_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~57 .extended_lut = "off";
defparam \test_mult_inst|Add0~57 .lut_mask = 64'h0000F0F000005555;
defparam \test_mult_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N18
cyclonev_lcell_comb \test_mult_inst|Add0~61 (
// Equation(s):
// \test_mult_inst|Add0~61_sumout  = SUM(( \test_mult_inst|result[22]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [6] ) + ( \test_mult_inst|Add0~58  ))
// \test_mult_inst|Add0~62  = CARRY(( \test_mult_inst|result[22]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [6] ) + ( \test_mult_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|a_reg [6]),
	.datad(!\test_mult_inst|result[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~61_sumout ),
	.cout(\test_mult_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~61 .extended_lut = "off";
defparam \test_mult_inst|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \test_mult_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N21
cyclonev_lcell_comb \test_mult_inst|Add0~65 (
// Equation(s):
// \test_mult_inst|Add0~65_sumout  = SUM(( \test_mult_inst|a_reg [7] ) + ( \test_mult_inst|result [23] ) + ( \test_mult_inst|Add0~62  ))
// \test_mult_inst|Add0~66  = CARRY(( \test_mult_inst|a_reg [7] ) + ( \test_mult_inst|result [23] ) + ( \test_mult_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|a_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test_mult_inst|result [23]),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~65_sumout ),
	.cout(\test_mult_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~65 .extended_lut = "off";
defparam \test_mult_inst|Add0~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \test_mult_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N24
cyclonev_lcell_comb \test_mult_inst|Add0~33 (
// Equation(s):
// \test_mult_inst|Add0~33_sumout  = SUM(( \test_mult_inst|result[24]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [8] ) + ( \test_mult_inst|Add0~66  ))
// \test_mult_inst|Add0~34  = CARRY(( \test_mult_inst|result[24]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [8] ) + ( \test_mult_inst|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|a_reg [8]),
	.datad(!\test_mult_inst|result[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~33_sumout ),
	.cout(\test_mult_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~33 .extended_lut = "off";
defparam \test_mult_inst|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \test_mult_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N27
cyclonev_lcell_comb \test_mult_inst|Add0~37 (
// Equation(s):
// \test_mult_inst|Add0~37_sumout  = SUM(( \test_mult_inst|result[25]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [9] ) + ( \test_mult_inst|Add0~34  ))
// \test_mult_inst|Add0~38  = CARRY(( \test_mult_inst|result[25]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [9] ) + ( \test_mult_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\test_mult_inst|a_reg [9]),
	.datac(!\test_mult_inst|result[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~37_sumout ),
	.cout(\test_mult_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~37 .extended_lut = "off";
defparam \test_mult_inst|Add0~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \test_mult_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N30
cyclonev_lcell_comb \test_mult_inst|Add0~41 (
// Equation(s):
// \test_mult_inst|Add0~41_sumout  = SUM(( \test_mult_inst|result [26] ) + ( \test_mult_inst|a_reg [10] ) + ( \test_mult_inst|Add0~38  ))
// \test_mult_inst|Add0~42  = CARRY(( \test_mult_inst|result [26] ) + ( \test_mult_inst|a_reg [10] ) + ( \test_mult_inst|Add0~38  ))

	.dataa(!\test_mult_inst|a_reg [10]),
	.datab(gnd),
	.datac(!\test_mult_inst|result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~41_sumout ),
	.cout(\test_mult_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~41 .extended_lut = "off";
defparam \test_mult_inst|Add0~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \test_mult_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N33
cyclonev_lcell_comb \test_mult_inst|Add0~21 (
// Equation(s):
// \test_mult_inst|Add0~21_sumout  = SUM(( \test_mult_inst|result [27] ) + ( \test_mult_inst|a_reg [11] ) + ( \test_mult_inst|Add0~42  ))
// \test_mult_inst|Add0~22  = CARRY(( \test_mult_inst|result [27] ) + ( \test_mult_inst|a_reg [11] ) + ( \test_mult_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|a_reg [11]),
	.datad(!\test_mult_inst|result [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~21_sumout ),
	.cout(\test_mult_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~21 .extended_lut = "off";
defparam \test_mult_inst|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \test_mult_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N36
cyclonev_lcell_comb \test_mult_inst|Add0~25 (
// Equation(s):
// \test_mult_inst|Add0~25_sumout  = SUM(( \test_mult_inst|result [28] ) + ( \test_mult_inst|a_reg [12] ) + ( \test_mult_inst|Add0~22  ))
// \test_mult_inst|Add0~26  = CARRY(( \test_mult_inst|result [28] ) + ( \test_mult_inst|a_reg [12] ) + ( \test_mult_inst|Add0~22  ))

	.dataa(gnd),
	.datab(!\test_mult_inst|result [28]),
	.datac(!\test_mult_inst|a_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~25_sumout ),
	.cout(\test_mult_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~25 .extended_lut = "off";
defparam \test_mult_inst|Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \test_mult_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N39
cyclonev_lcell_comb \test_mult_inst|Add0~29 (
// Equation(s):
// \test_mult_inst|Add0~29_sumout  = SUM(( \test_mult_inst|result[29]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [13] ) + ( \test_mult_inst|Add0~26  ))
// \test_mult_inst|Add0~30  = CARRY(( \test_mult_inst|result[29]~DUPLICATE_q  ) + ( \test_mult_inst|a_reg [13] ) + ( \test_mult_inst|Add0~26  ))

	.dataa(!\test_mult_inst|a_reg [13]),
	.datab(gnd),
	.datac(!\test_mult_inst|result[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~29_sumout ),
	.cout(\test_mult_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~29 .extended_lut = "off";
defparam \test_mult_inst|Add0~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \test_mult_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N42
cyclonev_lcell_comb \test_mult_inst|Add0~9 (
// Equation(s):
// \test_mult_inst|Add0~9_sumout  = SUM(( \test_mult_inst|result [30] ) + ( \test_mult_inst|a_reg [14] ) + ( \test_mult_inst|Add0~30  ))
// \test_mult_inst|Add0~10  = CARRY(( \test_mult_inst|result [30] ) + ( \test_mult_inst|a_reg [14] ) + ( \test_mult_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\test_mult_inst|a_reg [14]),
	.datac(gnd),
	.datad(!\test_mult_inst|result [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~9_sumout ),
	.cout(\test_mult_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~9 .extended_lut = "off";
defparam \test_mult_inst|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \test_mult_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N45
cyclonev_lcell_comb \test_mult_inst|Add0~13 (
// Equation(s):
// \test_mult_inst|Add0~13_sumout  = SUM(( \test_mult_inst|result [31] ) + ( \test_mult_inst|a_reg [15] ) + ( \test_mult_inst|Add0~10  ))
// \test_mult_inst|Add0~14  = CARRY(( \test_mult_inst|result [31] ) + ( \test_mult_inst|a_reg [15] ) + ( \test_mult_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|a_reg [15]),
	.datad(!\test_mult_inst|result [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~13_sumout ),
	.cout(\test_mult_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~13 .extended_lut = "off";
defparam \test_mult_inst|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \test_mult_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N48
cyclonev_lcell_comb \test_mult_inst|Add0~17 (
// Equation(s):
// \test_mult_inst|Add0~17_sumout  = SUM(( GND ) + ( GND ) + ( \test_mult_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\test_mult_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\test_mult_inst|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|Add0~17 .extended_lut = "off";
defparam \test_mult_inst|Add0~17 .lut_mask = 64'h0000FFFF00000000;
defparam \test_mult_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N57
cyclonev_lcell_comb \test_mult_inst|result~0 (
// Equation(s):
// \test_mult_inst|result~0_combout  = ( \test_mult_inst|Add0~17_sumout  & ( (\test_mult_inst|busy~q  & \test_mult_inst|b_reg [0]) ) )

	.dataa(!\test_mult_inst|busy~q ),
	.datab(gnd),
	.datac(!\test_mult_inst|b_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\test_mult_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|result~0 .extended_lut = "off";
defparam \test_mult_inst|result~0 .lut_mask = 64'h0000000005050505;
defparam \test_mult_inst|result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N59
dffeas \test_mult_inst|result[31] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result~0_combout ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[31] .is_wysiwyg = "true";
defparam \test_mult_inst|result[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N47
dffeas \test_mult_inst|result[30] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~13_sumout ),
	.asdata(\test_mult_inst|result [31]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[30] .is_wysiwyg = "true";
defparam \test_mult_inst|result[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N44
dffeas \test_mult_inst|result[29]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~9_sumout ),
	.asdata(\test_mult_inst|result [30]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[29]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|result[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N41
dffeas \test_mult_inst|result[28] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~29_sumout ),
	.asdata(\test_mult_inst|result[29]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[28] .is_wysiwyg = "true";
defparam \test_mult_inst|result[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N38
dffeas \test_mult_inst|result[27] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~25_sumout ),
	.asdata(\test_mult_inst|result [28]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[27] .is_wysiwyg = "true";
defparam \test_mult_inst|result[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N35
dffeas \test_mult_inst|result[26] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~21_sumout ),
	.asdata(\test_mult_inst|result [27]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[26] .is_wysiwyg = "true";
defparam \test_mult_inst|result[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N32
dffeas \test_mult_inst|result[25]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~41_sumout ),
	.asdata(\test_mult_inst|result [26]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[25]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|result[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N29
dffeas \test_mult_inst|result[24]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~37_sumout ),
	.asdata(\test_mult_inst|result[25]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[24]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|result[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N26
dffeas \test_mult_inst|result[23] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~33_sumout ),
	.asdata(\test_mult_inst|result[24]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[23] .is_wysiwyg = "true";
defparam \test_mult_inst|result[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N23
dffeas \test_mult_inst|result[22]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~65_sumout ),
	.asdata(\test_mult_inst|result [23]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N20
dffeas \test_mult_inst|result[21]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~61_sumout ),
	.asdata(\test_mult_inst|result[22]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[21]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|result[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N17
dffeas \test_mult_inst|result[20] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~57_sumout ),
	.asdata(\test_mult_inst|result[21]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[20] .is_wysiwyg = "true";
defparam \test_mult_inst|result[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N14
dffeas \test_mult_inst|result[19] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~53_sumout ),
	.asdata(\test_mult_inst|result [20]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[19] .is_wysiwyg = "true";
defparam \test_mult_inst|result[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N11
dffeas \test_mult_inst|result[18]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~49_sumout ),
	.asdata(\test_mult_inst|result [19]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[18]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|result[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N8
dffeas \test_mult_inst|result[17] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~45_sumout ),
	.asdata(\test_mult_inst|result[18]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[17] .is_wysiwyg = "true";
defparam \test_mult_inst|result[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N5
dffeas \test_mult_inst|result[16]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~5_sumout ),
	.asdata(\test_mult_inst|result [17]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[16]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|result[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N1
dffeas \test_mult_inst|result[15] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~1_sumout ),
	.asdata(\test_mult_inst|result[16]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[15] .is_wysiwyg = "true";
defparam \test_mult_inst|result[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N2
dffeas \test_mult_inst|result[14] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [15]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[14] .is_wysiwyg = "true";
defparam \test_mult_inst|result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N49
dffeas \test_mult_inst|result[13] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [14]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[13] .is_wysiwyg = "true";
defparam \test_mult_inst|result[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N13
dffeas \test_mult_inst|result[12] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [13]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[12] .is_wysiwyg = "true";
defparam \test_mult_inst|result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N39
cyclonev_lcell_comb \test_mult_inst|result[11]~feeder (
// Equation(s):
// \test_mult_inst|result[11]~feeder_combout  = \test_mult_inst|result [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\test_mult_inst|result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\test_mult_inst|result[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \test_mult_inst|result[11]~feeder .extended_lut = "off";
defparam \test_mult_inst|result[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \test_mult_inst|result[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N41
dffeas \test_mult_inst|result[11] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|result[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[11] .is_wysiwyg = "true";
defparam \test_mult_inst|result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N48
cyclonev_lcell_comb \control_inst|enable_progress~1 (
// Equation(s):
// \control_inst|enable_progress~1_combout  = ( \test_mult_inst|result [13] & ( \gold_mult_inst|result [12] & ( (\gold_mult_inst|result [13] & (\test_mult_inst|result [12] & (!\gold_mult_inst|result [11] $ (\test_mult_inst|result [11])))) ) ) ) # ( 
// !\test_mult_inst|result [13] & ( \gold_mult_inst|result [12] & ( (!\gold_mult_inst|result [13] & (\test_mult_inst|result [12] & (!\gold_mult_inst|result [11] $ (\test_mult_inst|result [11])))) ) ) ) # ( \test_mult_inst|result [13] & ( 
// !\gold_mult_inst|result [12] & ( (\gold_mult_inst|result [13] & (!\test_mult_inst|result [12] & (!\gold_mult_inst|result [11] $ (\test_mult_inst|result [11])))) ) ) ) # ( !\test_mult_inst|result [13] & ( !\gold_mult_inst|result [12] & ( 
// (!\gold_mult_inst|result [13] & (!\test_mult_inst|result [12] & (!\gold_mult_inst|result [11] $ (\test_mult_inst|result [11])))) ) ) )

	.dataa(!\gold_mult_inst|result [13]),
	.datab(!\test_mult_inst|result [12]),
	.datac(!\gold_mult_inst|result [11]),
	.datad(!\test_mult_inst|result [11]),
	.datae(!\test_mult_inst|result [13]),
	.dataf(!\gold_mult_inst|result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~1 .extended_lut = "off";
defparam \control_inst|enable_progress~1 .lut_mask = 64'h8008400420021001;
defparam \control_inst|enable_progress~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N25
dffeas \test_mult_inst|result[10] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [11]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[10] .is_wysiwyg = "true";
defparam \test_mult_inst|result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N38
dffeas \test_mult_inst|result[9] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [10]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[9] .is_wysiwyg = "true";
defparam \test_mult_inst|result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N53
dffeas \test_mult_inst|result[8] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [9]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[8] .is_wysiwyg = "true";
defparam \test_mult_inst|result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N7
dffeas \test_mult_inst|result[7] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [8]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[7] .is_wysiwyg = "true";
defparam \test_mult_inst|result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N5
dffeas \test_mult_inst|result[6] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [7]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[6] .is_wysiwyg = "true";
defparam \test_mult_inst|result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N35
dffeas \test_mult_inst|result[5] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [6]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[5] .is_wysiwyg = "true";
defparam \test_mult_inst|result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N31
dffeas \test_mult_inst|result[4] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [5]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[4] .is_wysiwyg = "true";
defparam \test_mult_inst|result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N29
dffeas \test_mult_inst|result[3] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [4]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[3] .is_wysiwyg = "true";
defparam \test_mult_inst|result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N10
dffeas \test_mult_inst|result[2]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [3]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[2]~DUPLICATE .is_wysiwyg = "true";
defparam \test_mult_inst|result[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N47
dffeas \test_mult_inst|result[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result[2]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[1] .is_wysiwyg = "true";
defparam \test_mult_inst|result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N43
dffeas \test_mult_inst|result[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [1]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[0] .is_wysiwyg = "true";
defparam \test_mult_inst|result[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N0
cyclonev_lcell_comb \error_debounce|Sync_Inst|sync_buffer[0]~0 (
// Equation(s):
// \error_debounce|Sync_Inst|sync_buffer[0]~0_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\error_debounce|Sync_Inst|sync_buffer[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \error_debounce|Sync_Inst|sync_buffer[0]~0 .extended_lut = "off";
defparam \error_debounce|Sync_Inst|sync_buffer[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \error_debounce|Sync_Inst|sync_buffer[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N1
dffeas \error_debounce|Sync_Inst|sync_buffer[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\error_debounce|Sync_Inst|sync_buffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\error_debounce|Sync_Inst|sync_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \error_debounce|Sync_Inst|sync_buffer[0] .is_wysiwyg = "true";
defparam \error_debounce|Sync_Inst|sync_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N31
dffeas \error_debounce|Sync_Inst|sync_buffer[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\error_debounce|Sync_Inst|sync_buffer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\error_debounce|Sync_Inst|sync_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \error_debounce|Sync_Inst|sync_buffer[1] .is_wysiwyg = "true";
defparam \error_debounce|Sync_Inst|sync_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N8
dffeas \error_debounce|Sync_Inst|sync_buffer[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\error_debounce|Sync_Inst|sync_buffer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\error_debounce|Sync_Inst|sync_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \error_debounce|Sync_Inst|sync_buffer[2] .is_wysiwyg = "true";
defparam \error_debounce|Sync_Inst|sync_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N10
dffeas \error_debounce|Debounce_Inst|counter[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\error_debounce|Debounce_Inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\error_debounce|Debounce_Inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \error_debounce|Debounce_Inst|counter[0] .is_wysiwyg = "true";
defparam \error_debounce|Debounce_Inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N9
cyclonev_lcell_comb \error_debounce|Debounce_Inst|counter~0 (
// Equation(s):
// \error_debounce|Debounce_Inst|counter~0_combout  = ( \error_debounce|Debounce_Inst|out~q  & ( (!\error_debounce|Sync_Inst|sync_buffer [2] & !\error_debounce|Debounce_Inst|counter [0]) ) ) # ( !\error_debounce|Debounce_Inst|out~q  & ( 
// (\error_debounce|Sync_Inst|sync_buffer [2] & !\error_debounce|Debounce_Inst|counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\error_debounce|Sync_Inst|sync_buffer [2]),
	.datad(!\error_debounce|Debounce_Inst|counter [0]),
	.datae(gnd),
	.dataf(!\error_debounce|Debounce_Inst|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\error_debounce|Debounce_Inst|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \error_debounce|Debounce_Inst|counter~0 .extended_lut = "off";
defparam \error_debounce|Debounce_Inst|counter~0 .lut_mask = 64'h0F000F00F000F000;
defparam \error_debounce|Debounce_Inst|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N11
dffeas \error_debounce|Debounce_Inst|counter[0]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\error_debounce|Debounce_Inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\error_debounce|Debounce_Inst|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \error_debounce|Debounce_Inst|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \error_debounce|Debounce_Inst|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N3
cyclonev_lcell_comb \error_debounce|Debounce_Inst|counter~1 (
// Equation(s):
// \error_debounce|Debounce_Inst|counter~1_combout  = ( \error_debounce|Debounce_Inst|out~q  & ( (!\error_debounce|Sync_Inst|sync_buffer [2] & (!\error_debounce|Debounce_Inst|counter[0]~DUPLICATE_q  $ (!\error_debounce|Debounce_Inst|counter [1]))) ) ) # ( 
// !\error_debounce|Debounce_Inst|out~q  & ( (\error_debounce|Sync_Inst|sync_buffer [2] & (!\error_debounce|Debounce_Inst|counter[0]~DUPLICATE_q  $ (!\error_debounce|Debounce_Inst|counter [1]))) ) )

	.dataa(gnd),
	.datab(!\error_debounce|Sync_Inst|sync_buffer [2]),
	.datac(!\error_debounce|Debounce_Inst|counter[0]~DUPLICATE_q ),
	.datad(!\error_debounce|Debounce_Inst|counter [1]),
	.datae(gnd),
	.dataf(!\error_debounce|Debounce_Inst|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\error_debounce|Debounce_Inst|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \error_debounce|Debounce_Inst|counter~1 .extended_lut = "off";
defparam \error_debounce|Debounce_Inst|counter~1 .lut_mask = 64'h033003300CC00CC0;
defparam \error_debounce|Debounce_Inst|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N5
dffeas \error_debounce|Debounce_Inst|counter[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\error_debounce|Debounce_Inst|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\error_debounce|Debounce_Inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \error_debounce|Debounce_Inst|counter[1] .is_wysiwyg = "true";
defparam \error_debounce|Debounce_Inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \error_debounce|Debounce_Inst|out~0 (
// Equation(s):
// \error_debounce|Debounce_Inst|out~0_combout  = ( \error_debounce|Debounce_Inst|counter [0] & ( (!\error_debounce|Debounce_Inst|counter [1] & ((\error_debounce|Debounce_Inst|out~q ))) # (\error_debounce|Debounce_Inst|counter [1] & 
// (\error_debounce|Sync_Inst|sync_buffer [2])) ) ) # ( !\error_debounce|Debounce_Inst|counter [0] & ( \error_debounce|Debounce_Inst|out~q  ) )

	.dataa(gnd),
	.datab(!\error_debounce|Sync_Inst|sync_buffer [2]),
	.datac(!\error_debounce|Debounce_Inst|counter [1]),
	.datad(!\error_debounce|Debounce_Inst|out~q ),
	.datae(gnd),
	.dataf(!\error_debounce|Debounce_Inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\error_debounce|Debounce_Inst|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \error_debounce|Debounce_Inst|out~0 .extended_lut = "off";
defparam \error_debounce|Debounce_Inst|out~0 .lut_mask = 64'h00FF00FF03F303F3;
defparam \error_debounce|Debounce_Inst|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N1
dffeas \error_debounce|Debounce_Inst|out (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\error_debounce|Debounce_Inst|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\error_debounce|Debounce_Inst|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \error_debounce|Debounce_Inst|out .is_wysiwyg = "true";
defparam \error_debounce|Debounce_Inst|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N42
cyclonev_lcell_comb \control_inst|enable_progress~4 (
// Equation(s):
// \control_inst|enable_progress~4_combout  = ( \test_mult_inst|result [1] & ( \gold_mult_inst|result [1] & ( (!\test_mult_inst|busy~q  & (!\error_debounce|Debounce_Inst|out~q  & (!\test_mult_inst|result [0] $ (\gold_mult_inst|result [0])))) ) ) ) # ( 
// !\test_mult_inst|result [1] & ( !\gold_mult_inst|result [1] & ( (!\test_mult_inst|busy~q  & (!\error_debounce|Debounce_Inst|out~q  & (!\test_mult_inst|result [0] $ (\gold_mult_inst|result [0])))) ) ) )

	.dataa(!\test_mult_inst|busy~q ),
	.datab(!\test_mult_inst|result [0]),
	.datac(!\gold_mult_inst|result [0]),
	.datad(!\error_debounce|Debounce_Inst|out~q ),
	.datae(!\test_mult_inst|result [1]),
	.dataf(!\gold_mult_inst|result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~4 .extended_lut = "off";
defparam \control_inst|enable_progress~4 .lut_mask = 64'h8200000000008200;
defparam \control_inst|enable_progress~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N6
cyclonev_lcell_comb \control_inst|enable_progress~3 (
// Equation(s):
// \control_inst|enable_progress~3_combout  = ( \test_mult_inst|result [7] & ( \gold_mult_inst|result [5] & ( (\test_mult_inst|result [5] & (\gold_mult_inst|result [7] & (!\test_mult_inst|result [6] $ (\gold_mult_inst|result [6])))) ) ) ) # ( 
// !\test_mult_inst|result [7] & ( \gold_mult_inst|result [5] & ( (\test_mult_inst|result [5] & (!\gold_mult_inst|result [7] & (!\test_mult_inst|result [6] $ (\gold_mult_inst|result [6])))) ) ) ) # ( \test_mult_inst|result [7] & ( !\gold_mult_inst|result [5] 
// & ( (!\test_mult_inst|result [5] & (\gold_mult_inst|result [7] & (!\test_mult_inst|result [6] $ (\gold_mult_inst|result [6])))) ) ) ) # ( !\test_mult_inst|result [7] & ( !\gold_mult_inst|result [5] & ( (!\test_mult_inst|result [5] & 
// (!\gold_mult_inst|result [7] & (!\test_mult_inst|result [6] $ (\gold_mult_inst|result [6])))) ) ) )

	.dataa(!\test_mult_inst|result [5]),
	.datab(!\gold_mult_inst|result [7]),
	.datac(!\test_mult_inst|result [6]),
	.datad(!\gold_mult_inst|result [6]),
	.datae(!\test_mult_inst|result [7]),
	.dataf(!\gold_mult_inst|result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~3 .extended_lut = "off";
defparam \control_inst|enable_progress~3 .lut_mask = 64'h8008200240041001;
defparam \control_inst|enable_progress~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N24
cyclonev_lcell_comb \control_inst|enable_progress~2 (
// Equation(s):
// \control_inst|enable_progress~2_combout  = ( \test_mult_inst|result [10] & ( \gold_mult_inst|result [10] & ( (!\test_mult_inst|result [9] & (!\gold_mult_inst|result [9] & (!\test_mult_inst|result [8] $ (\gold_mult_inst|result [8])))) # 
// (\test_mult_inst|result [9] & (\gold_mult_inst|result [9] & (!\test_mult_inst|result [8] $ (\gold_mult_inst|result [8])))) ) ) ) # ( !\test_mult_inst|result [10] & ( !\gold_mult_inst|result [10] & ( (!\test_mult_inst|result [9] & (!\gold_mult_inst|result 
// [9] & (!\test_mult_inst|result [8] $ (\gold_mult_inst|result [8])))) # (\test_mult_inst|result [9] & (\gold_mult_inst|result [9] & (!\test_mult_inst|result [8] $ (\gold_mult_inst|result [8])))) ) ) )

	.dataa(!\test_mult_inst|result [9]),
	.datab(!\gold_mult_inst|result [9]),
	.datac(!\test_mult_inst|result [8]),
	.datad(!\gold_mult_inst|result [8]),
	.datae(!\test_mult_inst|result [10]),
	.dataf(!\gold_mult_inst|result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~2 .extended_lut = "off";
defparam \control_inst|enable_progress~2 .lut_mask = 64'h9009000000009009;
defparam \control_inst|enable_progress~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y12_N11
dffeas \test_mult_inst|result[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\test_mult_inst|result [3]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[2] .is_wysiwyg = "true";
defparam \test_mult_inst|result[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N30
cyclonev_lcell_comb \control_inst|enable_progress~5 (
// Equation(s):
// \control_inst|enable_progress~5_combout  = ( \test_mult_inst|result [4] & ( \gold_mult_inst|result [4] & ( (!\gold_mult_inst|result [3] & (!\test_mult_inst|result [3] & (!\test_mult_inst|result [2] $ (\gold_mult_inst|result [2])))) # 
// (\gold_mult_inst|result [3] & (\test_mult_inst|result [3] & (!\test_mult_inst|result [2] $ (\gold_mult_inst|result [2])))) ) ) ) # ( !\test_mult_inst|result [4] & ( !\gold_mult_inst|result [4] & ( (!\gold_mult_inst|result [3] & (!\test_mult_inst|result 
// [3] & (!\test_mult_inst|result [2] $ (\gold_mult_inst|result [2])))) # (\gold_mult_inst|result [3] & (\test_mult_inst|result [3] & (!\test_mult_inst|result [2] $ (\gold_mult_inst|result [2])))) ) ) )

	.dataa(!\gold_mult_inst|result [3]),
	.datab(!\test_mult_inst|result [2]),
	.datac(!\gold_mult_inst|result [2]),
	.datad(!\test_mult_inst|result [3]),
	.datae(!\test_mult_inst|result [4]),
	.dataf(!\gold_mult_inst|result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~5 .extended_lut = "off";
defparam \control_inst|enable_progress~5 .lut_mask = 64'h8241000000008241;
defparam \control_inst|enable_progress~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N57
cyclonev_lcell_comb \control_inst|enable_progress~6 (
// Equation(s):
// \control_inst|enable_progress~6_combout  = ( \control_inst|enable_progress~5_combout  & ( (\control_inst|enable_progress~1_combout  & (\control_inst|enable_progress~4_combout  & (\control_inst|enable_progress~3_combout  & 
// \control_inst|enable_progress~2_combout ))) ) )

	.dataa(!\control_inst|enable_progress~1_combout ),
	.datab(!\control_inst|enable_progress~4_combout ),
	.datac(!\control_inst|enable_progress~3_combout ),
	.datad(!\control_inst|enable_progress~2_combout ),
	.datae(gnd),
	.dataf(!\control_inst|enable_progress~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~6 .extended_lut = "off";
defparam \control_inst|enable_progress~6 .lut_mask = 64'h0000000000010001;
defparam \control_inst|enable_progress~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N4
dffeas \test_mult_inst|result[16] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~5_sumout ),
	.asdata(\test_mult_inst|result [17]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[16] .is_wysiwyg = "true";
defparam \test_mult_inst|result[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N0
cyclonev_lcell_comb \control_inst|enable_progress~0 (
// Equation(s):
// \control_inst|enable_progress~0_combout  = ( \test_mult_inst|result [15] & ( \gold_mult_inst|result [14] & ( (\test_mult_inst|result [14] & (\gold_mult_inst|result [15] & (!\test_mult_inst|result [16] $ (\gold_mult_inst|result [16])))) ) ) ) # ( 
// !\test_mult_inst|result [15] & ( \gold_mult_inst|result [14] & ( (\test_mult_inst|result [14] & (!\gold_mult_inst|result [15] & (!\test_mult_inst|result [16] $ (\gold_mult_inst|result [16])))) ) ) ) # ( \test_mult_inst|result [15] & ( 
// !\gold_mult_inst|result [14] & ( (!\test_mult_inst|result [14] & (\gold_mult_inst|result [15] & (!\test_mult_inst|result [16] $ (\gold_mult_inst|result [16])))) ) ) ) # ( !\test_mult_inst|result [15] & ( !\gold_mult_inst|result [14] & ( 
// (!\test_mult_inst|result [14] & (!\gold_mult_inst|result [15] & (!\test_mult_inst|result [16] $ (\gold_mult_inst|result [16])))) ) ) )

	.dataa(!\test_mult_inst|result [14]),
	.datab(!\test_mult_inst|result [16]),
	.datac(!\gold_mult_inst|result [16]),
	.datad(!\gold_mult_inst|result [15]),
	.datae(!\test_mult_inst|result [15]),
	.dataf(!\gold_mult_inst|result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~0 .extended_lut = "off";
defparam \control_inst|enable_progress~0 .lut_mask = 64'h8200008241000041;
defparam \control_inst|enable_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N10
dffeas \test_mult_inst|result[18] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~49_sumout ),
	.asdata(\test_mult_inst|result [19]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[18] .is_wysiwyg = "true";
defparam \test_mult_inst|result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N18
cyclonev_lcell_comb \control_inst|enable_progress~10 (
// Equation(s):
// \control_inst|enable_progress~10_combout  = ( \gold_mult_inst|result [18] & ( \gold_mult_inst|result [17] & ( (\test_mult_inst|result [17] & (\test_mult_inst|result [18] & (!\gold_mult_inst|result [19] $ (\test_mult_inst|result [19])))) ) ) ) # ( 
// !\gold_mult_inst|result [18] & ( \gold_mult_inst|result [17] & ( (\test_mult_inst|result [17] & (!\test_mult_inst|result [18] & (!\gold_mult_inst|result [19] $ (\test_mult_inst|result [19])))) ) ) ) # ( \gold_mult_inst|result [18] & ( 
// !\gold_mult_inst|result [17] & ( (!\test_mult_inst|result [17] & (\test_mult_inst|result [18] & (!\gold_mult_inst|result [19] $ (\test_mult_inst|result [19])))) ) ) ) # ( !\gold_mult_inst|result [18] & ( !\gold_mult_inst|result [17] & ( 
// (!\test_mult_inst|result [17] & (!\test_mult_inst|result [18] & (!\gold_mult_inst|result [19] $ (\test_mult_inst|result [19])))) ) ) )

	.dataa(!\test_mult_inst|result [17]),
	.datab(!\test_mult_inst|result [18]),
	.datac(!\gold_mult_inst|result [19]),
	.datad(!\test_mult_inst|result [19]),
	.datae(!\gold_mult_inst|result [18]),
	.dataf(!\gold_mult_inst|result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~10 .extended_lut = "off";
defparam \control_inst|enable_progress~10 .lut_mask = 64'h8008200240041001;
defparam \control_inst|enable_progress~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N22
dffeas \test_mult_inst|result[22] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~65_sumout ),
	.asdata(\test_mult_inst|result [23]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[22] .is_wysiwyg = "true";
defparam \test_mult_inst|result[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N19
dffeas \test_mult_inst|result[21] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~61_sumout ),
	.asdata(\test_mult_inst|result[22]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[21] .is_wysiwyg = "true";
defparam \test_mult_inst|result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N54
cyclonev_lcell_comb \control_inst|enable_progress~11 (
// Equation(s):
// \control_inst|enable_progress~11_combout  = ( \gold_mult_inst|result [20] & ( \gold_mult_inst|result [22] & ( (\test_mult_inst|result [20] & (\test_mult_inst|result [22] & (!\gold_mult_inst|result [21] $ (\test_mult_inst|result [21])))) ) ) ) # ( 
// !\gold_mult_inst|result [20] & ( \gold_mult_inst|result [22] & ( (!\test_mult_inst|result [20] & (\test_mult_inst|result [22] & (!\gold_mult_inst|result [21] $ (\test_mult_inst|result [21])))) ) ) ) # ( \gold_mult_inst|result [20] & ( 
// !\gold_mult_inst|result [22] & ( (\test_mult_inst|result [20] & (!\test_mult_inst|result [22] & (!\gold_mult_inst|result [21] $ (\test_mult_inst|result [21])))) ) ) ) # ( !\gold_mult_inst|result [20] & ( !\gold_mult_inst|result [22] & ( 
// (!\test_mult_inst|result [20] & (!\test_mult_inst|result [22] & (!\gold_mult_inst|result [21] $ (\test_mult_inst|result [21])))) ) ) )

	.dataa(!\gold_mult_inst|result [21]),
	.datab(!\test_mult_inst|result [20]),
	.datac(!\test_mult_inst|result [22]),
	.datad(!\test_mult_inst|result [21]),
	.datae(!\gold_mult_inst|result [20]),
	.dataf(!\gold_mult_inst|result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~11 .extended_lut = "off";
defparam \control_inst|enable_progress~11 .lut_mask = 64'h8040201008040201;
defparam \control_inst|enable_progress~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N54
cyclonev_lcell_comb \control_inst|enable_progress~8 (
// Equation(s):
// \control_inst|enable_progress~8_combout  = ( \test_mult_inst|result [27] & ( \gold_mult_inst|result [26] & ( (\test_mult_inst|result [26] & (\gold_mult_inst|result [27] & (!\test_mult_inst|result [28] $ (\gold_mult_inst|result [28])))) ) ) ) # ( 
// !\test_mult_inst|result [27] & ( \gold_mult_inst|result [26] & ( (\test_mult_inst|result [26] & (!\gold_mult_inst|result [27] & (!\test_mult_inst|result [28] $ (\gold_mult_inst|result [28])))) ) ) ) # ( \test_mult_inst|result [27] & ( 
// !\gold_mult_inst|result [26] & ( (!\test_mult_inst|result [26] & (\gold_mult_inst|result [27] & (!\test_mult_inst|result [28] $ (\gold_mult_inst|result [28])))) ) ) ) # ( !\test_mult_inst|result [27] & ( !\gold_mult_inst|result [26] & ( 
// (!\test_mult_inst|result [26] & (!\gold_mult_inst|result [27] & (!\test_mult_inst|result [28] $ (\gold_mult_inst|result [28])))) ) ) )

	.dataa(!\test_mult_inst|result [26]),
	.datab(!\test_mult_inst|result [28]),
	.datac(!\gold_mult_inst|result [27]),
	.datad(!\gold_mult_inst|result [28]),
	.datae(!\test_mult_inst|result [27]),
	.dataf(!\gold_mult_inst|result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~8 .extended_lut = "off";
defparam \control_inst|enable_progress~8 .lut_mask = 64'h8020080240100401;
defparam \control_inst|enable_progress~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N43
dffeas \test_mult_inst|result[29] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~9_sumout ),
	.asdata(\test_mult_inst|result [30]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[29] .is_wysiwyg = "true";
defparam \test_mult_inst|result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N36
cyclonev_lcell_comb \control_inst|enable_progress~7 (
// Equation(s):
// \control_inst|enable_progress~7_combout  = ( \gold_mult_inst|result [29] & ( \gold_mult_inst|result [30] & ( (\test_mult_inst|result [29] & (\test_mult_inst|result [30] & (!\test_mult_inst|result [31] $ (\gold_mult_inst|result [31])))) ) ) ) # ( 
// !\gold_mult_inst|result [29] & ( \gold_mult_inst|result [30] & ( (!\test_mult_inst|result [29] & (\test_mult_inst|result [30] & (!\test_mult_inst|result [31] $ (\gold_mult_inst|result [31])))) ) ) ) # ( \gold_mult_inst|result [29] & ( 
// !\gold_mult_inst|result [30] & ( (\test_mult_inst|result [29] & (!\test_mult_inst|result [30] & (!\test_mult_inst|result [31] $ (\gold_mult_inst|result [31])))) ) ) ) # ( !\gold_mult_inst|result [29] & ( !\gold_mult_inst|result [30] & ( 
// (!\test_mult_inst|result [29] & (!\test_mult_inst|result [30] & (!\test_mult_inst|result [31] $ (\gold_mult_inst|result [31])))) ) ) )

	.dataa(!\test_mult_inst|result [31]),
	.datab(!\test_mult_inst|result [29]),
	.datac(!\test_mult_inst|result [30]),
	.datad(!\gold_mult_inst|result [31]),
	.datae(!\gold_mult_inst|result [29]),
	.dataf(!\gold_mult_inst|result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~7 .extended_lut = "off";
defparam \control_inst|enable_progress~7 .lut_mask = 64'h8040201008040201;
defparam \control_inst|enable_progress~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y12_N31
dffeas \test_mult_inst|result[25] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~41_sumout ),
	.asdata(\test_mult_inst|result [26]),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[25] .is_wysiwyg = "true";
defparam \test_mult_inst|result[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N28
dffeas \test_mult_inst|result[24] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\test_mult_inst|Add0~37_sumout ),
	.asdata(\test_mult_inst|result[25]~DUPLICATE_q ),
	.clrn(\reset_n~q ),
	.aload(gnd),
	.sclr(!\test_mult_inst|busy~q ),
	.sload(!\test_mult_inst|b_reg [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_mult_inst|result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \test_mult_inst|result[24] .is_wysiwyg = "true";
defparam \test_mult_inst|result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N12
cyclonev_lcell_comb \control_inst|enable_progress~9 (
// Equation(s):
// \control_inst|enable_progress~9_combout  = ( \gold_mult_inst|result [23] & ( \gold_mult_inst|result [24] & ( (\test_mult_inst|result [23] & (\test_mult_inst|result [24] & (!\gold_mult_inst|result [25] $ (\test_mult_inst|result [25])))) ) ) ) # ( 
// !\gold_mult_inst|result [23] & ( \gold_mult_inst|result [24] & ( (!\test_mult_inst|result [23] & (\test_mult_inst|result [24] & (!\gold_mult_inst|result [25] $ (\test_mult_inst|result [25])))) ) ) ) # ( \gold_mult_inst|result [23] & ( 
// !\gold_mult_inst|result [24] & ( (\test_mult_inst|result [23] & (!\test_mult_inst|result [24] & (!\gold_mult_inst|result [25] $ (\test_mult_inst|result [25])))) ) ) ) # ( !\gold_mult_inst|result [23] & ( !\gold_mult_inst|result [24] & ( 
// (!\test_mult_inst|result [23] & (!\test_mult_inst|result [24] & (!\gold_mult_inst|result [25] $ (\test_mult_inst|result [25])))) ) ) )

	.dataa(!\gold_mult_inst|result [25]),
	.datab(!\test_mult_inst|result [23]),
	.datac(!\test_mult_inst|result [25]),
	.datad(!\test_mult_inst|result [24]),
	.datae(!\gold_mult_inst|result [23]),
	.dataf(!\gold_mult_inst|result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~9 .extended_lut = "off";
defparam \control_inst|enable_progress~9 .lut_mask = 64'h8400210000840021;
defparam \control_inst|enable_progress~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N24
cyclonev_lcell_comb \control_inst|enable_progress~12 (
// Equation(s):
// \control_inst|enable_progress~12_combout  = ( \control_inst|enable_progress~9_combout  & ( (\control_inst|enable_progress~10_combout  & (\control_inst|enable_progress~11_combout  & (\control_inst|enable_progress~8_combout  & 
// \control_inst|enable_progress~7_combout ))) ) )

	.dataa(!\control_inst|enable_progress~10_combout ),
	.datab(!\control_inst|enable_progress~11_combout ),
	.datac(!\control_inst|enable_progress~8_combout ),
	.datad(!\control_inst|enable_progress~7_combout ),
	.datae(gnd),
	.dataf(!\control_inst|enable_progress~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~12 .extended_lut = "off";
defparam \control_inst|enable_progress~12 .lut_mask = 64'h0000000000010001;
defparam \control_inst|enable_progress~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N48
cyclonev_lcell_comb \control_inst|enable_progress~14 (
// Equation(s):
// \control_inst|enable_progress~14_combout  = ( \control_inst|enable_progress~12_combout  & ( (\control_inst|enable_progress~13_combout  & (\control_inst|enable_progress~6_combout  & \control_inst|enable_progress~0_combout )) ) )

	.dataa(gnd),
	.datab(!\control_inst|enable_progress~13_combout ),
	.datac(!\control_inst|enable_progress~6_combout ),
	.datad(!\control_inst|enable_progress~0_combout ),
	.datae(gnd),
	.dataf(!\control_inst|enable_progress~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|enable_progress~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|enable_progress~14 .extended_lut = "off";
defparam \control_inst|enable_progress~14 .lut_mask = 64'h0000000000030003;
defparam \control_inst|enable_progress~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N49
dffeas \control_inst|enable_progress (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\control_inst|enable_progress~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|enable_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|enable_progress .is_wysiwyg = "true";
defparam \control_inst|enable_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N3
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~89 (
// Equation(s):
// \progress_inst|counter_inst|Add0~89_sumout  = SUM(( \progress_inst|counter_inst|count_reg [1] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~86  ))
// \progress_inst|counter_inst|Add0~90  = CARRY(( \progress_inst|counter_inst|count_reg [1] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\progress_inst|counter_inst|count_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~89_sumout ),
	.cout(\progress_inst|counter_inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~89 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \progress_inst|counter_inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N5
dffeas \progress_inst|counter_inst|count_reg[1] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[1] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N6
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~93 (
// Equation(s):
// \progress_inst|counter_inst|Add0~93_sumout  = SUM(( \progress_inst|counter_inst|count_reg [2] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~90  ))
// \progress_inst|counter_inst|Add0~94  = CARRY(( \progress_inst|counter_inst|count_reg [2] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~93_sumout ),
	.cout(\progress_inst|counter_inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~93 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N7
dffeas \progress_inst|counter_inst|count_reg[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[2] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N9
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~97 (
// Equation(s):
// \progress_inst|counter_inst|Add0~97_sumout  = SUM(( \progress_inst|counter_inst|count_reg [3] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~94  ))
// \progress_inst|counter_inst|Add0~98  = CARRY(( \progress_inst|counter_inst|count_reg [3] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~97_sumout ),
	.cout(\progress_inst|counter_inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~97 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N11
dffeas \progress_inst|counter_inst|count_reg[3] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[3] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N12
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~101 (
// Equation(s):
// \progress_inst|counter_inst|Add0~101_sumout  = SUM(( \progress_inst|counter_inst|count_reg [4] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~98  ))
// \progress_inst|counter_inst|Add0~102  = CARRY(( \progress_inst|counter_inst|count_reg [4] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~98  ))

	.dataa(gnd),
	.datab(!\progress_inst|counter_inst|count_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~101_sumout ),
	.cout(\progress_inst|counter_inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~101 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \progress_inst|counter_inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N14
dffeas \progress_inst|counter_inst|count_reg[4] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[4] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N15
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~105 (
// Equation(s):
// \progress_inst|counter_inst|Add0~105_sumout  = SUM(( \progress_inst|counter_inst|count_reg[5]~DUPLICATE_q  ) + ( GND ) + ( \progress_inst|counter_inst|Add0~102  ))
// \progress_inst|counter_inst|Add0~106  = CARRY(( \progress_inst|counter_inst|count_reg[5]~DUPLICATE_q  ) + ( GND ) + ( \progress_inst|counter_inst|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~105_sumout ),
	.cout(\progress_inst|counter_inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~105 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N17
dffeas \progress_inst|counter_inst|count_reg[5]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N18
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~81 (
// Equation(s):
// \progress_inst|counter_inst|Add0~81_sumout  = SUM(( \progress_inst|counter_inst|count_reg [6] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~106  ))
// \progress_inst|counter_inst|Add0~82  = CARRY(( \progress_inst|counter_inst|count_reg [6] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~81_sumout ),
	.cout(\progress_inst|counter_inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~81 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N20
dffeas \progress_inst|counter_inst|count_reg[6] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[6] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N21
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~73 (
// Equation(s):
// \progress_inst|counter_inst|Add0~73_sumout  = SUM(( \progress_inst|counter_inst|count_reg [7] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~82  ))
// \progress_inst|counter_inst|Add0~74  = CARRY(( \progress_inst|counter_inst|count_reg [7] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~82  ))

	.dataa(!\progress_inst|counter_inst|count_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~73_sumout ),
	.cout(\progress_inst|counter_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~73 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \progress_inst|counter_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N23
dffeas \progress_inst|counter_inst|count_reg[7] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[7] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N24
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~57 (
// Equation(s):
// \progress_inst|counter_inst|Add0~57_sumout  = SUM(( \progress_inst|counter_inst|count_reg[8]~DUPLICATE_q  ) + ( GND ) + ( \progress_inst|counter_inst|Add0~74  ))
// \progress_inst|counter_inst|Add0~58  = CARRY(( \progress_inst|counter_inst|count_reg[8]~DUPLICATE_q  ) + ( GND ) + ( \progress_inst|counter_inst|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~57_sumout ),
	.cout(\progress_inst|counter_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~57 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N26
dffeas \progress_inst|counter_inst|count_reg[8]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N27
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~61 (
// Equation(s):
// \progress_inst|counter_inst|Add0~61_sumout  = SUM(( \progress_inst|counter_inst|count_reg [9] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~58  ))
// \progress_inst|counter_inst|Add0~62  = CARRY(( \progress_inst|counter_inst|count_reg [9] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~58  ))

	.dataa(!\progress_inst|counter_inst|count_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~61_sumout ),
	.cout(\progress_inst|counter_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~61 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \progress_inst|counter_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N29
dffeas \progress_inst|counter_inst|count_reg[9] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[9] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N30
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~53 (
// Equation(s):
// \progress_inst|counter_inst|Add0~53_sumout  = SUM(( \progress_inst|counter_inst|count_reg [10] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~62  ))
// \progress_inst|counter_inst|Add0~54  = CARRY(( \progress_inst|counter_inst|count_reg [10] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~53_sumout ),
	.cout(\progress_inst|counter_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~53 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N31
dffeas \progress_inst|counter_inst|count_reg[10] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[10] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N33
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~65 (
// Equation(s):
// \progress_inst|counter_inst|Add0~65_sumout  = SUM(( \progress_inst|counter_inst|count_reg [11] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~54  ))
// \progress_inst|counter_inst|Add0~66  = CARRY(( \progress_inst|counter_inst|count_reg [11] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~54  ))

	.dataa(!\progress_inst|counter_inst|count_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~65_sumout ),
	.cout(\progress_inst|counter_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~65 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \progress_inst|counter_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N35
dffeas \progress_inst|counter_inst|count_reg[11] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[11] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N36
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~45 (
// Equation(s):
// \progress_inst|counter_inst|Add0~45_sumout  = SUM(( \progress_inst|counter_inst|count_reg [12] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~66  ))
// \progress_inst|counter_inst|Add0~46  = CARRY(( \progress_inst|counter_inst|count_reg [12] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~45_sumout ),
	.cout(\progress_inst|counter_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~45 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N38
dffeas \progress_inst|counter_inst|count_reg[12] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[12] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N39
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~41 (
// Equation(s):
// \progress_inst|counter_inst|Add0~41_sumout  = SUM(( \progress_inst|counter_inst|count_reg [13] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~46  ))
// \progress_inst|counter_inst|Add0~42  = CARRY(( \progress_inst|counter_inst|count_reg [13] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~41_sumout ),
	.cout(\progress_inst|counter_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~41 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N41
dffeas \progress_inst|counter_inst|count_reg[13] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[13] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N42
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~37 (
// Equation(s):
// \progress_inst|counter_inst|Add0~37_sumout  = SUM(( \progress_inst|counter_inst|count_reg [14] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~42  ))
// \progress_inst|counter_inst|Add0~38  = CARRY(( \progress_inst|counter_inst|count_reg [14] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\progress_inst|counter_inst|count_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~37_sumout ),
	.cout(\progress_inst|counter_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~37 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \progress_inst|counter_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N43
dffeas \progress_inst|counter_inst|count_reg[14] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[14] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N45
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~49 (
// Equation(s):
// \progress_inst|counter_inst|Add0~49_sumout  = SUM(( \progress_inst|counter_inst|count_reg [15] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~38  ))
// \progress_inst|counter_inst|Add0~50  = CARRY(( \progress_inst|counter_inst|count_reg [15] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~49_sumout ),
	.cout(\progress_inst|counter_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~49 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N47
dffeas \progress_inst|counter_inst|count_reg[15] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[15] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N48
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~109 (
// Equation(s):
// \progress_inst|counter_inst|Add0~109_sumout  = SUM(( \progress_inst|counter_inst|count_reg [16] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~50  ))
// \progress_inst|counter_inst|Add0~110  = CARRY(( \progress_inst|counter_inst|count_reg [16] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~109_sumout ),
	.cout(\progress_inst|counter_inst|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~109 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N50
dffeas \progress_inst|counter_inst|count_reg[16] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[16] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N51
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~113 (
// Equation(s):
// \progress_inst|counter_inst|Add0~113_sumout  = SUM(( \progress_inst|counter_inst|count_reg [17] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~110  ))
// \progress_inst|counter_inst|Add0~114  = CARRY(( \progress_inst|counter_inst|count_reg [17] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~113_sumout ),
	.cout(\progress_inst|counter_inst|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~113 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N52
dffeas \progress_inst|counter_inst|count_reg[17] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[17] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N54
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~117 (
// Equation(s):
// \progress_inst|counter_inst|Add0~117_sumout  = SUM(( \progress_inst|counter_inst|count_reg [18] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~114  ))
// \progress_inst|counter_inst|Add0~118  = CARRY(( \progress_inst|counter_inst|count_reg [18] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~117_sumout ),
	.cout(\progress_inst|counter_inst|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~117 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N56
dffeas \progress_inst|counter_inst|count_reg[18] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[18] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N57
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~121 (
// Equation(s):
// \progress_inst|counter_inst|Add0~121_sumout  = SUM(( \progress_inst|counter_inst|count_reg [19] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~118  ))
// \progress_inst|counter_inst|Add0~122  = CARRY(( \progress_inst|counter_inst|count_reg [19] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~121_sumout ),
	.cout(\progress_inst|counter_inst|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~121 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N59
dffeas \progress_inst|counter_inst|count_reg[19] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[19] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N0
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~125 (
// Equation(s):
// \progress_inst|counter_inst|Add0~125_sumout  = SUM(( \progress_inst|counter_inst|count_reg [20] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~122  ))
// \progress_inst|counter_inst|Add0~126  = CARRY(( \progress_inst|counter_inst|count_reg [20] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~125_sumout ),
	.cout(\progress_inst|counter_inst|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~125 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N2
dffeas \progress_inst|counter_inst|count_reg[20] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[20] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N3
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~129 (
// Equation(s):
// \progress_inst|counter_inst|Add0~129_sumout  = SUM(( \progress_inst|counter_inst|count_reg [21] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~126  ))
// \progress_inst|counter_inst|Add0~130  = CARRY(( \progress_inst|counter_inst|count_reg [21] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~126  ))

	.dataa(!\progress_inst|counter_inst|count_reg [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~129_sumout ),
	.cout(\progress_inst|counter_inst|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~129 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~129 .lut_mask = 64'h0000FFFF00005555;
defparam \progress_inst|counter_inst|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N5
dffeas \progress_inst|counter_inst|count_reg[21] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~129_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[21] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N6
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~77 (
// Equation(s):
// \progress_inst|counter_inst|Add0~77_sumout  = SUM(( \progress_inst|counter_inst|count_reg [22] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~130  ))
// \progress_inst|counter_inst|Add0~78  = CARRY(( \progress_inst|counter_inst|count_reg [22] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~77_sumout ),
	.cout(\progress_inst|counter_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~77 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N7
dffeas \progress_inst|counter_inst|count_reg[22] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[22] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N9
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~69 (
// Equation(s):
// \progress_inst|counter_inst|Add0~69_sumout  = SUM(( \progress_inst|counter_inst|count_reg[23]~DUPLICATE_q  ) + ( GND ) + ( \progress_inst|counter_inst|Add0~78  ))
// \progress_inst|counter_inst|Add0~70  = CARRY(( \progress_inst|counter_inst|count_reg[23]~DUPLICATE_q  ) + ( GND ) + ( \progress_inst|counter_inst|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~69_sumout ),
	.cout(\progress_inst|counter_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~69 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N11
dffeas \progress_inst|counter_inst|count_reg[23]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[23]~DUPLICATE .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N12
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~29 (
// Equation(s):
// \progress_inst|counter_inst|Add0~29_sumout  = SUM(( \progress_inst|counter_inst|count_reg [24] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~70  ))
// \progress_inst|counter_inst|Add0~30  = CARRY(( \progress_inst|counter_inst|count_reg [24] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~70  ))

	.dataa(gnd),
	.datab(!\progress_inst|counter_inst|count_reg [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~29_sumout ),
	.cout(\progress_inst|counter_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~29 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \progress_inst|counter_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N13
dffeas \progress_inst|counter_inst|count_reg[24] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[24] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N15
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~25 (
// Equation(s):
// \progress_inst|counter_inst|Add0~25_sumout  = SUM(( \progress_inst|counter_inst|count_reg [25] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~30  ))
// \progress_inst|counter_inst|Add0~26  = CARRY(( \progress_inst|counter_inst|count_reg [25] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~25_sumout ),
	.cout(\progress_inst|counter_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~25 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N17
dffeas \progress_inst|counter_inst|count_reg[25] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[25] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N18
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~21 (
// Equation(s):
// \progress_inst|counter_inst|Add0~21_sumout  = SUM(( \progress_inst|counter_inst|count_reg [26] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~26  ))
// \progress_inst|counter_inst|Add0~22  = CARRY(( \progress_inst|counter_inst|count_reg [26] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~21_sumout ),
	.cout(\progress_inst|counter_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~21 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N20
dffeas \progress_inst|counter_inst|count_reg[26] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[26] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N21
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~33 (
// Equation(s):
// \progress_inst|counter_inst|Add0~33_sumout  = SUM(( \progress_inst|counter_inst|count_reg [27] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~22  ))
// \progress_inst|counter_inst|Add0~34  = CARRY(( \progress_inst|counter_inst|count_reg [27] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~22  ))

	.dataa(!\progress_inst|counter_inst|count_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~33_sumout ),
	.cout(\progress_inst|counter_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~33 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \progress_inst|counter_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N23
dffeas \progress_inst|counter_inst|count_reg[27] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[27] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N24
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~13 (
// Equation(s):
// \progress_inst|counter_inst|Add0~13_sumout  = SUM(( \progress_inst|counter_inst|count_reg[28]~DUPLICATE_q  ) + ( GND ) + ( \progress_inst|counter_inst|Add0~34  ))
// \progress_inst|counter_inst|Add0~14  = CARRY(( \progress_inst|counter_inst|count_reg[28]~DUPLICATE_q  ) + ( GND ) + ( \progress_inst|counter_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~13_sumout ),
	.cout(\progress_inst|counter_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~13 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N26
dffeas \progress_inst|counter_inst|count_reg[28]~DUPLICATE (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[28]~DUPLICATE .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N27
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~9 (
// Equation(s):
// \progress_inst|counter_inst|Add0~9_sumout  = SUM(( \progress_inst|counter_inst|count_reg [29] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~14  ))
// \progress_inst|counter_inst|Add0~10  = CARRY(( \progress_inst|counter_inst|count_reg [29] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~14  ))

	.dataa(!\progress_inst|counter_inst|count_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~9_sumout ),
	.cout(\progress_inst|counter_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~9 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \progress_inst|counter_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N29
dffeas \progress_inst|counter_inst|count_reg[29] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[29] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N30
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~1 (
// Equation(s):
// \progress_inst|counter_inst|Add0~1_sumout  = SUM(( \progress_inst|counter_inst|count_reg [30] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~10  ))
// \progress_inst|counter_inst|Add0~2  = CARRY(( \progress_inst|counter_inst|count_reg [30] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\progress_inst|counter_inst|count_reg [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~1_sumout ),
	.cout(\progress_inst|counter_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~1 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \progress_inst|counter_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N32
dffeas \progress_inst|counter_inst|count_reg[30] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[30] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N33
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~17 (
// Equation(s):
// \progress_inst|counter_inst|Add0~17_sumout  = SUM(( \progress_inst|counter_inst|count_reg [31] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~2  ))
// \progress_inst|counter_inst|Add0~18  = CARRY(( \progress_inst|counter_inst|count_reg [31] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~2  ))

	.dataa(!\progress_inst|counter_inst|count_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~17_sumout ),
	.cout(\progress_inst|counter_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~17 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \progress_inst|counter_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N35
dffeas \progress_inst|counter_inst|count_reg[31] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[31] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N36
cyclonev_lcell_comb \progress_inst|counter_inst|Add0~5 (
// Equation(s):
// \progress_inst|counter_inst|Add0~5_sumout  = SUM(( \progress_inst|counter_inst|count_reg [32] ) + ( GND ) + ( \progress_inst|counter_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\progress_inst|counter_inst|count_reg [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\progress_inst|counter_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\progress_inst|counter_inst|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|Add0~5 .extended_lut = "off";
defparam \progress_inst|counter_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \progress_inst|counter_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N38
dffeas \progress_inst|counter_inst|count_reg[32] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|count_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|count_reg[32] .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|count_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N51
cyclonev_lcell_comb \progress_inst|counter_inst|overflow~0 (
// Equation(s):
// \progress_inst|counter_inst|overflow~0_combout  = (!\control_inst|enable_progress~q  & ((\progress_inst|counter_inst|overflow~q ))) # (\control_inst|enable_progress~q  & (\progress_inst|counter_inst|count_reg [32]))

	.dataa(!\progress_inst|counter_inst|count_reg [32]),
	.datab(gnd),
	.datac(!\control_inst|enable_progress~q ),
	.datad(!\progress_inst|counter_inst|overflow~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|counter_inst|overflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|counter_inst|overflow~0 .extended_lut = "off";
defparam \progress_inst|counter_inst|overflow~0 .lut_mask = 64'h05F505F505F505F5;
defparam \progress_inst|counter_inst|overflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N52
dffeas \progress_inst|counter_inst|overflow (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|counter_inst|overflow~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|counter_inst|overflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|counter_inst|overflow .is_wysiwyg = "true";
defparam \progress_inst|counter_inst|overflow .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N45
cyclonev_lcell_comb \progress_inst|input_set~0 (
// Equation(s):
// \progress_inst|input_set~0_combout  = ( \progress_inst|input_set_delay~q  & ( (!\control_inst|enable_progress~q ) # (\progress_inst|input_set~q ) ) ) # ( !\progress_inst|input_set_delay~q  & ( (\control_inst|enable_progress~q  & \progress_inst|input_set~q 
// ) ) )

	.dataa(gnd),
	.datab(!\control_inst|enable_progress~q ),
	.datac(gnd),
	.datad(!\progress_inst|input_set~q ),
	.datae(gnd),
	.dataf(!\progress_inst|input_set_delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\progress_inst|input_set~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \progress_inst|input_set~0 .extended_lut = "off";
defparam \progress_inst|input_set~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \progress_inst|input_set~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y12_N46
dffeas \progress_inst|input_set (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\progress_inst|input_set~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\progress_inst|input_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \progress_inst|input_set .is_wysiwyg = "true";
defparam \progress_inst|input_set .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N42
cyclonev_lcell_comb \control_inst|Mux3~0 (
// Equation(s):
// \control_inst|Mux3~0_combout  = ( !\control_inst|state [1] & ( (!\control_inst|state [2] & (((!\control_inst|state [3] & ((\control_inst|state [0]) # (\start_debounce|Debounce_Inst|out~q )))))) ) ) # ( \control_inst|state [1] & ( (!\control_inst|state [2] 
// & (!\progress_inst|counter_inst|overflow~q  & (\progress_inst|input_set~q  & (!\control_inst|state [0] & !\control_inst|state [3])))) ) )

	.dataa(!\control_inst|state [2]),
	.datab(!\progress_inst|counter_inst|overflow~q ),
	.datac(!\progress_inst|input_set~q ),
	.datad(!\control_inst|state [0]),
	.datae(!\control_inst|state [1]),
	.dataf(!\control_inst|state [3]),
	.datag(!\start_debounce|Debounce_Inst|out~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|Mux3~0 .extended_lut = "on";
defparam \control_inst|Mux3~0 .lut_mask = 64'h0AAA080000000000;
defparam \control_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N43
dffeas \control_inst|next_state[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\control_inst|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|next_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|next_state[0] .is_wysiwyg = "true";
defparam \control_inst|next_state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N2
dffeas \control_inst|state[0] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_inst|next_state [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|state[0] .is_wysiwyg = "true";
defparam \control_inst|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N6
cyclonev_lcell_comb \control_inst|Mux1~0 (
// Equation(s):
// \control_inst|Mux1~0_combout  = ( \control_inst|enable_progress~0_combout  & ( \control_inst|enable_progress~12_combout  & ( (!\control_inst|state [2] & (\control_inst|state [0] & ((\control_inst|state [1])))) # (\control_inst|state [2] & 
// (!\control_inst|state [0] & ((!\control_inst|enable_progress~6_combout ) # (\control_inst|state [1])))) ) ) ) # ( !\control_inst|enable_progress~0_combout  & ( \control_inst|enable_progress~12_combout  & ( (!\control_inst|state [2] & (\control_inst|state 
// [0] & \control_inst|state [1])) # (\control_inst|state [2] & (!\control_inst|state [0])) ) ) ) # ( \control_inst|enable_progress~0_combout  & ( !\control_inst|enable_progress~12_combout  & ( (!\control_inst|state [2] & (\control_inst|state [0] & 
// \control_inst|state [1])) # (\control_inst|state [2] & (!\control_inst|state [0])) ) ) ) # ( !\control_inst|enable_progress~0_combout  & ( !\control_inst|enable_progress~12_combout  & ( (!\control_inst|state [2] & (\control_inst|state [0] & 
// \control_inst|state [1])) # (\control_inst|state [2] & (!\control_inst|state [0])) ) ) )

	.dataa(!\control_inst|state [2]),
	.datab(!\control_inst|state [0]),
	.datac(!\control_inst|enable_progress~6_combout ),
	.datad(!\control_inst|state [1]),
	.datae(!\control_inst|enable_progress~0_combout ),
	.dataf(!\control_inst|enable_progress~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_inst|Mux1~0 .extended_lut = "off";
defparam \control_inst|Mux1~0 .lut_mask = 64'h4466446644664066;
defparam \control_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N7
dffeas \control_inst|next_state[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\control_inst|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control_inst|state [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|next_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|next_state[2] .is_wysiwyg = "true";
defparam \control_inst|next_state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N8
dffeas \control_inst|state[2] (
	.clk(\clock_doubler_inst|clock_doubler_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_inst|next_state [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_inst|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control_inst|state[2] .is_wysiwyg = "true";
defparam \control_inst|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N51
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( \control_inst|state [3] ) # ( !\control_inst|state [3] & ( (!\control_inst|state [1] & ((\control_inst|state [0]))) # (\control_inst|state [1] & (\control_inst|state [2])) ) )

	.dataa(!\control_inst|state [2]),
	.datab(gnd),
	.datac(!\control_inst|state [0]),
	.datad(!\control_inst|state [1]),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h0F550F55FFFFFFFF;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N27
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\control_inst|state [3] & ( (!\control_inst|state [1] & !\control_inst|state [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_inst|state [1]),
	.datad(!\control_inst|state [2]),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'hF000F00000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N9
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( \control_inst|state [0] & ( (\control_inst|state [1] & (!\control_inst|state [2] & !\control_inst|state [3])) ) ) # ( !\control_inst|state [0] & ( (!\control_inst|state [1] & (!\control_inst|state [2] $ (!\control_inst|state [3]))) 
// # (\control_inst|state [1] & (!\control_inst|state [2] & !\control_inst|state [3])) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [3]),
	.datad(gnd),
	.datae(!\control_inst|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h6868404068684040;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N42
cyclonev_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = ( !\control_inst|state [3] & ( (!\control_inst|state [1] & (!\control_inst|state [2] & \control_inst|state [0])) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~0 .extended_lut = "off";
defparam \Decoder0~0 .lut_mask = 64'h0808080800000000;
defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N45
cyclonev_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = ( !\control_inst|state [3] & ( (!\control_inst|state [1] & (!\control_inst|state [2] & !\control_inst|state [0])) ) )

	.dataa(!\control_inst|state [1]),
	.datab(gnd),
	.datac(!\control_inst|state [2]),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~1 .extended_lut = "off";
defparam \Decoder0~1 .lut_mask = 64'hA000A00000000000;
defparam \Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N36
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( !\control_inst|state [3] & ( (!\control_inst|state [2] & ((\control_inst|state [0]) # (\control_inst|state [1]))) # (\control_inst|state [2] & ((!\control_inst|state [0]))) ) )

	.dataa(gnd),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [1]),
	.datad(!\control_inst|state [0]),
	.datae(!\control_inst|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h3FCC00003FCC0000;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N12
cyclonev_lcell_comb \HEX3~0 (
// Equation(s):
// \HEX3~0_combout  = ( \progress_inst|a[15]~_Duplicate_1_q  & ( (\progress_inst|a[12]~_Duplicate_1_q  & (\WideOr2~0_combout  & (!\progress_inst|a[14]~_Duplicate_1_q  $ (!\progress_inst|a[13]~_Duplicate_1_q )))) ) ) # ( !\progress_inst|a[15]~_Duplicate_1_q  
// & ( (\WideOr2~0_combout  & (!\progress_inst|a[13]~_Duplicate_1_q  & (!\progress_inst|a[12]~_Duplicate_1_q  $ (!\progress_inst|a[14]~_Duplicate_1_q )))) ) )

	.dataa(!\progress_inst|a[12]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[14]~_Duplicate_1_q ),
	.datac(!\WideOr2~0_combout ),
	.datad(!\progress_inst|a[13]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|a[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3~0 .extended_lut = "off";
defparam \HEX3~0 .lut_mask = 64'h0600060001040104;
defparam \HEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N21
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \progress_inst|a[15]~_Duplicate_1_q  & ( (!\progress_inst|a[12]~_Duplicate_1_q  & (\progress_inst|a[14]~_Duplicate_1_q )) # (\progress_inst|a[12]~_Duplicate_1_q  & ((\progress_inst|a[13]~_Duplicate_1_q ))) ) ) # ( 
// !\progress_inst|a[15]~_Duplicate_1_q  & ( (\progress_inst|a[14]~_Duplicate_1_q  & ((\progress_inst|a[13]~_Duplicate_1_q ) # (\progress_inst|a[12]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|a[12]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\progress_inst|a[14]~_Duplicate_1_q ),
	.datad(!\progress_inst|a[13]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|a[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h050F050F0A5F0A5F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N51
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \control_inst|state [3] ) # ( !\control_inst|state [3] & ( (!\control_inst|state [2] & (\Mux3~0_combout  & ((\control_inst|state [0]) # (\control_inst|state [1])))) # (\control_inst|state [2] & (((\Mux3~0_combout ) # 
// (\control_inst|state [0])))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [0]),
	.datad(!\Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h037F037FFFFFFFFF;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N27
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \progress_inst|a[15]~_Duplicate_1_q  & ( (\progress_inst|a[14]~_Duplicate_1_q  & ((!\progress_inst|a[12]~_Duplicate_1_q ) # (\progress_inst|a[13]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|a[15]~_Duplicate_1_q  & ( 
// (\progress_inst|a[13]~_Duplicate_1_q  & (!\progress_inst|a[12]~_Duplicate_1_q  $ (\progress_inst|a[14]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|a[12]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[14]~_Duplicate_1_q ),
	.datac(!\progress_inst|a[13]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0909090923232323;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N0
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \control_inst|state [0] & ( ((\control_inst|state [3]) # (\control_inst|state [2])) # (\Mux2~0_combout ) ) ) # ( !\control_inst|state [0] & ( ((\Mux2~0_combout  & ((\control_inst|state [1]) # (\control_inst|state [2])))) # 
// (\control_inst|state [3]) ) )

	.dataa(!\Mux2~0_combout ),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [1]),
	.datad(!\control_inst|state [3]),
	.datae(gnd),
	.dataf(!\control_inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h15FF15FF77FF77FF;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N30
cyclonev_lcell_comb \seg_disp_A|seg1[3]~0 (
// Equation(s):
// \seg_disp_A|seg1[3]~0_combout  = ( \progress_inst|a[15]~_Duplicate_1_q  & ( (\progress_inst|a[13]~_Duplicate_1_q  & (!\progress_inst|a[12]~_Duplicate_1_q  $ (\progress_inst|a[14]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|a[15]~_Duplicate_1_q  & ( 
// (!\progress_inst|a[12]~_Duplicate_1_q  & (\progress_inst|a[14]~_Duplicate_1_q  & !\progress_inst|a[13]~_Duplicate_1_q )) # (\progress_inst|a[12]~_Duplicate_1_q  & (!\progress_inst|a[14]~_Duplicate_1_q  $ (\progress_inst|a[13]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|a[12]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\progress_inst|a[13]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|a[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_A|seg1[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_A|seg1[3]~0 .extended_lut = "off";
defparam \seg_disp_A|seg1[3]~0 .lut_mask = 64'h6611661100990099;
defparam \seg_disp_A|seg1[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N54
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \control_inst|state [2] & ( (!\control_inst|state [0] & (\seg_disp_A|seg1[3]~0_combout  & !\control_inst|state [3])) ) ) # ( !\control_inst|state [2] & ( (!\control_inst|state [3] & (\seg_disp_A|seg1[3]~0_combout  & 
// ((\control_inst|state [0]) # (\control_inst|state [1])))) # (\control_inst|state [3] & (!\control_inst|state [1] & (!\control_inst|state [0]))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [0]),
	.datac(!\seg_disp_A|seg1[3]~0_combout ),
	.datad(!\control_inst|state [3]),
	.datae(gnd),
	.dataf(!\control_inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h078807880C000C00;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N15
cyclonev_lcell_comb \seg_disp_A|seg1[4]~1 (
// Equation(s):
// \seg_disp_A|seg1[4]~1_combout  = ( \progress_inst|a[15]~_Duplicate_1_q  & ( (\progress_inst|a[12]~_Duplicate_1_q  & (!\progress_inst|a[14]~_Duplicate_1_q  & !\progress_inst|a[13]~_Duplicate_1_q )) ) ) # ( !\progress_inst|a[15]~_Duplicate_1_q  & ( 
// (!\progress_inst|a[14]~_Duplicate_1_q  & (\progress_inst|a[12]~_Duplicate_1_q )) # (\progress_inst|a[14]~_Duplicate_1_q  & ((!\progress_inst|a[13]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|a[12]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[14]~_Duplicate_1_q ),
	.datac(!\progress_inst|a[13]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_A|seg1[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_A|seg1[4]~1 .extended_lut = "off";
defparam \seg_disp_A|seg1[4]~1 .lut_mask = 64'h7474747440404040;
defparam \seg_disp_A|seg1[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N30
cyclonev_lcell_comb \HEX3~1 (
// Equation(s):
// \HEX3~1_combout  = ( \seg_disp_A|seg1[4]~1_combout  & ( \WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(!\WideOr2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\seg_disp_A|seg1[4]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3~1 .extended_lut = "off";
defparam \HEX3~1 .lut_mask = 64'h0000333300003333;
defparam \HEX3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N24
cyclonev_lcell_comb \HEX3~2 (
// Equation(s):
// \HEX3~2_combout  = ( \progress_inst|a[15]~_Duplicate_1_q  & ( (\progress_inst|a[12]~_Duplicate_1_q  & (\progress_inst|a[14]~_Duplicate_1_q  & (\WideOr2~0_combout  & !\progress_inst|a[13]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|a[15]~_Duplicate_1_q  & ( 
// (!\progress_inst|a[14]~_Duplicate_1_q  & (\WideOr2~0_combout  & ((\progress_inst|a[13]~_Duplicate_1_q ) # (\progress_inst|a[12]~_Duplicate_1_q )))) ) )

	.dataa(!\progress_inst|a[12]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[14]~_Duplicate_1_q ),
	.datac(!\WideOr2~0_combout ),
	.datad(!\progress_inst|a[13]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|a[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3~2 .extended_lut = "off";
defparam \HEX3~2 .lut_mask = 64'h040C040C01000100;
defparam \HEX3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N33
cyclonev_lcell_comb \seg_disp_A|seg1[6]~2 (
// Equation(s):
// \seg_disp_A|seg1[6]~2_combout  = ( \progress_inst|a[15]~_Duplicate_1_q  & ( (!\progress_inst|a[12]~_Duplicate_1_q  & (\progress_inst|a[14]~_Duplicate_1_q  & !\progress_inst|a[13]~_Duplicate_1_q )) ) ) # ( !\progress_inst|a[15]~_Duplicate_1_q  & ( 
// (!\progress_inst|a[14]~_Duplicate_1_q  & ((!\progress_inst|a[13]~_Duplicate_1_q ))) # (\progress_inst|a[14]~_Duplicate_1_q  & (\progress_inst|a[12]~_Duplicate_1_q  & \progress_inst|a[13]~_Duplicate_1_q )) ) )

	.dataa(!\progress_inst|a[12]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[14]~_Duplicate_1_q ),
	.datac(!\progress_inst|a[13]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_A|seg1[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_A|seg1[6]~2 .extended_lut = "off";
defparam \seg_disp_A|seg1[6]~2 .lut_mask = 64'hC1C1C1C120202020;
defparam \seg_disp_A|seg1[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N57
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \seg_disp_A|seg1[6]~2_combout  & ( ((\control_inst|state [0] & \control_inst|state [2])) # (\control_inst|state [3]) ) ) # ( !\seg_disp_A|seg1[6]~2_combout  & ( (((\control_inst|state [3]) # (\control_inst|state [2])) # 
// (\control_inst|state [0])) # (\control_inst|state [1]) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [0]),
	.datac(!\control_inst|state [2]),
	.datad(!\control_inst|state [3]),
	.datae(gnd),
	.dataf(!\seg_disp_A|seg1[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h7FFF7FFF03FF03FF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N6
cyclonev_lcell_comb \HEX2~0 (
// Equation(s):
// \HEX2~0_combout  = ( \WideOr2~0_combout  & ( \progress_inst|a[9]~_Duplicate_1_q  & ( (!\progress_inst|a[10]~_Duplicate_1_q  & (\progress_inst|a[8]~_Duplicate_1_q  & \progress_inst|a[11]~_Duplicate_1_q )) ) ) ) # ( \WideOr2~0_combout  & ( 
// !\progress_inst|a[9]~_Duplicate_1_q  & ( (!\progress_inst|a[10]~_Duplicate_1_q  & (\progress_inst|a[8]~_Duplicate_1_q  & !\progress_inst|a[11]~_Duplicate_1_q )) # (\progress_inst|a[10]~_Duplicate_1_q  & (!\progress_inst|a[8]~_Duplicate_1_q  $ 
// (\progress_inst|a[11]~_Duplicate_1_q ))) ) ) )

	.dataa(!\progress_inst|a[10]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[8]~_Duplicate_1_q ),
	.datac(!\progress_inst|a[11]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\progress_inst|a[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2~0 .extended_lut = "off";
defparam \HEX2~0 .lut_mask = 64'h0000616100000202;
defparam \HEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N42
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \progress_inst|a[9]~_Duplicate_1_q  & ( ((\progress_inst|a[8]~_Duplicate_1_q  & \progress_inst|a[11]~_Duplicate_1_q )) # (\progress_inst|a[10]~_Duplicate_1_q ) ) ) # ( !\progress_inst|a[9]~_Duplicate_1_q  & ( 
// (\progress_inst|a[10]~_Duplicate_1_q  & (!\progress_inst|a[8]~_Duplicate_1_q  $ (!\progress_inst|a[11]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|a[10]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[8]~_Duplicate_1_q ),
	.datac(!\progress_inst|a[11]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h1414141457575757;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N30
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \Mux7~0_combout  & ( (((\control_inst|state [0]) # (\control_inst|state [3])) # (\control_inst|state [2])) # (\control_inst|state [1]) ) ) # ( !\Mux7~0_combout  & ( ((\control_inst|state [2] & \control_inst|state [0])) # 
// (\control_inst|state [3]) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [3]),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h0F3F0F3F7FFF7FFF;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N21
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \progress_inst|a[9]~_Duplicate_1_q  & ( !\progress_inst|a[10]~_Duplicate_1_q  $ (((\progress_inst|a[8]~_Duplicate_1_q ) # (\progress_inst|a[11]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|a[9]~_Duplicate_1_q  & ( 
// (\progress_inst|a[11]~_Duplicate_1_q  & (!\progress_inst|a[8]~_Duplicate_1_q  & \progress_inst|a[10]~_Duplicate_1_q )) ) )

	.dataa(!\progress_inst|a[11]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\progress_inst|a[8]~_Duplicate_1_q ),
	.datad(!\progress_inst|a[10]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|a[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h00500050A05FA05F;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N33
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \control_inst|state [2] & ( ((\control_inst|state [0]) # (\Mux6~0_combout )) # (\control_inst|state [3]) ) ) # ( !\control_inst|state [2] & ( ((\Mux6~0_combout  & ((\control_inst|state [0]) # (\control_inst|state [1])))) # 
// (\control_inst|state [3]) ) )

	.dataa(!\control_inst|state [3]),
	.datab(!\control_inst|state [1]),
	.datac(!\Mux6~0_combout ),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\control_inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h575F575F5FFF5FFF;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N54
cyclonev_lcell_comb \seg_disp_A|seg2[3]~0 (
// Equation(s):
// \seg_disp_A|seg2[3]~0_combout  = ( \progress_inst|a[9]~_Duplicate_1_q  & ( (!\progress_inst|a[10]~_Duplicate_1_q  & (!\progress_inst|a[8]~_Duplicate_1_q  & \progress_inst|a[11]~_Duplicate_1_q )) # (\progress_inst|a[10]~_Duplicate_1_q  & 
// (\progress_inst|a[8]~_Duplicate_1_q )) ) ) # ( !\progress_inst|a[9]~_Duplicate_1_q  & ( (!\progress_inst|a[11]~_Duplicate_1_q  & (!\progress_inst|a[10]~_Duplicate_1_q  $ (!\progress_inst|a[8]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|a[10]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[8]~_Duplicate_1_q ),
	.datac(!\progress_inst|a[11]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_A|seg2[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_A|seg2[3]~0 .extended_lut = "off";
defparam \seg_disp_A|seg2[3]~0 .lut_mask = 64'h6060606019191919;
defparam \seg_disp_A|seg2[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N36
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \seg_disp_A|seg2[3]~0_combout  & ( (!\control_inst|state [2] & (!\control_inst|state [3] $ (((!\control_inst|state [1] & !\control_inst|state [0]))))) # (\control_inst|state [2] & (((!\control_inst|state [3] & !\control_inst|state 
// [0])))) ) ) # ( !\seg_disp_A|seg2[3]~0_combout  & ( (!\control_inst|state [1] & (!\control_inst|state [2] & (\control_inst|state [3] & !\control_inst|state [0]))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [3]),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\seg_disp_A|seg2[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0800080078C078C0;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N57
cyclonev_lcell_comb \seg_disp_A|seg2[4]~1 (
// Equation(s):
// \seg_disp_A|seg2[4]~1_combout  = ( \progress_inst|a[9]~_Duplicate_1_q  & ( (!\progress_inst|a[10]~_Duplicate_1_q  & (\progress_inst|a[8]~_Duplicate_1_q  & !\progress_inst|a[11]~_Duplicate_1_q )) ) ) # ( !\progress_inst|a[9]~_Duplicate_1_q  & ( 
// (!\progress_inst|a[10]~_Duplicate_1_q  & (\progress_inst|a[8]~_Duplicate_1_q )) # (\progress_inst|a[10]~_Duplicate_1_q  & ((!\progress_inst|a[11]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|a[10]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[8]~_Duplicate_1_q ),
	.datac(!\progress_inst|a[11]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_A|seg2[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_A|seg2[4]~1 .extended_lut = "off";
defparam \seg_disp_A|seg2[4]~1 .lut_mask = 64'h7272727220202020;
defparam \seg_disp_A|seg2[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N3
cyclonev_lcell_comb \HEX2~1 (
// Equation(s):
// \HEX2~1_combout  = ( \seg_disp_A|seg2[4]~1_combout  & ( \WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\seg_disp_A|seg2[4]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2~1 .extended_lut = "off";
defparam \HEX2~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \HEX2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N39
cyclonev_lcell_comb \HEX2~2 (
// Equation(s):
// \HEX2~2_combout  = ( \WideOr2~0_combout  & ( \progress_inst|a[9]~_Duplicate_1_q  & ( (!\progress_inst|a[11]~_Duplicate_1_q  & !\progress_inst|a[10]~_Duplicate_1_q ) ) ) ) # ( \WideOr2~0_combout  & ( !\progress_inst|a[9]~_Duplicate_1_q  & ( 
// (\progress_inst|a[8]~_Duplicate_1_q  & (!\progress_inst|a[11]~_Duplicate_1_q  $ (\progress_inst|a[10]~_Duplicate_1_q ))) ) ) )

	.dataa(!\progress_inst|a[11]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\progress_inst|a[8]~_Duplicate_1_q ),
	.datad(!\progress_inst|a[10]~_Duplicate_1_q ),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\progress_inst|a[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2~2 .extended_lut = "off";
defparam \HEX2~2 .lut_mask = 64'h00000A050000AA00;
defparam \HEX2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N12
cyclonev_lcell_comb \seg_disp_A|seg2[6]~2 (
// Equation(s):
// \seg_disp_A|seg2[6]~2_combout  = ( \progress_inst|a[10]~_Duplicate_1_q  & ( (!\progress_inst|a[9]~_Duplicate_1_q  & (!\progress_inst|a[8]~_Duplicate_1_q  & \progress_inst|a[11]~_Duplicate_1_q )) # (\progress_inst|a[9]~_Duplicate_1_q  & 
// (\progress_inst|a[8]~_Duplicate_1_q  & !\progress_inst|a[11]~_Duplicate_1_q )) ) ) # ( !\progress_inst|a[10]~_Duplicate_1_q  & ( (!\progress_inst|a[9]~_Duplicate_1_q  & !\progress_inst|a[11]~_Duplicate_1_q ) ) )

	.dataa(!\progress_inst|a[9]~_Duplicate_1_q ),
	.datab(!\progress_inst|a[8]~_Duplicate_1_q ),
	.datac(!\progress_inst|a[11]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|a[10]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_A|seg2[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_A|seg2[6]~2 .extended_lut = "off";
defparam \seg_disp_A|seg2[6]~2 .lut_mask = 64'hA0A0A0A018181818;
defparam \seg_disp_A|seg2[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N39
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \control_inst|state [3] ) # ( !\control_inst|state [3] & ( (!\control_inst|state [2] & (!\seg_disp_A|seg2[6]~2_combout  & ((\control_inst|state [0]) # (\control_inst|state [1])))) # (\control_inst|state [2] & 
// (((!\seg_disp_A|seg2[6]~2_combout ) # (\control_inst|state [0])))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\seg_disp_A|seg2[6]~2_combout ),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h70F370F3FFFFFFFF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N6
cyclonev_lcell_comb \HEX1~0 (
// Equation(s):
// \HEX1~0_combout  = ( \progress_inst|b[13]~_Duplicate_1_q  & ( (\progress_inst|b[12]~_Duplicate_1_q  & (\progress_inst|b[15]~_Duplicate_1_q  & (\WideOr2~0_combout  & !\progress_inst|b[14]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|b[13]~_Duplicate_1_q  & ( 
// (\WideOr2~0_combout  & ((!\progress_inst|b[12]~_Duplicate_1_q  & (!\progress_inst|b[15]~_Duplicate_1_q  & \progress_inst|b[14]~_Duplicate_1_q )) # (\progress_inst|b[12]~_Duplicate_1_q  & (!\progress_inst|b[15]~_Duplicate_1_q  $ 
// (\progress_inst|b[14]~_Duplicate_1_q ))))) ) )

	.dataa(!\progress_inst|b[12]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[15]~_Duplicate_1_q ),
	.datac(!\WideOr2~0_combout ),
	.datad(!\progress_inst|b[14]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|b[13]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1~0 .extended_lut = "off";
defparam \HEX1~0 .lut_mask = 64'h0409040901000100;
defparam \HEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N42
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \progress_inst|b[15]~_Duplicate_1_q  & ( (!\progress_inst|b[12]~_Duplicate_1_q  & ((\progress_inst|b[14]~_Duplicate_1_q ))) # (\progress_inst|b[12]~_Duplicate_1_q  & (\progress_inst|b[13]~_Duplicate_1_q )) ) ) # ( 
// !\progress_inst|b[15]~_Duplicate_1_q  & ( (\progress_inst|b[14]~_Duplicate_1_q  & ((\progress_inst|b[12]~_Duplicate_1_q ) # (\progress_inst|b[13]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|b[13]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[14]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[12]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|b[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h1313131335353535;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N12
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \control_inst|state [2] & ( ((\control_inst|state [3]) # (\Mux11~0_combout )) # (\control_inst|state [0]) ) ) # ( !\control_inst|state [2] & ( ((\Mux11~0_combout  & ((\control_inst|state [0]) # (\control_inst|state [1])))) # 
// (\control_inst|state [3]) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [0]),
	.datac(!\Mux11~0_combout ),
	.datad(!\control_inst|state [3]),
	.datae(gnd),
	.dataf(!\control_inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h07FF07FF3FFF3FFF;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N18
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \progress_inst|b[15]~_Duplicate_1_q  & ( (\progress_inst|b[14]~_Duplicate_1_q  & ((!\progress_inst|b[12]~_Duplicate_1_q ) # (\progress_inst|b[13]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|b[15]~_Duplicate_1_q  & ( 
// (\progress_inst|b[13]~_Duplicate_1_q  & (!\progress_inst|b[14]~_Duplicate_1_q  $ (\progress_inst|b[12]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|b[13]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[14]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[12]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|b[15]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h4141414131313131;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N18
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \control_inst|state [2] & ( ((\control_inst|state [0]) # (\Mux10~0_combout )) # (\control_inst|state [3]) ) ) # ( !\control_inst|state [2] & ( ((\Mux10~0_combout  & ((\control_inst|state [0]) # (\control_inst|state [1])))) # 
// (\control_inst|state [3]) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [3]),
	.datac(!\Mux10~0_combout ),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\control_inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h373F373F3FFF3FFF;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N21
cyclonev_lcell_comb \seg_disp_B|seg1[3]~0 (
// Equation(s):
// \seg_disp_B|seg1[3]~0_combout  = ( \progress_inst|b[12]~_Duplicate_1_q  & ( (!\progress_inst|b[13]~_Duplicate_1_q  & (!\progress_inst|b[14]~_Duplicate_1_q  & !\progress_inst|b[15]~_Duplicate_1_q )) # (\progress_inst|b[13]~_Duplicate_1_q  & 
// (\progress_inst|b[14]~_Duplicate_1_q )) ) ) # ( !\progress_inst|b[12]~_Duplicate_1_q  & ( (!\progress_inst|b[13]~_Duplicate_1_q  & (\progress_inst|b[14]~_Duplicate_1_q  & !\progress_inst|b[15]~_Duplicate_1_q )) # (\progress_inst|b[13]~_Duplicate_1_q  & 
// (!\progress_inst|b[14]~_Duplicate_1_q  & \progress_inst|b[15]~_Duplicate_1_q )) ) )

	.dataa(!\progress_inst|b[13]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[14]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[15]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|b[12]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_B|seg1[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_B|seg1[3]~0 .extended_lut = "off";
defparam \seg_disp_B|seg1[3]~0 .lut_mask = 64'h2424242491919191;
defparam \seg_disp_B|seg1[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N21
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \control_inst|state [0] & ( (!\control_inst|state [3] & (!\control_inst|state [2] & \seg_disp_B|seg1[3]~0_combout )) ) ) # ( !\control_inst|state [0] & ( (!\control_inst|state [3] & (\seg_disp_B|seg1[3]~0_combout  & 
// ((\control_inst|state [2]) # (\control_inst|state [1])))) # (\control_inst|state [3] & (!\control_inst|state [1] & (!\control_inst|state [2]))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [3]),
	.datac(!\control_inst|state [2]),
	.datad(!\seg_disp_B|seg1[3]~0_combout ),
	.datae(gnd),
	.dataf(!\control_inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h206C206C00C000C0;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N45
cyclonev_lcell_comb \seg_disp_B|seg1[4]~1 (
// Equation(s):
// \seg_disp_B|seg1[4]~1_combout  = ( \progress_inst|b[12]~_Duplicate_1_q  & ( (!\progress_inst|b[13]~_Duplicate_1_q  & ((!\progress_inst|b[14]~_Duplicate_1_q ) # (!\progress_inst|b[15]~_Duplicate_1_q ))) # (\progress_inst|b[13]~_Duplicate_1_q  & 
// (!\progress_inst|b[14]~_Duplicate_1_q  & !\progress_inst|b[15]~_Duplicate_1_q )) ) ) # ( !\progress_inst|b[12]~_Duplicate_1_q  & ( (!\progress_inst|b[13]~_Duplicate_1_q  & (\progress_inst|b[14]~_Duplicate_1_q  & !\progress_inst|b[15]~_Duplicate_1_q )) ) )

	.dataa(!\progress_inst|b[13]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[14]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[15]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|b[12]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_B|seg1[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_B|seg1[4]~1 .extended_lut = "off";
defparam \seg_disp_B|seg1[4]~1 .lut_mask = 64'h20202020E8E8E8E8;
defparam \seg_disp_B|seg1[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N9
cyclonev_lcell_comb \HEX1~1 (
// Equation(s):
// \HEX1~1_combout  = ( \WideOr2~0_combout  & ( \seg_disp_B|seg1[4]~1_combout  ) )

	.dataa(!\seg_disp_B|seg1[4]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1~1 .extended_lut = "off";
defparam \HEX1~1 .lut_mask = 64'h0000555500005555;
defparam \HEX1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N24
cyclonev_lcell_comb \HEX1~2 (
// Equation(s):
// \HEX1~2_combout  = ( \progress_inst|b[12]~_Duplicate_1_q  & ( (\WideOr2~0_combout  & ((!\progress_inst|b[15]~_Duplicate_1_q  & ((!\progress_inst|b[14]~_Duplicate_1_q ))) # (\progress_inst|b[15]~_Duplicate_1_q  & (!\progress_inst|b[13]~_Duplicate_1_q  & 
// \progress_inst|b[14]~_Duplicate_1_q )))) ) ) # ( !\progress_inst|b[12]~_Duplicate_1_q  & ( (\progress_inst|b[13]~_Duplicate_1_q  & (!\progress_inst|b[15]~_Duplicate_1_q  & (\WideOr2~0_combout  & !\progress_inst|b[14]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|b[13]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[15]~_Duplicate_1_q ),
	.datac(!\WideOr2~0_combout ),
	.datad(!\progress_inst|b[14]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|b[12]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1~2 .extended_lut = "off";
defparam \HEX1~2 .lut_mask = 64'h040004000C020C02;
defparam \HEX1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N27
cyclonev_lcell_comb \seg_disp_B|seg1[6]~2 (
// Equation(s):
// \seg_disp_B|seg1[6]~2_combout  = ( \progress_inst|b[12]~_Duplicate_1_q  & ( (!\progress_inst|b[15]~_Duplicate_1_q  & (!\progress_inst|b[13]~_Duplicate_1_q  $ (\progress_inst|b[14]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|b[12]~_Duplicate_1_q  & ( 
// (!\progress_inst|b[13]~_Duplicate_1_q  & (!\progress_inst|b[15]~_Duplicate_1_q  $ (\progress_inst|b[14]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|b[13]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[15]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[14]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|b[12]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_B|seg1[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_B|seg1[6]~2 .extended_lut = "off";
defparam \seg_disp_B|seg1[6]~2 .lut_mask = 64'h8282828284848484;
defparam \seg_disp_B|seg1[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N15
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \control_inst|state [3] ) # ( !\control_inst|state [3] & ( (!\control_inst|state [0] & (!\seg_disp_B|seg1[6]~2_combout  & ((\control_inst|state [2]) # (\control_inst|state [1])))) # (\control_inst|state [0] & 
// (((!\seg_disp_B|seg1[6]~2_combout ) # (\control_inst|state [2])))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [0]),
	.datac(!\control_inst|state [2]),
	.datad(!\seg_disp_B|seg1[6]~2_combout ),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h7F037F03FFFFFFFF;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N42
cyclonev_lcell_comb \HEX0~0 (
// Equation(s):
// \HEX0~0_combout  = ( \progress_inst|b[9]~_Duplicate_1_q  & ( (!\progress_inst|b[10]~_Duplicate_1_q  & (\progress_inst|b[11]~_Duplicate_1_q  & (\progress_inst|b[8]~_Duplicate_1_q  & \WideOr2~0_combout ))) ) ) # ( !\progress_inst|b[9]~_Duplicate_1_q  & ( 
// (\WideOr2~0_combout  & ((!\progress_inst|b[10]~_Duplicate_1_q  & (!\progress_inst|b[11]~_Duplicate_1_q  & \progress_inst|b[8]~_Duplicate_1_q )) # (\progress_inst|b[10]~_Duplicate_1_q  & (!\progress_inst|b[11]~_Duplicate_1_q  $ 
// (\progress_inst|b[8]~_Duplicate_1_q ))))) ) )

	.dataa(!\progress_inst|b[10]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[11]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[8]~_Duplicate_1_q ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\progress_inst|b[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0~0 .extended_lut = "off";
defparam \HEX0~0 .lut_mask = 64'h0049004900020002;
defparam \HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N51
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \progress_inst|b[9]~_Duplicate_1_q  & ( ((\progress_inst|b[11]~_Duplicate_1_q  & \progress_inst|b[8]~_Duplicate_1_q )) # (\progress_inst|b[10]~_Duplicate_1_q ) ) ) # ( !\progress_inst|b[9]~_Duplicate_1_q  & ( 
// (\progress_inst|b[10]~_Duplicate_1_q  & (!\progress_inst|b[11]~_Duplicate_1_q  $ (!\progress_inst|b[8]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|b[10]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\progress_inst|b[11]~_Duplicate_1_q ),
	.datad(!\progress_inst|b[8]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|b[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h05500550555F555F;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N33
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \control_inst|state [3] ) # ( !\control_inst|state [3] & ( (!\control_inst|state [2] & (\Mux15~0_combout  & ((\control_inst|state [0]) # (\control_inst|state [1])))) # (\control_inst|state [2] & (((\control_inst|state [0]) # 
// (\Mux15~0_combout )))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\Mux15~0_combout ),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h073F073FFFFFFFFF;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N54
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \progress_inst|b[9]~_Duplicate_1_q  & ( !\progress_inst|b[10]~_Duplicate_1_q  $ (((\progress_inst|b[11]~_Duplicate_1_q ) # (\progress_inst|b[8]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|b[9]~_Duplicate_1_q  & ( 
// (!\progress_inst|b[8]~_Duplicate_1_q  & (\progress_inst|b[11]~_Duplicate_1_q  & \progress_inst|b[10]~_Duplicate_1_q )) ) )

	.dataa(!\progress_inst|b[8]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[11]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[10]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|b[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h0202020287878787;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N0
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \control_inst|state [3] ) # ( !\control_inst|state [3] & ( (!\control_inst|state [2] & (\Mux14~0_combout  & ((\control_inst|state [0]) # (\control_inst|state [1])))) # (\control_inst|state [2] & (((\control_inst|state [0]) # 
// (\Mux14~0_combout )))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\Mux14~0_combout ),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h073F073FFFFFFFFF;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N57
cyclonev_lcell_comb \seg_disp_B|seg2[3]~0 (
// Equation(s):
// \seg_disp_B|seg2[3]~0_combout  = ( \progress_inst|b[9]~_Duplicate_1_q  & ( (!\progress_inst|b[8]~_Duplicate_1_q  & (\progress_inst|b[11]~_Duplicate_1_q  & !\progress_inst|b[10]~_Duplicate_1_q )) # (\progress_inst|b[8]~_Duplicate_1_q  & 
// ((\progress_inst|b[10]~_Duplicate_1_q ))) ) ) # ( !\progress_inst|b[9]~_Duplicate_1_q  & ( (!\progress_inst|b[11]~_Duplicate_1_q  & (!\progress_inst|b[8]~_Duplicate_1_q  $ (!\progress_inst|b[10]~_Duplicate_1_q ))) ) )

	.dataa(!\progress_inst|b[8]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\progress_inst|b[11]~_Duplicate_1_q ),
	.datad(!\progress_inst|b[10]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|b[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_B|seg2[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_B|seg2[3]~0 .extended_lut = "off";
defparam \seg_disp_B|seg2[3]~0 .lut_mask = 64'h50A050A00A550A55;
defparam \seg_disp_B|seg2[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N3
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \seg_disp_B|seg2[3]~0_combout  & ( (!\control_inst|state [2] & (!\control_inst|state [3] $ (((!\control_inst|state [1] & !\control_inst|state [0]))))) # (\control_inst|state [2] & (((!\control_inst|state [3] & !\control_inst|state 
// [0])))) ) ) # ( !\seg_disp_B|seg2[3]~0_combout  & ( (!\control_inst|state [1] & (!\control_inst|state [2] & (\control_inst|state [3] & !\control_inst|state [0]))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\control_inst|state [3]),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\seg_disp_B|seg2[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0800080078C078C0;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N18
cyclonev_lcell_comb \seg_disp_B|seg2[4]~1 (
// Equation(s):
// \seg_disp_B|seg2[4]~1_combout  = ( \progress_inst|b[9]~_Duplicate_1_q  & ( (!\progress_inst|b[11]~_Duplicate_1_q  & (\progress_inst|b[8]~_Duplicate_1_q  & !\progress_inst|b[10]~_Duplicate_1_q )) ) ) # ( !\progress_inst|b[9]~_Duplicate_1_q  & ( 
// (!\progress_inst|b[10]~_Duplicate_1_q  & ((\progress_inst|b[8]~_Duplicate_1_q ))) # (\progress_inst|b[10]~_Duplicate_1_q  & (!\progress_inst|b[11]~_Duplicate_1_q )) ) )

	.dataa(gnd),
	.datab(!\progress_inst|b[11]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[8]~_Duplicate_1_q ),
	.datad(!\progress_inst|b[10]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\progress_inst|b[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_B|seg2[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_B|seg2[4]~1 .extended_lut = "off";
defparam \seg_disp_B|seg2[4]~1 .lut_mask = 64'h0FCC0FCC0C000C00;
defparam \seg_disp_B|seg2[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N3
cyclonev_lcell_comb \HEX0~1 (
// Equation(s):
// \HEX0~1_combout  = ( \seg_disp_B|seg2[4]~1_combout  & ( \WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\seg_disp_B|seg2[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0~1 .extended_lut = "off";
defparam \HEX0~1 .lut_mask = 64'h0000000000FF00FF;
defparam \HEX0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N45
cyclonev_lcell_comb \HEX0~2 (
// Equation(s):
// \HEX0~2_combout  = ( \progress_inst|b[9]~_Duplicate_1_q  & ( (!\progress_inst|b[10]~_Duplicate_1_q  & (!\progress_inst|b[11]~_Duplicate_1_q  & \WideOr2~0_combout )) ) ) # ( !\progress_inst|b[9]~_Duplicate_1_q  & ( (\progress_inst|b[8]~_Duplicate_1_q  & 
// (\WideOr2~0_combout  & (!\progress_inst|b[10]~_Duplicate_1_q  $ (\progress_inst|b[11]~_Duplicate_1_q )))) ) )

	.dataa(!\progress_inst|b[10]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[11]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[8]~_Duplicate_1_q ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\progress_inst|b[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0~2 .extended_lut = "off";
defparam \HEX0~2 .lut_mask = 64'h0009000900880088;
defparam \HEX0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y11_N48
cyclonev_lcell_comb \seg_disp_B|seg2[6]~2 (
// Equation(s):
// \seg_disp_B|seg2[6]~2_combout  = ( \progress_inst|b[9]~_Duplicate_1_q  & ( (\progress_inst|b[10]~_Duplicate_1_q  & (!\progress_inst|b[11]~_Duplicate_1_q  & \progress_inst|b[8]~_Duplicate_1_q )) ) ) # ( !\progress_inst|b[9]~_Duplicate_1_q  & ( 
// (!\progress_inst|b[10]~_Duplicate_1_q  & (!\progress_inst|b[11]~_Duplicate_1_q )) # (\progress_inst|b[10]~_Duplicate_1_q  & (\progress_inst|b[11]~_Duplicate_1_q  & !\progress_inst|b[8]~_Duplicate_1_q )) ) )

	.dataa(!\progress_inst|b[10]~_Duplicate_1_q ),
	.datab(!\progress_inst|b[11]~_Duplicate_1_q ),
	.datac(!\progress_inst|b[8]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\progress_inst|b[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg_disp_B|seg2[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg_disp_B|seg2[6]~2 .extended_lut = "off";
defparam \seg_disp_B|seg2[6]~2 .lut_mask = 64'h9898989804040404;
defparam \seg_disp_B|seg2[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N27
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \control_inst|state [3] ) # ( !\control_inst|state [3] & ( (!\control_inst|state [2] & (!\seg_disp_B|seg2[6]~2_combout  & ((\control_inst|state [0]) # (\control_inst|state [1])))) # (\control_inst|state [2] & 
// (((!\seg_disp_B|seg2[6]~2_combout ) # (\control_inst|state [0])))) ) )

	.dataa(!\control_inst|state [1]),
	.datab(!\control_inst|state [2]),
	.datac(!\seg_disp_B|seg2[6]~2_combout ),
	.datad(!\control_inst|state [0]),
	.datae(gnd),
	.dataf(!\control_inst|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h70F370F3FFFFFFFF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
