

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0'
================================================================
* Date:           Mon Jul 14 02:16:35 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      642|      642|  6.420 us|  6.420 us|  641|  641|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_0_loop_for_weight_pool_0  |      640|      640|         2|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     251|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|     323|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_295_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln15_fu_284_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln19_fu_306_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln21_fu_312_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln8_1_fu_168_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln8_fu_142_p2       |         +|   0|  0|  17|          10|           1|
    |empty_195_fu_206_p2     |         +|   0|  0|  17|          10|          10|
    |empty_196_fu_236_p2     |         +|   0|  0|  16|           9|           9|
    |icmp_ln11_fu_154_p2     |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln17_1_fu_347_p2   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln17_fu_333_p2     |      icmp|   0|  0|  23|          16|          13|
    |icmp_ln8_fu_136_p2      |      icmp|   0|  0|  17|          10|          10|
    |max_4_fu_353_p3         |    select|   0|  0|  16|           1|          16|
    |max_fu_339_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln8_1_fu_174_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln8_fu_160_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 251|         127|         139|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten16_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_y_load                 |   9|          2|    8|         16|
    |ap_sig_allocacmp_z_load                 |   9|          2|    3|          6|
    |indvar_flatten16_fu_76                  |   9|          2|   10|         20|
    |y_fu_68                                 |   9|          2|    8|         16|
    |z_fu_72                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln19_reg_400         |  10|   0|   10|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten16_fu_76   |  10|   0|   10|          0|
    |y_fu_68                  |   8|   0|    8|          0|
    |z_fu_72                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0|  return value|
|OutConv1_address0  |  out|   11|   ap_memory|                                                     OutConv1|         array|
|OutConv1_ce0       |  out|    1|   ap_memory|                                                     OutConv1|         array|
|OutConv1_q0        |   in|   16|   ap_memory|                                                     OutConv1|         array|
|OutConv1_address1  |  out|   11|   ap_memory|                                                     OutConv1|         array|
|OutConv1_ce1       |  out|    1|   ap_memory|                                                     OutConv1|         array|
|OutConv1_q1        |   in|   16|   ap_memory|                                                     OutConv1|         array|
|OutPool0_address0  |  out|   10|   ap_memory|                                                     OutPool0|         array|
|OutPool0_ce0       |  out|    1|   ap_memory|                                                     OutPool0|         array|
|OutPool0_we0       |  out|    1|   ap_memory|                                                     OutPool0|         array|
|OutPool0_d0        |  out|   16|   ap_memory|                                                     OutPool0|         array|
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

