verilog xil_defaultlib --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/ec67/hdl" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/5bb9/hdl/verilog" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/70fd/hdl" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/f90c/hdl/verilog" \
"../../../bd/zsys/ip/zsys_processing_system7_0_0/sim/zsys_processing_system7_0_0.v" \
"../../../bd/zsys/ip/zsys_fifo_generator_0_0/sim/zsys_fifo_generator_0_0.v" \
"../../../bd/zsys/ip/zsys_xlconstant_1_0/sim/zsys_xlconstant_1_0.v" \
"../../../bd/zsys/ip/zsys_xlconstant_0_0/sim/zsys_xlconstant_0_0.v" \
"../../../bd/zsys/ip/zsys_xlconcat_1_0/sim/zsys_xlconcat_1_0.v" \
"../../../bd/zsys/ip/zsys_xlslice_0_1/sim/zsys_xlslice_0_1.v" \
"../../../bd/zsys/ip/zsys_xlslice_1_0/sim/zsys_xlslice_1_0.v" \
"../../../bd/zsys/ip/zsys_xlslice_0_2/sim/zsys_xlslice_0_2.v" \
"../../../bd/zsys/ip/zsys_xlconstant_1_1/sim/zsys_xlconstant_1_1.v" \
"../../../bd/zsys/ip/zsys_xlslice_10_0/sim/zsys_xlslice_10_0.v" \
"../../../bd/zsys/ip/zsys_xlslice_2_0/sim/zsys_xlslice_2_0.v" \
"../../../bd/zsys/ip/zsys_xlslice_2_1/sim/zsys_xlslice_2_1.v" \
"../../../bd/zsys/ip/zsys_util_vector_logic_0_0/sim/zsys_util_vector_logic_0_0.v" \
"../../../bd/zsys/ip/zsys_util_vector_logic_0_1/sim/zsys_util_vector_logic_0_1.v" \
"../../../bd/zsys/ip/zsys_fifo8b_2_axis_0_0/src/fifo_generator_1/sim/fifo_generator_1.v" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/sim/bd_fa8c.v" \

sv xil_defaultlib --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/ec67/hdl" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/5bb9/hdl/verilog" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/70fd/hdl" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/f90c/hdl/verilog" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_10/sim/bd_fa8c_s00a2s_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_19/sim/bd_fa8c_s01a2s_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_25/sim/bd_fa8c_s02a2s_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_29/sim/bd_fa8c_m00s2a_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_35/sim/bd_fa8c_m00e_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_30/sim/bd_fa8c_m00arn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_31/sim/bd_fa8c_m00rn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_32/sim/bd_fa8c_m00awn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_33/sim/bd_fa8c_m00wn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_34/sim/bd_fa8c_m00bn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_26/sim/bd_fa8c_sawn_1.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_27/sim/bd_fa8c_swn_1.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_28/sim/bd_fa8c_sbn_1.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_22/sim/bd_fa8c_s02mmu_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_23/sim/bd_fa8c_s02tr_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_24/sim/bd_fa8c_s02sic_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_20/sim/bd_fa8c_sarn_1.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_21/sim/bd_fa8c_srn_1.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_16/sim/bd_fa8c_s01mmu_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_17/sim/bd_fa8c_s01tr_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_18/sim/bd_fa8c_s01sic_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_11/sim/bd_fa8c_sarn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_12/sim/bd_fa8c_srn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_13/sim/bd_fa8c_sawn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_14/sim/bd_fa8c_swn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_15/sim/bd_fa8c_sbn_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_7/sim/bd_fa8c_s00mmu_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_8/sim/bd_fa8c_s00tr_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_9/sim/bd_fa8c_s00sic_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_2/sim/bd_fa8c_arsw_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_3/sim/bd_fa8c_rsw_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_4/sim/bd_fa8c_awsw_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_5/sim/bd_fa8c_wsw_0.sv" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_6/sim/bd_fa8c_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/ec67/hdl" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/5bb9/hdl/verilog" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/70fd/hdl" --include "../../../../CMB40_v1.srcs/sources_1/bd/zsys/ipshared/f90c/hdl/verilog" \
"../../../bd/zsys/ip/zsys_axi_smc_0/bd_0/ip/ip_0/sim/bd_fa8c_one_0.v" \
"../../../bd/zsys/ip/zsys_xlconcat_0_0/sim/zsys_xlconcat_0_0.v" \
"../../../bd/zsys/ip/zsys_xbar_0/sim/zsys_xbar_0.v" \
"../../../bd/zsys/ip/zsys_xlconstant_2_1/sim/zsys_xlconstant_2_1.v" \
"../../../bd/zsys/ip/zsys_xlslice_12to14_0/sim/zsys_xlslice_12to14_0.v" \
"../../../bd/zsys/ip/zsys_xlslice_3to3_0/sim/zsys_xlslice_3to3_0.v" \
"../../../bd/zsys/ip/zsys_xlconcat_1_1/sim/zsys_xlconcat_1_1.v" \
"../../../bd/zsys/ip/zsys_xlslice_2_2/sim/zsys_xlslice_2_2.v" \
"../../../bd/zsys/ip/zsys_xlconstant_1_2/sim/zsys_xlconstant_1_2.v" \
"../../../bd/zsys/ip/zsys_xlconcat_3_0/sim/zsys_xlconcat_3_0.v" \
"../../../bd/zsys/ip/zsys_xlslice_3to3_1/sim/zsys_xlslice_3to3_1.v" \
"../../../bd/zsys/ip/zsys_xlslice_3to3_2/sim/zsys_xlslice_3to3_2.v" \
"../../../bd/zsys/ip/zsys_util_vector_logic_2_0_1/sim/zsys_util_vector_logic_2_0.v" \
"../../../bd/zsys/ip/zsys_util_vector_logic_0_2/sim/zsys_util_vector_logic_0_2.v" \
"../../../bd/zsys/ip/zsys_auto_cc_0/sim/zsys_auto_cc_0.v" \
"../../../bd/zsys/ip/zsys_auto_pc_0/sim/zsys_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
