

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_96_1'
================================================================
* Date:           Sun May  7 10:30:14 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.029 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        7|        7|         3|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%symbolVal_4 = alloca i32 1"   --->   Operation 6 'alloca' 'symbolVal_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_in72 = alloca i32 1"   --->   Operation 7 'alloca' 'p_in72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%binIdx = alloca i32 1"   --->   Operation 9 'alloca' 'binIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 10 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_11 = alloca i32 1"   --->   Operation 11 'alloca' 'state_bstate_n_bits_held_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%aligned_word = alloca i32 1"   --->   Operation 12 'alloca' 'aligned_word' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%aligned_word_1 = alloca i32 1"   --->   Operation 13 'alloca' 'aligned_word_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_11 = alloca i32 1"   --->   Operation 14 'alloca' 'state_bstate_currIdx_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baeState_0_constprop_load"   --->   Operation 15 'read' 'baeState_0_constprop_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_reload9_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_reload9"   --->   Operation 16 'read' 'p_reload9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_reload8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload8"   --->   Operation 17 'read' 'p_reload8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_reload7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_reload7"   --->   Operation 18 'read' 'p_reload7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_ivlOffset_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_ivlOffset_6_reload"   --->   Operation 19 'read' 'state_ivlOffset_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_8_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_held_aligned_word_8_reload"   --->   Operation 20 'read' 'state_bstate_held_aligned_word_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_8_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_n_bits_held_8_reload"   --->   Operation 21 'read' 'state_bstate_n_bits_held_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_bstate_currIdx_8_reload"   --->   Operation 22 'read' 'state_bstate_currIdx_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_bstate_currIdx_8_reload_read, i32 %state_bstate_currIdx_11"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_held_aligned_word_8_reload_read, i8 %aligned_word_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_reload7_read, i8 %aligned_word"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_n_bits_held_8_reload_read, i8 %state_bstate_n_bits_held_11"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_ivlOffset_6_reload_read, i32 %ret"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %binIdx"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%store_ln0 = store i8 %p_reload8_read, i8 %empty"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 %p_reload9_read, i31 %p_in72"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 0, i30 %symbolVal_4"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader17"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%binIdx_1 = load i3 %binIdx" [src/deBin.cpp:99]   --->   Operation 33 'load' 'binIdx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.13ns)   --->   "%icmp_ln96 = icmp_eq  i3 %binIdx_1, i3 5" [src/deBin.cpp:96]   --->   Operation 34 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln99 = add i3 %binIdx_1, i3 1" [src/deBin.cpp:99]   --->   Operation 35 'add' 'add_ln99' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split14, void %_Z10parseSAOBOR8_arith_tPhRj.exit.exitStub" [src/deBin.cpp:96]   --->   Operation 36 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_load17 = load i8 %empty" [src/utils.cpp:13]   --->   Operation 37 'load' 'p_load17' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %p_load17, i8 0" [src/utils.cpp:13]   --->   Operation 38 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln96)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge25" [src/utils.cpp:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %p_load17, i8 255" [src/utils.cpp:16]   --->   Operation 40 'add' 'add_ln16' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.70ns)   --->   "%store_ln17 = store i8 %add_ln16, i8 %empty" [src/utils.cpp:17]   --->   Operation 41 'store' 'store_ln17' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 1.70>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_11_load = load i32 %state_bstate_currIdx_11" [src/utils.cpp:6]   --->   Operation 42 'load' 'state_bstate_currIdx_11_load' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %state_bstate_currIdx_11_load" [src/utils.cpp:5]   --->   Operation 43 'zext' 'zext_ln5' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5" [src/utils.cpp:5]   --->   Operation 44 'getelementptr' 'bStream_addr' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%retVal_3 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 45 'load' 'retVal_3' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_2 : Operation 46 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %state_bstate_currIdx_11_load, i32 1" [src/utils.cpp:6]   --->   Operation 46 'add' 'add_ln6' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %add_ln6, i32 %state_bstate_currIdx_11" [src/utils.cpp:46]   --->   Operation 47 'store' 'store_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.70ns)   --->   "%store_ln46 = store i8 7, i8 %empty" [src/utils.cpp:46]   --->   Operation 48 'store' 'store_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.70>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln99 = store i3 %add_ln99, i3 %binIdx" [src/deBin.cpp:99]   --->   Operation 49 'store' 'store_ln99' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%aligned_word_load = load i8 %aligned_word" [src/utils.cpp:14]   --->   Operation 50 'load' 'aligned_word_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %p_load17" [src/utils.cpp:13]   --->   Operation 51 'zext' 'zext_ln13' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %aligned_word_load" [src/utils.cpp:14]   --->   Operation 52 'zext' 'zext_ln14' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13, i9 511" [src/utils.cpp:14]   --->   Operation 53 'add' 'add_ln14' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 54 'sext' 'sext_ln14' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "%retVal_1 = lshr i32 %zext_ln14, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 55 'lshr' 'retVal_1' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%retVal_2 = trunc i32 %retVal_1" [src/utils.cpp:11]   --->   Operation 56 'trunc' 'retVal_2' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %retVal_2" [src/utils.cpp:11]   --->   Operation 57 'zext' 'zext_ln11' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i130" [src/utils.cpp:17]   --->   Operation 58 'br' 'br_ln17' <Predicate = (!icmp_ln96 & !icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 59 [1/2] (2.32ns)   --->   "%retVal_3 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 59 'load' 'retVal_3' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_3, i32 7" [src/utils.cpp:42]   --->   Operation 60 'bitselect' 'tmp' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp" [src/utils.cpp:42]   --->   Operation 61 'zext' 'zext_ln42' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42" [src/utils.cpp:42]   --->   Operation 62 'bitconcatenate' 'retVal' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %retVal_3, i8 %aligned_word_1" [src/utils.cpp:46]   --->   Operation 63 'store' 'store_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %retVal_3, i8 %aligned_word" [src/utils.cpp:46]   --->   Operation 64 'store' 'store_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i130" [src/utils.cpp:46]   --->   Operation 65 'br' 'br_ln46' <Predicate = (!icmp_ln96 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_load18 = load i8 %empty"   --->   Operation 66 'load' 'p_load18' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_load18, i8 %state_bstate_n_bits_held_11"   --->   Operation 67 'store' 'store_ln0' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%symbolVal_4_load = load i30 %symbolVal_4" [src/deBin.cpp:99]   --->   Operation 68 'load' 'symbolVal_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_43 = trunc i30 %symbolVal_4_load" [src/deBin.cpp:99]   --->   Operation 69 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 71 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_in72_load = load i31 %p_in72"   --->   Operation 72 'load' 'p_in72_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/deBin.cpp:91]   --->   Operation 73 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1543 = trunc i31 %p_in72_load"   --->   Operation 74 'trunc' 'trunc_ln1543' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1543_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 75 'bitconcatenate' 'shl_ln1543_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%val = phi i9 %retVal, void %._crit_edge25, i9 %zext_ln11, void"   --->   Operation 76 'phi' 'val' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_in72_load_1 = load i31 %p_in72"   --->   Operation 77 'load' 'p_in72_load_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln1543_1, i9 %val"   --->   Operation 78 'or' 'or_ln1543' <Predicate = (!icmp_ln96)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i31.i32.i32, i31 %p_in72_load_1, i32 8, i32 30"   --->   Operation 79 'partselect' 'tmp_s' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543"   --->   Operation 80 'bitconcatenate' 'ret_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ult  i32 %ret_1, i32 %baeState_0_constprop_load_read"   --->   Operation 81 'icmp' 'icmp_ln1076' <Predicate = (!icmp_ln96)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %ret_1, i32 %baeState_0_constprop_load_read"   --->   Operation 82 'sub' 'sub_ln229' <Predicate = (!icmp_ln96)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.69ns)   --->   "%ret_2 = select i1 %icmp_ln1076, i32 %ret_1, i32 %sub_ln229" [src/arith_dec.cpp:76]   --->   Operation 83 'select' 'ret_2' <Predicate = (!icmp_ln96)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %ret_2" [src/arith_dec.cpp:76]   --->   Operation 84 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.97ns)   --->   "%binVal = xor i1 %icmp_ln1076, i1 1" [src/arith_dec.cpp:76]   --->   Operation 85 'xor' 'binVal' <Predicate = (!icmp_ln96)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i30 %symbolVal_4_load" [src/deBin.cpp:99]   --->   Operation 86 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln_cast_cast = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %trunc_ln99, i1 %binVal" [src/deBin.cpp:99]   --->   Operation 87 'bitconcatenate' 'or_ln_cast_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln76 = store i32 %ret_2, i32 %ret" [src/arith_dec.cpp:76]   --->   Operation 88 'store' 'store_ln76' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_4 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln76 = store i31 %trunc_ln76, i31 %p_in72" [src/arith_dec.cpp:76]   --->   Operation 89 'store' 'store_ln76' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_4 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln99 = store i30 %or_ln_cast_cast, i30 %symbolVal_4" [src/deBin.cpp:99]   --->   Operation 90 'store' 'store_ln99' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader17"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%ret_load = load i32 %ret"   --->   Operation 92 'load' 'ret_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_11_load = load i8 %state_bstate_n_bits_held_11"   --->   Operation 93 'load' 'state_bstate_n_bits_held_11_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%aligned_word_1_load = load i8 %aligned_word_1"   --->   Operation 94 'load' 'aligned_word_1_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_11_load_1 = load i32 %state_bstate_currIdx_11"   --->   Operation 95 'load' 'state_bstate_currIdx_11_load_1' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_bstate_currIdx_11_out, i32 %state_bstate_currIdx_11_load_1"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_n_bits_held_11_out, i8 %state_bstate_n_bits_held_11_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_held_aligned_word_11_out, i8 %aligned_word_1_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_ivlOffset_8_out, i32 %ret_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %symbolVal_4_out, i8 %empty_43" [src/deBin.cpp:99]   --->   Operation 100 'write' 'write_ln99' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	'alloca' operation ('empty') [17]  (0 ns)
	'store' operation ('store_ln0') of variable 'p_reload8_read' on local variable 'empty' [38]  (1.71 ns)

 <State 2>: 4.24ns
The critical path consists of the following:
	'load' operation ('state_bstate_currIdx_11_load', src/utils.cpp:6) on local variable 'state_bstate_currIdx_11' [72]  (0 ns)
	'add' operation ('add_ln6', src/utils.cpp:6) [76]  (2.55 ns)
	'store' operation ('store_ln46', src/utils.cpp:46) of variable 'add_ln6', src/utils.cpp:6 on local variable 'state_bstate_currIdx_11' [80]  (1.59 ns)
	blocking operation 0.0963 ns on control path)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln14', src/utils.cpp:14) [63]  (1.92 ns)
	'lshr' operation ('retVal', src/utils.cpp:14) [65]  (3.25 ns)

 <State 4>: 6.03ns
The critical path consists of the following:
	'load' operation ('p_in72_load') on local variable 'p_in72' [52]  (0 ns)
	'or' operation ('or_ln1543') [89]  (0.99 ns)
	'icmp' operation ('icmp_ln1076') [92]  (2.47 ns)
	'xor' operation ('binVal', src/arith_dec.cpp:76) [96]  (0.978 ns)
	'store' operation ('store_ln99', src/deBin.cpp:99) of variable 'or_ln_cast_cast', src/deBin.cpp:99 on local variable 'symbolVal_4' [103]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
