                   SYNTHESIS REPORT
====================Information====================
commit date: Fri_Oct_15_18:26:24_2021_+0800
top_name: ysyx_210243
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
1. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210243.v:1273: Syntax error at or near token 'begin': missing block name in Verilog-2001 generate-for. (VER-294)
2. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210243.v:1548: Syntax error at or near token 'begin': missing block name in Verilog-2001 generate-for. (VER-294)
3. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210243.v:1720: Syntax error at or near token '['. (VER-294)
4. Error:  Too many errors; can't continue. (VER-40)
Warnings
1. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210243.v:523: Parameter keyword used in local parameter declaration. (VER-329)
2. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210243.v:592: Replication constant {0{...}} is non-standard. (ELAB-364)
3. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
4. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
5. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
6. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
7. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
8. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
9. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
10. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
11. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
12. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
13. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
14. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
15. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
16. Warning: Unable to resolve reference 'ysyx_210243_if_stage' in 'ysyx_210243_cpu'. (LINK-5)
17. Warning: Unable to resolve reference 'ysyx_210243_id_stage' in 'ysyx_210243_cpu'. (LINK-5)
18. Warning: Unable to resolve reference 'ysyx_210243_exe_stage' in 'ysyx_210243_cpu'. (LINK-5)
19. Warning: Unable to resolve reference 'ysyx_210243_mem_stage' in 'ysyx_210243_cpu'. (LINK-5)
20. Warning: Unable to resolve reference 'ysyx_210243_wb_stage' in 'ysyx_210243_cpu'. (LINK-5)
21. Warning: Unable to resolve reference 'ysyx_210243_regfile' in 'ysyx_210243_cpu'. (LINK-5)
22. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
23. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
24. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
25. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
26. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
27. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
28. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
29. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
30. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
31. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
32. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
33. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
34. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
35. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
36. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
37. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
38. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
39. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
40. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
41. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
42. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
43. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
44. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
45. Warning: Unable to resolve reference 'ysyx_210243_if_stage' in 'ysyx_210243_cpu'. (LINK-5)
46. Warning: Unable to resolve reference 'ysyx_210243_id_stage' in 'ysyx_210243_cpu'. (LINK-5)
47. Warning: Unable to resolve reference 'ysyx_210243_exe_stage' in 'ysyx_210243_cpu'. (LINK-5)
48. Warning: Unable to resolve reference 'ysyx_210243_mem_stage' in 'ysyx_210243_cpu'. (LINK-5)
49. Warning: Unable to resolve reference 'ysyx_210243_wb_stage' in 'ysyx_210243_cpu'. (LINK-5)
50. Warning: Unable to resolve reference 'ysyx_210243_regfile' in 'ysyx_210243_cpu'. (LINK-5)
51. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
52. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
53. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
54. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
55. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
56. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
57. Warning: Unable to resolve reference 'ysyx_210243_if_stage' in 'ysyx_210243_cpu'. (LINK-5)
58. Warning: Unable to resolve reference 'ysyx_210243_id_stage' in 'ysyx_210243_cpu'. (LINK-5)
59. Warning: Unable to resolve reference 'ysyx_210243_exe_stage' in 'ysyx_210243_cpu'. (LINK-5)
60. Warning: Unable to resolve reference 'ysyx_210243_mem_stage' in 'ysyx_210243_cpu'. (LINK-5)
61. Warning: Unable to resolve reference 'ysyx_210243_wb_stage' in 'ysyx_210243_cpu'. (LINK-5)
62. Warning: Unable to resolve reference 'ysyx_210243_regfile' in 'ysyx_210243_cpu'. (LINK-5)
63. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
64. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
65. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
66. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
67. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
68. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
69. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
70. Warning: Unable to resolve reference 'ysyx_210243_if_stage' in 'ysyx_210243_cpu'. (LINK-5)
71. Warning: Unable to resolve reference 'ysyx_210243_id_stage' in 'ysyx_210243_cpu'. (LINK-5)
72. Warning: Unable to resolve reference 'ysyx_210243_exe_stage' in 'ysyx_210243_cpu'. (LINK-5)
73. Warning: Unable to resolve reference 'ysyx_210243_mem_stage' in 'ysyx_210243_cpu'. (LINK-5)
74. Warning: Unable to resolve reference 'ysyx_210243_wb_stage' in 'ysyx_210243_cpu'. (LINK-5)
75. Warning: Unable to resolve reference 'ysyx_210243_regfile' in 'ysyx_210243_cpu'. (LINK-5)
76. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
77. Warning: The pin u_cpu/Adventure_Control/hazard_op[1] is excluded from MPN fixing because
78. Warning: The pin u_cpu/Adventure_Control/hazard_op[3] is excluded from MPN fixing because
79. Warning: The pin u_cpu/Adventure_Control/hazard_op[1] is excluded from MPN fixing because
80. Warning: The pin u_cpu/Adventure_Control/hazard_op[3] is excluded from MPN fixing because
81. Warning: The pin u_cpu/Adventure_Control/hazard_op[1] is excluded from MPN fixing because
82. Warning: The pin u_cpu/Adventure_Control/hazard_op[3] is excluded from MPN fixing because
83. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
84. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
85. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
86. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
87. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
88. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
89. Warning: Unable to resolve reference 'ysyx_210243_if_stage' in 'ysyx_210243_cpu'. (LINK-5)
90. Warning: Unable to resolve reference 'ysyx_210243_id_stage' in 'ysyx_210243_cpu'. (LINK-5)
91. Warning: Unable to resolve reference 'ysyx_210243_exe_stage' in 'ysyx_210243_cpu'. (LINK-5)
92. Warning: Unable to resolve reference 'ysyx_210243_mem_stage' in 'ysyx_210243_cpu'. (LINK-5)
93. Warning: Unable to resolve reference 'ysyx_210243_wb_stage' in 'ysyx_210243_cpu'. (LINK-5)
94. Warning: Unable to resolve reference 'ysyx_210243_regfile' in 'ysyx_210243_cpu'. (LINK-5)
95. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
96. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
97. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
98. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
99. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
100. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
101. Warning: Unable to resolve reference 'ysyx_210243_if_stage' in 'ysyx_210243_cpu'. (LINK-5)
102. Warning: Unable to resolve reference 'ysyx_210243_id_stage' in 'ysyx_210243_cpu'. (LINK-5)
103. Warning: Unable to resolve reference 'ysyx_210243_exe_stage' in 'ysyx_210243_cpu'. (LINK-5)
104. Warning: Unable to resolve reference 'ysyx_210243_mem_stage' in 'ysyx_210243_cpu'. (LINK-5)
105. Warning: Unable to resolve reference 'ysyx_210243_wb_stage' in 'ysyx_210243_cpu'. (LINK-5)
106. Warning: Unable to resolve reference 'ysyx_210243_regfile' in 'ysyx_210243_cpu'. (LINK-5)
107. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
108. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
109. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
110. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
111. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
112. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
113. Warning: Unable to resolve reference 'ysyx_210243_if_stage' in 'ysyx_210243_cpu'. (LINK-5)
114. Warning: Unable to resolve reference 'ysyx_210243_id_stage' in 'ysyx_210243_cpu'. (LINK-5)
115. Warning: Unable to resolve reference 'ysyx_210243_exe_stage' in 'ysyx_210243_cpu'. (LINK-5)
116. Warning: Unable to resolve reference 'ysyx_210243_mem_stage' in 'ysyx_210243_cpu'. (LINK-5)
117. Warning: Unable to resolve reference 'ysyx_210243_wb_stage' in 'ysyx_210243_cpu'. (LINK-5)
118. Warning: Unable to resolve reference 'ysyx_210243_regfile' in 'ysyx_210243_cpu'. (LINK-5)
119. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
120. Warning: Cannot find the design 'ysyx_210243_if_stage' in the library 'WORK'. (LBR-1)
121. Warning: Cannot find the design 'ysyx_210243_id_stage' in the library 'WORK'. (LBR-1)
122. Warning: Cannot find the design 'ysyx_210243_exe_stage' in the library 'WORK'. (LBR-1)
123. Warning: Cannot find the design 'ysyx_210243_mem_stage' in the library 'WORK'. (LBR-1)
124. Warning: Cannot find the design 'ysyx_210243_wb_stage' in the library 'WORK'. (LBR-1)
125. Warning: Cannot find the design 'ysyx_210243_regfile' in the library 'WORK'. (LBR-1)
126. Warning: Unable to resolve reference 'ysyx_210243_if_stage' in 'ysyx_210243_cpu'. (LINK-5)
127. Warning: Unable to resolve reference 'ysyx_210243_id_stage' in 'ysyx_210243_cpu'. (LINK-5)
128. Warning: Unable to resolve reference 'ysyx_210243_exe_stage' in 'ysyx_210243_cpu'. (LINK-5)
129. Warning: Unable to resolve reference 'ysyx_210243_mem_stage' in 'ysyx_210243_cpu'. (LINK-5)
130. Warning: Unable to resolve reference 'ysyx_210243_wb_stage' in 'ysyx_210243_cpu'. (LINK-5)
131. Warning: Unable to resolve reference 'ysyx_210243_regfile' in 'ysyx_210243_cpu'. (LINK-5)
132. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
133. Warning: The pin u_cpu/Adventure_Control/hazard_op[1] is excluded from MPN fixing because
134. Warning: The pin u_cpu/Adventure_Control/hazard_op[3] is excluded from MPN fixing because
135. Warning: The pin u_cpu/Adventure_Control/hazard_op[1] is excluded from MPN fixing because
136. Warning: The pin u_cpu/Adventure_Control/hazard_op[3] is excluded from MPN fixing because
137. Warning: The pin u_cpu/Adventure_Control/hazard_op[1] is excluded from MPN fixing because
138. Warning: The pin u_cpu/Adventure_Control/hazard_op[3] is excluded from MPN fixing because
139. Warning: The pin u_cpu/Adventure_Control/hazard_op[1] is excluded from MPN fixing because
140. Warning: The pin u_cpu/Adventure_Control/hazard_op[3] is excluded from MPN fixing because
141. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
142. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
143. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
144. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
145. Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
146. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
147. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
148. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
149. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
150. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
151. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
152. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
153. Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
****** Message Summary: 4 Error(s), 153 Warning(s) ******
#========================================================================
# Area
#========================================================================
total    std      mem  ipio  sub_harden
11044.8  11044.8  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std   mem  ipio  sub_harden
1043   1049  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : ysyx_210243
Date   : Fri Oct 15 18:37:23 2021
****************************************
    
Number of ports:                         1976
Number of nets:                          6266
Number of cells:                         1231
Number of combinational cells:            905
Number of sequential cells:               144
Number of macros/black boxes:               0
Number of buf/inv:                        324
Number of references:                       4
Combinational area:               7517.431974
Buf/Inv area:                     2587.395191
Noncombinational area:            3527.410519
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                 11044.842493
Total area:                 undefined
Information: This design contains black box (unknown) components. (RPT-8)
Hierarchical area distribution
------------------------------
                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  -------------------------------
ysyx_210243                       11044.8425    100.0   746.3640     0.0000  0.0000  ysyx_210243
u_axi_interconnect                 4065.3305     36.8  2302.2976  1763.0329  0.0000  ysyx_210243_axi_interconnect_0
u_axi_rw                           5629.3328     51.0  3864.9552  1764.3777  0.0000  ysyx_210243_axi_rw_0
u_cpu                               603.8152      5.5     0.0000     0.0000  0.0000  ysyx_210243_cpu_0
u_cpu/Adventure_Control             603.8152      5.5   603.8152     0.0000  0.0000  ysyx_210243_adventure_control_0
--------------------------------  ----------  -------  ---------  ---------  ------  -------------------------------
Total                                                  7517.4320  3527.4105  0.0000
=====================TIMING REPORT====================
Warning: Design 'ysyx_210243' has '6' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210243
Date   : Fri Oct 15 18:37:23 2021
****************************************
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_axi_interconnect/axi_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_axi_rw/data_read_o_reg_8_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_axi_interconnect/axi_state_reg_1_/CK (LVT_DQHDV1)   0.0000    0.0000     0.0000 r
  u_axi_interconnect/axi_state_reg_1_/Q (LVT_DQHDV1)    0.1129    0.2614     0.2614 f
  u_axi_interconnect/axi_state[1] (net)         3                 0.0000     0.2614 f
  u_axi_interconnect/U4/I (LVT_INHDV1)                  0.1129    0.0000     0.2614 f
  u_axi_interconnect/U4/ZN (LVT_INHDV1)                 0.1708    0.1253     0.3867 r
  u_axi_interconnect/n12 (net)                  4                 0.0000     0.3867 r
  u_axi_interconnect/U21/A2 (LVT_NAND2HDV4)             0.1708    0.0000     0.3867 r
  u_axi_interconnect/U21/ZN (LVT_NAND2HDV4)             0.4137    0.2798     0.6665 f
  u_axi_interconnect/n14 (net)                 41                 0.0000     0.6665 f
  u_axi_interconnect/U32/A2 (LVT_NOR2HDV4)              0.4137    0.0000     0.6665 f
  u_axi_interconnect/U32/ZN (LVT_NOR2HDV4)              0.4767    0.3314     0.9978 r
  u_axi_interconnect/n9 (net)                  35                 0.0000     0.9978 r
  u_axi_interconnect/U104/A2 (LVT_AO22HDV1)             0.4767    0.0000     0.9978 r
  u_axi_interconnect/U104/Z (LVT_AO22HDV1)              0.1340    0.2658     1.2636 r
  u_axi_interconnect/rw_addr[2] (net)           3                 0.0000     1.2636 r
  u_axi_interconnect/rw_addr[2] (ysyx_210243_axi_interconnect_0)
                                                                  0.0000     1.2636 r
  rw_addr[2] (net)                                                0.0000     1.2636 r
  u_axi_rw/rw_addr_i[2] (ysyx_210243_axi_rw_0)                    0.0000     1.2636 r
  u_axi_rw/rw_addr_i[2] (net)                                     0.0000     1.2636 r
  u_axi_rw/U13/I (LVT_INHDV2)                           0.1340    0.0000     1.2636 r
  u_axi_rw/U13/ZN (LVT_INHDV2)                          0.1997    0.1544     1.4180 f
  u_axi_rw/n11 (net)                            9                 0.0000     1.4180 f
  u_axi_rw/U24/A1 (LVT_NAND2HDV2)                       0.1997    0.0000     1.4180 f
  u_axi_rw/U24/ZN (LVT_NAND2HDV2)                       0.2549    0.1907     1.6087 r
  u_axi_rw/n74 (net)                           10                 0.0000     1.6087 r
  u_axi_rw/U161/A1 (LVT_NOR2HDV4)                       0.2549    0.0000     1.6087 r
  u_axi_rw/U161/ZN (LVT_NOR2HDV4)                       0.1702    0.1161     1.7248 f
  u_axi_rw/n73 (net)                           18                 0.0000     1.7248 f
  u_axi_rw/U16/I (LVT_INHDV2)                           0.1702    0.0000     1.7248 f
  u_axi_rw/U16/ZN (LVT_INHDV2)                          0.4631    0.2970     2.0218 r
  u_axi_rw/n131 (net)                          26                 0.0000     2.0218 r
  u_axi_rw/U4/A1 (LVT_NOR2HDV1)                         0.4631    0.0000     2.0218 r
  u_axi_rw/U4/ZN (LVT_NOR2HDV1)                         0.2253    0.1852     2.2070 f
  u_axi_rw/n183 (net)                           9                 0.0000     2.2070 f
  u_axi_rw/U432/A1 (LVT_AND2HDV1)                       0.2253    0.0000     2.2070 f
  u_axi_rw/U432/Z (LVT_AND2HDV1)                        0.1461    0.2367     2.4437 f
  u_axi_rw/n222 (net)                           8                 0.0000     2.4437 f
  u_axi_rw/U433/B2 (LVT_AOI22HDV1)                      0.1461    0.0000     2.4437 f
  u_axi_rw/U433/ZN (LVT_AOI22HDV1)                      0.1667    0.1275     2.5712 r
  u_axi_rw/n188 (net)                           1                 0.0000     2.5712 r
  u_axi_rw/U78/B (LVT_OAI211HDV1)                       0.1667    0.0000     2.5712 r
  u_axi_rw/U78/ZN (LVT_OAI211HDV1)                      0.1341    0.1001     2.6713 f
  u_axi_rw/n190 (net)                           1                 0.0000     2.6713 f
  u_axi_rw/U77/B (LVT_AO31HDV1)                         0.1341    0.0000     2.6713 f
  u_axi_rw/U77/Z (LVT_AO31HDV1)                         0.0692    0.2150     2.8863 f
  u_axi_rw/n286 (net)                           1                 0.0000     2.8863 f
  u_axi_rw/data_read_o_reg_8_/D (LVT_DQHDV1)            0.0692    0.0000     2.8863 f
  data arrival time                                                          2.8863
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_axi_rw/data_read_o_reg_8_/CK (LVT_DQHDV1)                     0.0000     6.3500 r
  library setup time                                             -0.1478     6.2022
  data required time                                                         6.2022
  ------------------------------------------------------------------------------------
  data required time                                                         6.2022
  data arrival time                                                         -2.8863
  ------------------------------------------------------------------------------------
  slack (MET)                                                                3.3159
  Startpoint: u_axi_interconnect/axi_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_axi_rw/data_read_o_reg_10_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_axi_interconnect/axi_state_reg_1_/CK (LVT_DQHDV1)   0.0000    0.0000     0.0000 r
  u_axi_interconnect/axi_state_reg_1_/Q (LVT_DQHDV1)    0.1129    0.2614     0.2614 f
  u_axi_interconnect/axi_state[1] (net)         3                 0.0000     0.2614 f
  u_axi_interconnect/U4/I (LVT_INHDV1)                  0.1129    0.0000     0.2614 f
  u_axi_interconnect/U4/ZN (LVT_INHDV1)                 0.1708    0.1253     0.3867 r
  u_axi_interconnect/n12 (net)                  4                 0.0000     0.3867 r
  u_axi_interconnect/U21/A2 (LVT_NAND2HDV4)             0.1708    0.0000     0.3867 r
  u_axi_interconnect/U21/ZN (LVT_NAND2HDV4)             0.4137    0.2798     0.6665 f
  u_axi_interconnect/n14 (net)                 41                 0.0000     0.6665 f
  u_axi_interconnect/U32/A2 (LVT_NOR2HDV4)              0.4137    0.0000     0.6665 f
  u_axi_interconnect/U32/ZN (LVT_NOR2HDV4)              0.4767    0.3314     0.9978 r
  u_axi_interconnect/n9 (net)                  35                 0.0000     0.9978 r
  u_axi_interconnect/U104/A2 (LVT_AO22HDV1)             0.4767    0.0000     0.9978 r
  u_axi_interconnect/U104/Z (LVT_AO22HDV1)              0.1340    0.2658     1.2636 r
  u_axi_interconnect/rw_addr[2] (net)           3                 0.0000     1.2636 r
  u_axi_interconnect/rw_addr[2] (ysyx_210243_axi_interconnect_0)
                                                                  0.0000     1.2636 r
  rw_addr[2] (net)                                                0.0000     1.2636 r
  u_axi_rw/rw_addr_i[2] (ysyx_210243_axi_rw_0)                    0.0000     1.2636 r
  u_axi_rw/rw_addr_i[2] (net)                                     0.0000     1.2636 r
  u_axi_rw/U13/I (LVT_INHDV2)                           0.1340    0.0000     1.2636 r
  u_axi_rw/U13/ZN (LVT_INHDV2)                          0.1997    0.1544     1.4180 f
  u_axi_rw/n11 (net)                            9                 0.0000     1.4180 f
  u_axi_rw/U24/A1 (LVT_NAND2HDV2)                       0.1997    0.0000     1.4180 f
  u_axi_rw/U24/ZN (LVT_NAND2HDV2)                       0.2549    0.1907     1.6087 r
  u_axi_rw/n74 (net)                           10                 0.0000     1.6087 r
  u_axi_rw/U161/A1 (LVT_NOR2HDV4)                       0.2549    0.0000     1.6087 r
  u_axi_rw/U161/ZN (LVT_NOR2HDV4)                       0.1702    0.1161     1.7248 f
  u_axi_rw/n73 (net)                           18                 0.0000     1.7248 f
  u_axi_rw/U16/I (LVT_INHDV2)                           0.1702    0.0000     1.7248 f
  u_axi_rw/U16/ZN (LVT_INHDV2)                          0.4631    0.2970     2.0218 r
  u_axi_rw/n131 (net)                          26                 0.0000     2.0218 r
  u_axi_rw/U4/A1 (LVT_NOR2HDV1)                         0.4631    0.0000     2.0218 r
  u_axi_rw/U4/ZN (LVT_NOR2HDV1)                         0.2253    0.1852     2.2070 f
  u_axi_rw/n183 (net)                           9                 0.0000     2.2070 f
  u_axi_rw/U432/A1 (LVT_AND2HDV1)                       0.2253    0.0000     2.2070 f
  u_axi_rw/U432/Z (LVT_AND2HDV1)                        0.1461    0.2367     2.4437 f
  u_axi_rw/n222 (net)                           8                 0.0000     2.4437 f
  u_axi_rw/U437/B2 (LVT_AOI22HDV1)                      0.1461    0.0000     2.4437 f
  u_axi_rw/U437/ZN (LVT_AOI22HDV1)                      0.1667    0.1275     2.5712 r
  u_axi_rw/n198 (net)                           1                 0.0000     2.5712 r
  u_axi_rw/U109/B (LVT_OAI211HDV1)                      0.1667    0.0000     2.5712 r
  u_axi_rw/U109/ZN (LVT_OAI211HDV1)                     0.1341    0.1001     2.6713 f
  u_axi_rw/n200 (net)                           1                 0.0000     2.6713 f
  u_axi_rw/U108/B (LVT_AO31HDV1)                        0.1341    0.0000     2.6713 f
  u_axi_rw/U108/Z (LVT_AO31HDV1)                        0.0692    0.2150     2.8863 f
  u_axi_rw/n288 (net)                           1                 0.0000     2.8863 f
  u_axi_rw/data_read_o_reg_10_/D (LVT_DQHDV1)           0.0692    0.0000     2.8863 f
  data arrival time                                                          2.8863
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_axi_rw/data_read_o_reg_10_/CK (LVT_DQHDV1)                    0.0000     6.3500 r
  library setup time                                             -0.1478     6.2022
  data required time                                                         6.2022
  ------------------------------------------------------------------------------------
  data required time                                                         6.2022
  data arrival time                                                         -2.8863
  ------------------------------------------------------------------------------------
  slack (MET)                                                                3.3159
  Startpoint: u_axi_interconnect/axi_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_axi_rw/data_read_o_reg_9_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_axi_interconnect/axi_state_reg_1_/CK (LVT_DQHDV1)   0.0000    0.0000     0.0000 r
  u_axi_interconnect/axi_state_reg_1_/Q (LVT_DQHDV1)    0.1129    0.2614     0.2614 f
  u_axi_interconnect/axi_state[1] (net)         3                 0.0000     0.2614 f
  u_axi_interconnect/U4/I (LVT_INHDV1)                  0.1129    0.0000     0.2614 f
  u_axi_interconnect/U4/ZN (LVT_INHDV1)                 0.1708    0.1253     0.3867 r
  u_axi_interconnect/n12 (net)                  4                 0.0000     0.3867 r
  u_axi_interconnect/U21/A2 (LVT_NAND2HDV4)             0.1708    0.0000     0.3867 r
  u_axi_interconnect/U21/ZN (LVT_NAND2HDV4)             0.4137    0.2798     0.6665 f
  u_axi_interconnect/n14 (net)                 41                 0.0000     0.6665 f
  u_axi_interconnect/U32/A2 (LVT_NOR2HDV4)              0.4137    0.0000     0.6665 f
  u_axi_interconnect/U32/ZN (LVT_NOR2HDV4)              0.4767    0.3314     0.9978 r
  u_axi_interconnect/n9 (net)                  35                 0.0000     0.9978 r
  u_axi_interconnect/U104/A2 (LVT_AO22HDV1)             0.4767    0.0000     0.9978 r
  u_axi_interconnect/U104/Z (LVT_AO22HDV1)              0.1340    0.2658     1.2636 r
  u_axi_interconnect/rw_addr[2] (net)           3                 0.0000     1.2636 r
  u_axi_interconnect/rw_addr[2] (ysyx_210243_axi_interconnect_0)
                                                                  0.0000     1.2636 r
  rw_addr[2] (net)                                                0.0000     1.2636 r
  u_axi_rw/rw_addr_i[2] (ysyx_210243_axi_rw_0)                    0.0000     1.2636 r
  u_axi_rw/rw_addr_i[2] (net)                                     0.0000     1.2636 r
  u_axi_rw/U13/I (LVT_INHDV2)                           0.1340    0.0000     1.2636 r
  u_axi_rw/U13/ZN (LVT_INHDV2)                          0.1997    0.1544     1.4180 f
  u_axi_rw/n11 (net)                            9                 0.0000     1.4180 f
  u_axi_rw/U24/A1 (LVT_NAND2HDV2)                       0.1997    0.0000     1.4180 f
  u_axi_rw/U24/ZN (LVT_NAND2HDV2)                       0.2549    0.1907     1.6087 r
  u_axi_rw/n74 (net)                           10                 0.0000     1.6087 r
  u_axi_rw/U161/A1 (LVT_NOR2HDV4)                       0.2549    0.0000     1.6087 r
  u_axi_rw/U161/ZN (LVT_NOR2HDV4)                       0.1702    0.1161     1.7248 f
  u_axi_rw/n73 (net)                           18                 0.0000     1.7248 f
  u_axi_rw/U16/I (LVT_INHDV2)                           0.1702    0.0000     1.7248 f
  u_axi_rw/U16/ZN (LVT_INHDV2)                          0.4631    0.2970     2.0218 r
  u_axi_rw/n131 (net)                          26                 0.0000     2.0218 r
  u_axi_rw/U4/A1 (LVT_NOR2HDV1)                         0.4631    0.0000     2.0218 r
  u_axi_rw/U4/ZN (LVT_NOR2HDV1)                         0.2253    0.1852     2.2070 f
  u_axi_rw/n183 (net)                           9                 0.0000     2.2070 f
  u_axi_rw/U432/A1 (LVT_AND2HDV1)                       0.2253    0.0000     2.2070 f
  u_axi_rw/U432/Z (LVT_AND2HDV1)                        0.1461    0.2367     2.4437 f
  u_axi_rw/n222 (net)                           8                 0.0000     2.4437 f
  u_axi_rw/U435/B2 (LVT_AOI22HDV1)                      0.1461    0.0000     2.4437 f
  u_axi_rw/U435/ZN (LVT_AOI22HDV1)                      0.1667    0.1275     2.5712 r
  u_axi_rw/n193 (net)                           1                 0.0000     2.5712 r
  u_axi_rw/U107/B (LVT_OAI211HDV1)                      0.1667    0.0000     2.5712 r
  u_axi_rw/U107/ZN (LVT_OAI211HDV1)                     0.1341    0.1001     2.6713 f
  u_axi_rw/n195 (net)                           1                 0.0000     2.6713 f
  u_axi_rw/U106/B (LVT_AO31HDV1)                        0.1341    0.0000     2.6713 f
  u_axi_rw/U106/Z (LVT_AO31HDV1)                        0.0692    0.2150     2.8863 f
  u_axi_rw/n287 (net)                           1                 0.0000     2.8863 f
  u_axi_rw/data_read_o_reg_9_/D (LVT_DQHDV1)            0.0692    0.0000     2.8863 f
  data arrival time                                                          2.8863
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_axi_rw/data_read_o_reg_9_/CK (LVT_DQHDV1)                     0.0000     6.3500 r
  library setup time                                             -0.1478     6.2022
  data required time                                                         6.2022
  ------------------------------------------------------------------------------------
  data required time                                                         6.2022
  data arrival time                                                         -2.8863
  ------------------------------------------------------------------------------------
  slack (MET)                                                                3.3159
