$date
  Mon Mar 31 14:49:34 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4to1 $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 2 % s[1:0] $end
$var reg 1 & y $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
0$
b00 %
1&
#10000000
b01 %
#20000000
b10 %
0&
#30000000
b11 %
#40000000
