###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        77525   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        63848   # Number of read row buffer hits
num_read_cmds                  =        77525   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        13677   # Number of ACT commands
num_pre_cmds                   =        13660   # Number of PRE commands
num_ondemand_pres              =         1853   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6801144   # Cyles of rank active rank.0
rank_active_cycles.1           =      6223677   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3198856   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3776323   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        68530   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          131   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           22   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           11   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           10   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            7   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            5   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8802   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        46308   # Read request latency (cycles)
read_latency[40-59]            =        18873   # Read request latency (cycles)
read_latency[60-79]            =         5015   # Read request latency (cycles)
read_latency[80-99]            =         1216   # Read request latency (cycles)
read_latency[100-119]          =          837   # Read request latency (cycles)
read_latency[120-139]          =          661   # Read request latency (cycles)
read_latency[140-159]          =          432   # Read request latency (cycles)
read_latency[160-179]          =          423   # Read request latency (cycles)
read_latency[180-199]          =          367   # Read request latency (cycles)
read_latency[200-]             =         3393   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.12581e+08   # Read energy
act_energy                     =  3.74203e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.53545e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.81264e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.24391e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.88357e+09   # Active standby energy rank.1
average_read_latency           =      55.7508   # Average read request latency (cycles)
average_interarrival           =       128.97   # Average request interarrival latency (cycles)
total_energy                   =  1.25302e+10   # Total energy (pJ)
average_power                  =      1253.02   # Average power (mW)
average_bandwidth              =     0.661547   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        79312   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        63686   # Number of read row buffer hits
num_read_cmds                  =        79312   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15637   # Number of ACT commands
num_pre_cmds                   =        15621   # Number of PRE commands
num_ondemand_pres              =         3331   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6414478   # Cyles of rank active rank.0
rank_active_cycles.1           =      6449284   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3585522   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3550716   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        70474   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          109   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           27   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           12   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            9   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            8   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            5   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            1   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8660   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        45369   # Read request latency (cycles)
read_latency[40-59]            =        19258   # Read request latency (cycles)
read_latency[60-79]            =         6386   # Read request latency (cycles)
read_latency[80-99]            =         1488   # Read request latency (cycles)
read_latency[100-119]          =         1075   # Read request latency (cycles)
read_latency[120-139]          =          737   # Read request latency (cycles)
read_latency[140-159]          =          420   # Read request latency (cycles)
read_latency[160-179]          =          437   # Read request latency (cycles)
read_latency[180-199]          =          469   # Read request latency (cycles)
read_latency[200-]             =         3673   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.19786e+08   # Read energy
act_energy                     =  4.27828e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72105e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70434e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.00263e+09   # Active standby energy rank.0
act_stb_energy.1               =  4.02435e+09   # Active standby energy rank.1
average_read_latency           =      56.1358   # Average read request latency (cycles)
average_interarrival           =      126.064   # Average request interarrival latency (cycles)
total_energy                   =  1.25196e+10   # Total energy (pJ)
average_power                  =      1251.96   # Average power (mW)
average_bandwidth              =     0.676796   # Average bandwidth
