
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.51

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK ^
  -0.25 target latency bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: w_reset_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ w_reset_i (in)
                                         w_reset_i (net)
                  0.00    0.00    0.20 ^ input6/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.19    0.18    0.38 ^ input6/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net6 (net)
                  0.19    0.00    0.38 ^ _32_/C1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.04    0.06    0.44 v _32_/Y (sky130_fd_sc_hd__a211oi_1)
                                         _00_ (net)
                  0.04    0.00    0.44 v bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.44   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.11    0.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_w_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_1__f_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    0.25 ^ clkbuf_1_1__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.05    0.00    0.25 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.25   clock reconvergence pessimism
                         -0.05    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.11    0.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_w_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    0.24 ^ clkbuf_1_0__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_w_clk_i (net)
                  0.04    0.00    0.24 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.04    0.30    0.54 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bapg.w_ptr_binary_r_o[0] (net)
                  0.04    0.00    0.54 v _56_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.17    0.72 v _56_/COUT (sky130_fd_sc_hd__ha_1)
                                         _26_ (net)
                  0.04    0.00    0.72 v _57_/B (sky130_fd_sc_hd__ha_1)
     3    0.02    0.11    0.33    1.05 v _57_/SUM (sky130_fd_sc_hd__ha_1)
                                         bapg.w_ptr_n[1] (net)
                  0.11    0.00    1.05 v _33_/B (sky130_fd_sc_hd__xor3_1)
     1    0.00    0.07    0.37    1.42 v _33_/X (sky130_fd_sc_hd__xor3_1)
                                         _11_ (net)
                  0.07    0.00    1.42 v _34_/A1 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.13    0.15    1.57 ^ _34_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _12_ (net)
                  0.13    0.00    1.57 ^ _35_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.06    1.62 v _35_/Y (sky130_fd_sc_hd__nor2_1)
                                         _01_ (net)
                  0.05    0.00    1.62 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.62   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    5.00 ^ clkbuf_0_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.11    5.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_w_clk_i (net)
                  0.05    0.00    5.11 ^ clkbuf_1_1__f_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    5.25 ^ clkbuf_1_1__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.05    0.00    5.25 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.25   clock reconvergence pessimism
                         -0.11    5.13   library setup time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  3.51   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.11    0.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_w_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    0.24 ^ clkbuf_1_0__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_w_clk_i (net)
                  0.04    0.00    0.24 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.04    0.30    0.54 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bapg.w_ptr_binary_r_o[0] (net)
                  0.04    0.00    0.54 v _56_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.17    0.72 v _56_/COUT (sky130_fd_sc_hd__ha_1)
                                         _26_ (net)
                  0.04    0.00    0.72 v _57_/B (sky130_fd_sc_hd__ha_1)
     3    0.02    0.11    0.33    1.05 v _57_/SUM (sky130_fd_sc_hd__ha_1)
                                         bapg.w_ptr_n[1] (net)
                  0.11    0.00    1.05 v _33_/B (sky130_fd_sc_hd__xor3_1)
     1    0.00    0.07    0.37    1.42 v _33_/X (sky130_fd_sc_hd__xor3_1)
                                         _11_ (net)
                  0.07    0.00    1.42 v _34_/A1 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.13    0.15    1.57 ^ _34_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _12_ (net)
                  0.13    0.00    1.57 ^ _35_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.06    1.62 v _35_/Y (sky130_fd_sc_hd__nor2_1)
                                         _01_ (net)
                  0.05    0.00    1.62 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.62   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    5.00 ^ clkbuf_0_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.11    5.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_w_clk_i (net)
                  0.05    0.00    5.11 ^ clkbuf_1_1__f_w_clk_i/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    5.25 ^ clkbuf_1_1__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.05    0.00    5.25 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.25   clock reconvergence pessimism
                         -0.11    5.13   library setup time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  3.51   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.304845929145813

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4975509643554688

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8713

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.0453411228954792

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9522

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.11    0.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_0__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.54 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.17    0.72 v _56_/COUT (sky130_fd_sc_hd__ha_1)
   0.33    1.05 v _57_/SUM (sky130_fd_sc_hd__ha_1)
   0.37    1.42 v _33_/X (sky130_fd_sc_hd__xor3_1)
   0.15    1.57 ^ _34_/Y (sky130_fd_sc_hd__mux2i_1)
   0.06    1.62 v _35_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    1.62 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.62   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ w_clk_i (in)
   0.11    5.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    5.25 ^ clkbuf_1_1__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.25 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.25   clock reconvergence pessimism
  -0.11    5.13   library setup time
           5.13   data required time
---------------------------------------------------------
           5.13   data required time
          -1.62   data arrival time
---------------------------------------------------------
           3.51   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.11    0.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_0__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.32    0.56 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.06    0.62 v _39_/Y (sky130_fd_sc_hd__mux2i_1)
   0.08    0.70 ^ _40_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.70 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.70   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.11    0.11 ^ clkbuf_0_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_0__f_w_clk_i/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.24   clock reconvergence pessimism
  -0.04    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.70   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2460

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2459

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.6230

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.5098

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
216.253851

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.01e-05   3.10e-06   1.14e-10   5.32e-05  44.5%
Combinational          1.04e-05   8.50e-06   1.65e-10   1.89e-05  15.8%
Clock                  3.02e-05   1.71e-05   1.50e-11   4.74e-05  39.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.07e-05   2.88e-05   2.95e-10   1.19e-04 100.0%
                          75.9%      24.1%       0.0%
