#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul  6 22:59:23 2022
# Process ID: 35520
# Current directory: E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/TOP.vds
# Journal file: E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 395.746 ; gain = 102.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [E:/codefield/cpu/dummy_cpu/TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-35520-greeeenhandzpx/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-35520-greeeenhandzpx/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/codefield/cpu/dummy_cpu/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/codefield/cpu/dummy_cpu/PC.v:1]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/codefield/cpu/dummy_cpu/PC.v:19]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/codefield/cpu/dummy_cpu/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'NPC' [E:/codefield/cpu/dummy_cpu/NPC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (3#1) [E:/codefield/cpu/dummy_cpu/NPC.v:1]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [E:/codefield/cpu/dummy_cpu/CTRL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (4#1) [E:/codefield/cpu/dummy_cpu/CTRL.v:1]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [E:/codefield/cpu/dummy_cpu/SEXT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (5#1) [E:/codefield/cpu/dummy_cpu/SEXT.v:1]
INFO: [Synth 8-6157] synthesizing module 'RF' [E:/codefield/cpu/dummy_cpu/RF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [E:/codefield/cpu/dummy_cpu/RF.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/codefield/cpu/dummy_cpu/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/codefield/cpu/dummy_cpu/ALU.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [E:/codefield/cpu/dummy_cpu/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (8#1) [E:/codefield/cpu/dummy_cpu/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'IROM' [E:/codefield/cpu/dummy_cpu/IROM.v:1]
INFO: [Synth 8-6157] synthesizing module 'pgrom' [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-35520-greeeenhandzpx/realtime/pgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pgrom' (9#1) [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/.Xil/Vivado-35520-greeeenhandzpx/realtime/pgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (10#1) [E:/codefield/cpu/dummy_cpu/IROM.v:1]
INFO: [Synth 8-6157] synthesizing module 'EXTERNAL_DEVICE' [E:/codefield/cpu/dummy_cpu/EXTERNAL_DEVICE.v:1]
INFO: [Synth 8-6157] synthesizing module 'RES_DISPLAY' [E:/codefield/cpu/dummy_cpu/result_display.v:1]
	Parameter N bound to: 20000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/codefield/cpu/dummy_cpu/result_display.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RES_DISPLAY' (11#1) [E:/codefield/cpu/dummy_cpu/result_display.v:1]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/codefield/cpu/dummy_cpu/EXTERNAL_DEVICE.v:67]
INFO: [Synth 8-6155] done synthesizing module 'EXTERNAL_DEVICE' (12#1) [E:/codefield/cpu/dummy_cpu/EXTERNAL_DEVICE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (13#1) [E:/codefield/cpu/dummy_cpu/TOP.v:1]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[31]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[30]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[29]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[28]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[27]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[26]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[25]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[24]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[23]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[22]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[21]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[20]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[19]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[18]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[17]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[16]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[15]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[14]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[13]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[12]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[11]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[10]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[9]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[8]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[7]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[6]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[5]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[4]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[3]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[2]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[1]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port inst[0]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[31]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[30]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[29]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[28]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[27]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[26]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[25]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[24]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[23]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[22]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[21]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[20]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[19]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[18]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[17]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[16]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[15]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[14]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[13]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[12]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[11]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[10]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[9]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[8]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[7]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[6]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[5]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[4]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[3]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[2]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[1]
WARNING: [Synth 8-3331] design EXTERNAL_DEVICE has unconnected port npc_i[0]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[31]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[30]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[29]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[28]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[27]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[26]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[25]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[24]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[23]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[22]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[21]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[20]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[19]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[18]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[17]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[16]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[1]
WARNING: [Synth 8-3331] design IROM has unconnected port pc[0]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[6]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[5]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[4]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[3]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[2]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[1]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[0]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[6]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[4]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[3]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[2]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[1]
WARNING: [Synth 8-3331] design CTRL has unconnected port func7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.637 ; gain = 158.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.637 ; gain = 158.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.637 ; gain = 158.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/pgrom/pgrom/pgrom_in_context.xdc] for cell 'u_irom/u_irom'
Finished Parsing XDC File [e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/pgrom/pgrom/pgrom_in_context.xdc] for cell 'u_irom/u_irom'
Parsing XDC File [e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'u_clk'
Finished Parsing XDC File [e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'u_clk'
Parsing XDC File [E:/codefield/cpu/dummy_cpu/clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [E:/codefield/cpu/dummy_cpu/clock.xdc:1]
Finished Parsing XDC File [E:/codefield/cpu/dummy_cpu/clock.xdc]
Parsing XDC File [E:/codefield/cpu/dummy_cpu/pin.xdc]
Finished Parsing XDC File [E:/codefield/cpu/dummy_cpu/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/codefield/cpu/dummy_cpu/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 814.918 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 814.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.918 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 814.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 814.918 ; gain = 521.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 814.918 ; gain = 521.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  e:/codefield/cpu/dummy_cpu/dummy_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_irom/u_irom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 814.918 ; gain = 521.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_write1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/codefield/cpu/dummy_cpu/ALU.v:12]
INFO: [Synth 8-5546] ROM "led_dp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg_reg' [E:/codefield/cpu/dummy_cpu/ALU.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'resC_reg_reg' [E:/codefield/cpu/dummy_cpu/ALU.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 814.918 ; gain = 521.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 34    
	  13 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module CTRL 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SEXT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 2     
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
Module RES_DISPLAY 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 56    
Module EXTERNAL_DEVICE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_exter_dev/result_display/led_dp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[6]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[5]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[4]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[3]
WARNING: [Synth 8-3331] design SEXT has unconnected port inst[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_rf/registers_reg[0][23] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 840.023 ; gain = 546.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk/clk_out1' to pin 'u_clk/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk_i'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 840.023 ; gain = 546.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |pgrom         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |pgrom  |     1|
|3     |BUFG   |     2|
|4     |CARRY4 |    47|
|5     |LUT1   |     1|
|6     |LUT2   |    85|
|7     |LUT3   |   115|
|8     |LUT4   |   139|
|9     |LUT5   |   255|
|10    |LUT6   |   926|
|11    |MUXF7  |   286|
|12    |FDCE   |   121|
|13    |FDPE   |    16|
|14    |FDRE   |   992|
|15    |LD     |    33|
|16    |IBUF   |    30|
|17    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |  3122|
|2     |  u_cpu            |CPU             |  2187|
|3     |    u_alu          |ALU             |    63|
|4     |    u_npc          |NPC             |    24|
|5     |    u_pc           |PC              |    40|
|6     |    u_rf           |RF              |  2060|
|7     |  u_exter_dev      |EXTERNAL_DEVICE |   220|
|8     |    result_display |RES_DISPLAY     |   164|
|9     |  u_irom           |IROM            |   640|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1063.367 ; gain = 769.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 1063.367 ; gain = 406.508
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1063.367 ; gain = 769.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 1063.367 ; gain = 781.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/codefield/cpu/dummy_cpu/dummy_cpu.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  6 23:02:00 2022...
