==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 15 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 75.57 seconds. CPU system time: 2.14 seconds. Elapsed time: 78.02 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'stage0_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'stage0_resources.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'reset_arr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SiLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ReLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Pointwise_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DW_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'BatchNorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 141.55 seconds. CPU system time: 8.26 seconds. Elapsed time: 151.14 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'SiLU' (SiLU.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'reset_arr' into 'kernel_stage0' (kernel_stage0.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'SiLU' into 'kernel_stage0' (kernel_stage0.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'Compute_mean(float*, float*, int*, float*)' into 'kernel_stage0' (kernel_stage0.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'Sigmoid(float*, int*)' into 'kernel_stage0' (kernel_stage0.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'Compute_mul(float*, float*, int*)' into 'kernel_stage0' (kernel_stage0.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'Pointwise_conv.7' into 'kernel_stage0' (kernel_stage0.cpp:77:0)
INFO: [HLS 214-115] Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_79_1'(kernel_stage0.cpp:79:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:79:19)
INFO: [HLS 214-115] Multiple burst reads of length 576 and bit width 32 in loop 'Output_Channel'(Pointwise_conv.cpp:25:17) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Pointwise_conv.cpp:25:17)
INFO: [HLS 214-115] Multiple burst writes of length 301056 and bit width 32 in loop 'VITIS_LOOP_156_2'(kernel_stage0.cpp:156:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:156:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 73021.1 seconds. CPU system time: 0.43 seconds. Elapsed time: 73024 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 776.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'Pointwise_conv.7.8.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (DW_conv.cpp:26) in function 'DW_conv.1.2.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Kernel_Col' (DW_conv.cpp:48) in function 'DW_conv.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_4' (BatchNorm.cpp:16) in function 'BatchNorm.3.4.5.6.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_1' (kernel_stage0.cpp:79) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (reset_arr.cpp:8) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (SiLU.cpp:8) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (reset_arr.cpp:8) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_4' (kernel_stage0.cpp:13) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (SiLU.cpp:8) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (reset_arr.cpp:8) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (kernel_stage0.cpp:38) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_4' (kernel_stage0.cpp:61) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (reset_arr.cpp:8) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_2' (kernel_stage0.cpp:156) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'kernel_stage0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Kernel_Col' (DW_conv.cpp:48) in function 'DW_conv.1.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'Pointwise_conv.7.8.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (Pointwise_conv.cpp:28) in function 'kernel_stage0' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Output_Channel' (DW_conv.cpp:50) in function 'DW_conv.1.1' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (Pointwise_conv.cpp:28) in function 'Pointwise_conv.7.8.1' completely with a factor of 24.
INFO: [XFORM 203-102] Partitioning array 'msp_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_norm_num' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 112 for loop 'VITIS_LOOP_16_4' in function 'BatchNorm.3.4.5.6.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 112 for loop 'VITIS_LOOP_16_4' in function 'BatchNorm.3.4.5.6.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_stage0' (kernel_stage0.cpp:72)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv.1.2.1' (DW_conv.cpp:26:29)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 840.172 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_3' (kernel_stage0.cpp:13:11) in function 'kernel_stage0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (kernel_stage0.cpp:16:35) in function 'kernel_stage0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_3' (kernel_stage0.cpp:60:39) in function 'kernel_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (kernel_stage0.cpp:58:35) in function 'kernel_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:22:22) in function 'kernel_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:19:18) in function 'kernel_stage0'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (DW_conv.cpp:50:29) in function 'DW_conv.1.2.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:43:21) in function 'DW_conv.1.2.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:43:21) in function 'DW_conv.1.2.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:41:22) in function 'DW_conv.1.2.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:38:18) in function 'DW_conv.1.2.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:45:26) in function 'DW_conv.1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:41:22) in function 'DW_conv.1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:38:18) in function 'DW_conv.1.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (BatchNorm.cpp:15:39) in function 'BatchNorm.3.4.5.6.1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (BatchNorm.cpp:14:35) in function 'BatchNorm.3.4.5.6.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (BatchNorm.cpp:13:30) in function 'BatchNorm.3.4.5.6.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (kernel_stage0.cpp:79:57)
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (reset_arr.cpp:10:16)
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (SiLU.cpp:11:16)
INFO: [HLS 200-472] Inferring partial write operation for 'compute_tmp_1' (kernel_stage0.cpp:20:66)
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (kernel_stage0.cpp:24:27)
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (kernel_stage0.cpp:43:32)
INFO: [HLS 200-472] Inferring partial write operation for 'compute_tmp_1' (kernel_stage0.cpp:63:30)
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (Pointwise_conv.cpp:30:133)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (Pointwise_conv.cpp:33:133)
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (DW_conv.cpp:65:46)
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (DW_conv.cpp:71:46)
INFO: [HLS 200-472] Inferring partial write operation for 'img_1' (DW_conv.cpp:65:46)
INFO: [HLS 200-472] Inferring partial write operation for 'img' (BatchNorm.cpp:17:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_stage0' ...
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.2.1_Pipeline_In_Channel' to 'DW_conv_1_2_1_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.2.1' to 'DW_conv_1_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4' to 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.3.4.5.6.1' to 'BatchNorm_3_4_5_6_1'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.1' to 'DW_conv_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.7.8.1_Pipeline_Output_Channel' to 'Pointwise_conv_7_8_1_Pipeline_Output_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.7.8.1' to 'Pointwise_conv_7_8_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_2_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln67', DW_conv.cpp:67)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln67', DW_conv.cpp:67)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln67', DW_conv.cpp:67)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln67', DW_conv.cpp:67)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln67', DW_conv.cpp:67)) in the first pipeline iteration (II = 35 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4'.
WARNING: [HLS 200-880] The II Violation in module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' (loop 'VITIS_LOOP_16_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('conv4', BatchNorm.cpp:17) and 'fsub' operation ('sub', BatchNorm.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' (loop 'VITIS_LOOP_16_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('conv4', BatchNorm.cpp:17) and 'fsub' operation ('sub', BatchNorm.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' (loop 'VITIS_LOOP_16_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('conv4', BatchNorm.cpp:17) and 'fsub' operation ('sub', BatchNorm.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' (loop 'VITIS_LOOP_16_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('conv4', BatchNorm.cpp:17) and 'fsub' operation ('sub', BatchNorm.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' (loop 'VITIS_LOOP_16_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fptrunc' operation ('conv4', BatchNorm.cpp:17) and 'fsub' operation ('sub', BatchNorm.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' (loop 'VITIS_LOOP_16_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fptrunc' operation ('conv4', BatchNorm.cpp:17) and 'fsub' operation ('sub', BatchNorm.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' (loop 'VITIS_LOOP_16_4'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'fptrunc' operation ('conv4', BatchNorm.cpp:17) and 'fsub' operation ('sub', BatchNorm.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 19, loop 'VITIS_LOOP_16_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_3_4_5_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Out_Row_Kernel_Row_Kernel_Col'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('img_1_addr_2_write_ln65', DW_conv.cpp:65) of variable 'add', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load_7', DW_conv.cpp:65) on array 'img_1'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('img_1_addr_2_write_ln65', DW_conv.cpp:65) of variable 'add', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load_7', DW_conv.cpp:65) on array 'img_1'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('img_1_addr_2_write_ln65', DW_conv.cpp:65) of variable 'add', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load', DW_conv.cpp:65) on array 'img_1'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('img_1_addr_2_write_ln65', DW_conv.cpp:65) of variable 'add', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load', DW_conv.cpp:65) on array 'img_1'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('img_1_addr_28_write_ln65', DW_conv.cpp:65) of variable 'add_12', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load', DW_conv.cpp:65) on array 'img_1'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'store' operation ('img_1_addr_40_write_ln65', DW_conv.cpp:65) of variable 'add_18', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load', DW_conv.cpp:65) on array 'img_1'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1) between 'store' operation ('img_1_addr_46_write_ln65', DW_conv.cpp:65) of variable 'add_21', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load', DW_conv.cpp:65) on array 'img_1'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 118, distance = 1, offset = 1) between 'store' operation ('img_1_addr_48_write_ln65', DW_conv.cpp:65) of variable 'add_22', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load', DW_conv.cpp:65) on array 'img_1'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 119, distance = 1, offset = 1) between 'store' operation ('img_1_addr_48_write_ln65', DW_conv.cpp:65) of variable 'add_22', DW_conv.cpp:65 on array 'img_1' and 'load' operation ('img_1_load', DW_conv.cpp:65) on array 'img_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 120, Depth = 129, loop 'Out_Row_Kernel_Row_Kernel_Col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_8_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_8_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3_VITIS_LOOP_19_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_3_VITIS_LOOP_19_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add', Pointwise_conv.cpp:33) and 'fmul' operation ('mul', Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add', Pointwise_conv.cpp:33) and 'fmul' operation ('mul', Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add', Pointwise_conv.cpp:33) and 'fmul' operation ('mul', Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add', Pointwise_conv.cpp:33) and 'fmul' operation ('mul', Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('add', Pointwise_conv.cpp:33) and 'fmul' operation ('mul', Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'fadd' operation ('add', Pointwise_conv.cpp:33) and 'fmul' operation ('mul', Pointwise_conv.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 52, Depth = 66, loop 'Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_7_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_8_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_8_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_2'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('conv34_i', kernel_stage0.cpp:43) and 'fpext' operation ('conv_i', kernel_stage0.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('conv34_i', kernel_stage0.cpp:43) and 'fpext' operation ('conv_i', kernel_stage0.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('conv34_i', kernel_stage0.cpp:43) and 'fpext' operation ('conv_i', kernel_stage0.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('conv34_i', kernel_stage0.cpp:43) and 'fpext' operation ('conv_i', kernel_stage0.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fptrunc' operation ('conv34_i', kernel_stage0.cpp:43) and 'fpext' operation ('conv_i', kernel_stage0.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fptrunc' operation ('conv34_i', kernel_stage0.cpp:43) and 'fpext' operation ('conv_i', kernel_stage0.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'fptrunc' operation ('conv34_i', kernel_stage0.cpp:43) and 'fpext' operation ('conv_i', kernel_stage0.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'fptrunc' operation ('conv34_i', kernel_stage0.cpp:43) and 'fpext' operation ('conv_i', kernel_stage0.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 21, loop 'VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4' (loop 'VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('compute_tmp_1_addr_write_ln63', kernel_stage0.cpp:63) of variable 'mul28_i', kernel_stage0.cpp:63 on array 'compute_tmp_1' and 'load' operation ('compute_tmp_1_load', kernel_stage0.cpp:63) on array 'compute_tmp_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_8_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_62) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Out_Row_Out_Column_Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 61, loop 'Out_Row_Out_Column_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_156_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_156_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_79_1' pipeline 'VITIS_LOOP_79_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_79_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_2_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_20s_16ns_17s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_3ns_3_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_2_1_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4' pipeline 'VITIS_LOOP_16_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_3_4_5_6_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_3_4_5_6_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_conv_1_1' pipeline 'Out_Row_Kernel_Row_Kernel_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_8_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_8_11' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_8_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_8_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_8_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4' pipeline 'VITIS_LOOP_18_3_VITIS_LOOP_19_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pointwise_conv_7_8_1_Pipeline_Output_Channel' pipeline 'Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_7_8_1_Pipeline_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_7_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_7_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_8_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_8_13' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_8_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_8_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_8_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_38_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_5ns_14ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_8_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_8_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_Output_Channel' pipeline 'Out_Row_Out_Column_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_14ns_19ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_156_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_156_2' pipeline 'VITIS_LOOP_156_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_156_2/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_156_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/X_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_conv_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/dw_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_reduce_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_reduce_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_expand_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_expand_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/proj_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_msp_conv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_msp_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_conv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_act' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_se_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_se_reduce' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_se_act' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_se_expand' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_se_sigmoid' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_se' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_proj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_stage0' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'img_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'compute_tmp_1' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'X_data', 'msp_conv_weight', 'msp_conv_bias', 'msp_norm_weight', 'msp_norm_bias', 'msp_norm_running_mean', 'msp_norm_running_var', 'dw_conv_weight', 'norm_1_weight', 'norm_1_bias', 'norm_1_running_mean', 'norm_1_running_var', 'se_conv_reduce_weight', 'se_conv_reduce_bias', 'se_conv_expand_weight', 'se_conv_expand_bias', 'proj_conv_weight', 'Y_msp_conv', 'Y_msp_norm', 'Y_dw_conv', 'Y_dw_norm', 'Y_dw_act', 'Y_se_mean', 'Y_se_reduce', 'Y_se_act', 'Y_se_expand', 'Y_se_sigmoid', 'Y_se' and 'Y_proj' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_stage0/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
