Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Jun 14 16:35:45 2023
| Host              : i80r7node2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -file Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpt -pb Base_Zynq_MPSoC_wrapper_timing_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Base_Zynq_MPSoC_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/enable_s_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/enable_s_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/enable_s_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/enable_s_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/enable_s_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/enable_s_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sState8_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/enable_s_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/enable_s_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 708 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 25000 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.661        0.000                      0               158895        0.010        0.000                      0               158895        3.400        0.000                       0                 82072  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.661        0.000                      0               158511        0.010        0.000                      0               158511        3.400        0.000                       0                 82072  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.427        0.000                      0                  384        0.158        0.000                      0                  384  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[10])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[11])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<11>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<11>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[12])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<12>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<12>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[13])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[14])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<14>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<14>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[15])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<15>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<15>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[16])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<16>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<16>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[17])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<17>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<17>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[18])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<18>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<18>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.483ns (23.962%)  route 4.706ns (76.038%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.504ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.454ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.846     2.009    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/clk_i
    SLICE_X50Y205        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.087 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/ddin_reg[8]/Q
                         net (fo=704, routed)         4.706     6.793    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/A[7]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.192     6.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     6.985    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.076     7.061 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     7.061    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[19])
                                                      0.505     7.566 f  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     7.566    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_MULTIPLIER.U<19>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     7.613 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     7.613    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_M_DATA.U_DATA<19>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     8.198 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     8.198    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_ALU.ALU_OUT<19>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.684    11.814    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.160    11.973    
                         clock uncertainty           -0.130    11.844    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015    11.859    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/R3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/L4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.058ns (25.000%)  route 0.174ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.771ns (routing 0.454ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.504ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.771     1.901    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/clk_i
    SLICE_X75Y126        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/R3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.959 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/R3_reg[2]/Q
                         net (fo=2, routed)           0.174     2.133    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/R3[2]
    SLICE_X78Y123        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/L4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       2.071     2.234    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/clk_i
    SLICE_X78Y123        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/L4_reg[2]/C
                         clock pessimism             -0.171     2.063    
    SLICE_X78Y123        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.123    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdes/u2/L4_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R10_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L11_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.058ns (23.108%)  route 0.193ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.798ns (routing 0.454ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.116ns (routing 0.504ns, distribution 1.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.798     1.928    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/clk_i
    SLICE_X76Y260        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R10_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y260        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.986 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R10_reg[24]/Q
                         net (fo=3, routed)           0.193     2.179    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R10_reg_n_0_[24]
    SLICE_X77Y256        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L11_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       2.116     2.279    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/clk_i
    SLICE_X77Y256        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L11_reg[24]/C
                         clock pessimism             -0.172     2.107    
    SLICE_X77Y256        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.169    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L11_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.095ns (50.000%)  route 0.095ns (50.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.793ns (routing 0.454ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.504ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.793     1.923    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/clk_i
    SLICE_X69Y260        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y260        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.983 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L6_reg[2]/Q
                         net (fo=1, routed)           0.059     2.042    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L6[2]
    SLICE_X70Y260        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.077 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R7[2]_i_1/O
                         net (fo=1, routed)           0.036     2.113    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R70[30]
    SLICE_X70Y260        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       2.049     2.212    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/clk_i
    SLICE_X70Y260        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R7_reg[2]/C
                         clock pessimism             -0.169     2.043    
    SLICE_X70Y260        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.103    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R7_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/R3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/L4_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.551%)  route 0.128ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.750ns (routing 0.454ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.504ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.750     1.880    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/clk_i
    SLICE_X72Y227        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/R3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y227        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.939 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/R3_reg[29]/Q
                         net (fo=3, routed)           0.128     2.067    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/R3[29]
    SLICE_X75Y227        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/L4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.997     2.160    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/clk_i
    SLICE_X75Y227        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/L4_reg[29]/C
                         clock pessimism             -0.165     1.995    
    SLICE_X75Y227        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.057    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchdes/u0/L4_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/K_r8_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/K_r9_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.060ns (31.915%)  route 0.128ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.803ns (routing 0.454ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.504ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.803     1.933    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/clk_i
    SLICE_X69Y342        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/K_r8_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y342        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.993 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/K_r8_reg[10]/Q
                         net (fo=2, routed)           0.128     2.121    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/K_r8_reg[55]_0[10]
    SLICE_X70Y346        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/K_r9_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       2.059     2.222    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/clk_i
    SLICE_X70Y346        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/K_r9_reg[10]/C
                         clock pessimism             -0.173     2.049    
    SLICE_X70Y346        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.111    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchdes/u2/uk/K_r9_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/presentstate_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/next_state1_reg[7][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.058ns (21.642%)  route 0.210ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      1.749ns (routing 0.454ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.504ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.749     1.879    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/clk_i
    SLICE_X37Y299        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/presentstate_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y299        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.937 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/presentstate_reg[7][3]/Q
                         net (fo=2, routed)           0.210     2.147    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/p_1_in63_in
    SLICE_X37Y300        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/next_state1_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       2.005     2.168    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/clk_i
    SLICE_X37Y300        FDCE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/next_state1_reg[7][2]/C
                         clock pessimism             -0.091     2.077    
    SLICE_X37Y300        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.137    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switch/next_state1_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/pom_ntime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/ntime_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.059ns (26.577%)  route 0.163ns (73.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.454ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.094ns (routing 0.504ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.865     1.995    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/clk_i
    SLICE_X21Y360        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/pom_ntime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y360        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.054 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/pom_ntime_reg[3]/Q
                         net (fo=1, routed)           0.163     2.217    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/pom_ntime_reg_n_0_[3]
    SLICE_X23Y358        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/ntime_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       2.094     2.257    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/clk_i
    SLICE_X23Y358        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/ntime_out_reg[3]/C
                         clock pessimism             -0.110     2.147    
    SLICE_X23Y358        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.207    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchX/ntime_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_7/macu/result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/zigzag_mod/sresult_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.057ns (26.887%)  route 0.155ns (73.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.798ns (routing 0.454ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.504ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.798     1.928    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_7/macu/clk_i
    SLICE_X76Y55         FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_7/macu/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.985 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_7/macu/result_reg[13]/Q
                         net (fo=2, routed)           0.155     2.140    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/zigzag_mod/D[3]
    SLICE_X75Y60         FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/zigzag_mod/sresult_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       2.030     2.193    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/zigzag_mod/clk_i
    SLICE_X75Y60         FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/zigzag_mod/sresult_reg[0][3]/C
                         clock pessimism             -0.125     2.068    
    SLICE_X75Y60         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.130    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/zigzag_mod/sresult_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.691ns (routing 0.454ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.504ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.691     1.821    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X52Y59         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.879 r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=9, routed)           0.067     1.946    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7][0]
    SLICE_X52Y61         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     1.968 r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.030     1.998    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/D[0]
    SLICE_X52Y61         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.890     2.053    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X52Y61         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.125     1.928    
    SLICE_X52Y61         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.988    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R6_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L7_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.777ns (routing 0.454ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.015ns (routing 0.504ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.777     1.907    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/clk_i
    SLICE_X69Y271        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R6_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y271        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.965 r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R6_reg[24]/Q
                         net (fo=3, routed)           0.114     2.079    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/R6[24]
    SLICE_X71Y270        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L7_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       2.015     2.178    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/clk_i
    SLICE_X71Y270        FDRE                                         r  Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L7_reg[24]/C
                         clock pessimism             -0.169     2.009    
    SLICE_X71Y270        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.069    Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdes/u0/L7_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y58   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y58   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y52   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y52   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X9Y46   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X9Y46   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y31   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__10/CLKARDCLK
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y58   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y50   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__11/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X7Y46   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__12/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X7Y40   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__13/CLKARDCLK
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y58   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y52   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y52   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y46   Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchdct/dct_mod/coef_reg__1/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.132ns (10.543%)  route 1.120ns (89.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.454ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.650     3.318    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y20         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.686    11.816    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y20         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.125    11.941    
                         clock uncertainty           -0.130    11.811    
    SLICE_X52Y20         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.745    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.132ns (10.543%)  route 1.120ns (89.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.454ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.650     3.318    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y20         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.686    11.816    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y20         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.125    11.941    
                         clock uncertainty           -0.130    11.811    
    SLICE_X52Y20         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.745    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.132ns (10.543%)  route 1.120ns (89.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.454ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.650     3.318    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y20         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.686    11.816    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y20         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.125    11.941    
                         clock uncertainty           -0.130    11.811    
    SLICE_X52Y20         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.745    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.132ns (10.543%)  route 1.120ns (89.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.454ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.650     3.318    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y20         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.686    11.816    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y20         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.125    11.941    
                         clock uncertainty           -0.130    11.811    
    SLICE_X52Y20         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.745    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.132ns (10.543%)  route 1.120ns (89.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.454ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.650     3.318    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y20         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.686    11.816    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y20         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.125    11.941    
                         clock uncertainty           -0.130    11.811    
    SLICE_X52Y20         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.745    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.132ns (11.448%)  route 1.021ns (88.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.454ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.551     3.219    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y22         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.695    11.825    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y22         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.125    11.950    
                         clock uncertainty           -0.130    11.820    
    SLICE_X50Y22         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.754    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.132ns (11.478%)  route 1.018ns (88.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 11.824 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.454ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.548     3.216    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y22         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.694    11.824    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y22         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.125    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X50Y22         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.753    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.132ns (11.478%)  route 1.018ns (88.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 11.824 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.454ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.548     3.216    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y22         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.694    11.824    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y22         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.125    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X50Y22         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.753    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.132ns (11.478%)  route 1.018ns (88.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 11.824 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.454ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.548     3.216    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y22         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.694    11.824    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y22         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.125    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X50Y22         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.753    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.132ns (11.518%)  route 1.014ns (88.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 11.822 - 10.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.504ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.454ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.903     2.066    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y68         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.146 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.470     2.616    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y25         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.668 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.544     3.212    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X50Y24         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.692    11.822    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X50Y24         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.125    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X50Y24         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.751    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -3.212    
  -------------------------------------------------------------------
                         slack                                  8.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.050ns (routing 0.274ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.050     1.143    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y83         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.182 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.209    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X40Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.231 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.326    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y83         FDPE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.181     1.297    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y83         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X39Y83         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.168    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.050ns (routing 0.274ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.050     1.143    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y83         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.182 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.209    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X40Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.231 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.326    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y83         FDPE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.181     1.297    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y83         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X39Y83         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.168    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.050ns (routing 0.274ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.050     1.143    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y83         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.182 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.209    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X40Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.231 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.326    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y83         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.181     1.297    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y83         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.109     1.188    
    SLICE_X39Y83         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.168    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.050ns (routing 0.274ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.050     1.143    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y83         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.182 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.209    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X40Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.231 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.326    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y83         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.181     1.297    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y83         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X39Y83         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.168    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.050ns (routing 0.274ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.050     1.143    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y83         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.182 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.209    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X40Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.231 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.326    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X39Y83         FDPE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.181     1.297    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X39Y83         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X39Y83         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.168    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.050ns (routing 0.274ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.308ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.050     1.143    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y83         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.182 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.209    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X40Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.231 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.326    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X39Y83         FDPE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.181     1.297    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X39Y83         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.109     1.188    
    SLICE_X39Y83         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     1.168    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.050ns (routing 0.274ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.308ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.050     1.143    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y83         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.182 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.209    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X40Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.231 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.326    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y83         FDPE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.177     1.293    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y83         FDPE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.109     1.184    
    SLICE_X39Y83         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.164    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.333%)  route 0.122ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.050ns (routing 0.274ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.308ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.050     1.143    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y83         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.182 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.209    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X40Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.231 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.095     1.326    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y83         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.177     1.293    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y83         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.109     1.184    
    SLICE_X39Y83         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.164    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.079ns (37.981%)  route 0.129ns (62.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.032ns (routing 0.274ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.308ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.032     1.125    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y93         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.164 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.028     1.192    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y93         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     1.232 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.101     1.333    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X51Y93         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.167     1.283    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y93         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.109     1.174    
    SLICE_X51Y93         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.154    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.079ns (37.981%)  route 0.129ns (62.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.032ns (routing 0.274ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.308ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.032     1.125    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y93         FDRE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.164 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.028     1.192    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X53Y93         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     1.232 f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.101     1.333    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X51Y93         FDCE                                         f  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=84637, routed)       1.167     1.283    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y93         FDCE                                         r  Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.109     1.174    
    SLICE_X51Y93         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.154    Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.179    





