// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gramschmidt_gramschmidt,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.625000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=23680,HLS_SYN_LUT=18976,HLS_VERSION=2022_2_2}" *)

module gramschmidt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_we1,
        A_d1,
        A_q1,
        R_address0,
        R_ce0,
        R_we0,
        R_d0,
        Q_address0,
        Q_ce0,
        Q_we0,
        Q_d0,
        Q_q0,
        Q_address1,
        Q_ce1,
        Q_q1
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_address0;
output   A_ce0;
output   A_we0;
output  [63:0] A_d0;
input  [63:0] A_q0;
output  [9:0] A_address1;
output   A_ce1;
output   A_we1;
output  [63:0] A_d1;
input  [63:0] A_q1;
output  [9:0] R_address0;
output   R_ce0;
output   R_we0;
output  [63:0] R_d0;
output  [9:0] Q_address0;
output   Q_ce0;
output   Q_we0;
output  [63:0] Q_d0;
input  [63:0] Q_q0;
output  [9:0] Q_address1;
output   Q_ce1;
input  [63:0] Q_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] A_address0;
reg A_ce0;
reg A_we0;
reg A_ce1;
reg A_we1;
reg[9:0] R_address0;
reg R_ce0;
reg R_we0;
reg[63:0] R_d0;
reg[9:0] Q_address0;
reg Q_ce0;
reg Q_we0;
reg[9:0] Q_address1;
reg Q_ce1;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] k_1_reg_772;
wire    ap_CS_fsm_state2;
wire   [63:0] grp_fu_338_p2;
reg   [63:0] tmp_reg_793;
wire    ap_CS_fsm_state20;
wire   [9:0] zext_ln17_4_fu_378_p1;
reg   [9:0] zext_ln17_4_reg_799;
wire    ap_CS_fsm_state21;
wire   [9:0] sub_ln17_fu_399_p2;
reg   [9:0] sub_ln17_reg_806;
wire    ap_CS_fsm_state23;
wire   [6:0] zext_ln17_1_fu_438_p1;
reg   [6:0] zext_ln17_1_reg_821;
wire    ap_CS_fsm_state24;
reg   [63:0] Q_load_reg_837;
reg   [63:0] Q_load_1_reg_842;
wire   [7:0] zext_ln17_2_fu_463_p1;
reg   [7:0] zext_ln17_2_reg_847;
wire    ap_CS_fsm_state25;
reg   [63:0] Q_load_2_reg_864;
reg   [63:0] Q_load_3_reg_869;
wire    ap_CS_fsm_state26;
reg   [63:0] Q_load_4_reg_884;
reg   [63:0] Q_load_5_reg_889;
wire   [8:0] zext_ln17_fu_512_p1;
reg   [8:0] zext_ln17_reg_894;
wire    ap_CS_fsm_state27;
reg   [63:0] Q_load_6_reg_911;
reg   [63:0] Q_load_7_reg_916;
wire    ap_CS_fsm_state28;
reg   [63:0] Q_load_8_reg_931;
reg   [63:0] Q_load_9_reg_936;
wire    ap_CS_fsm_state29;
reg   [63:0] Q_load_10_reg_951;
reg   [63:0] Q_load_11_reg_956;
wire    ap_CS_fsm_state30;
reg   [63:0] Q_load_12_reg_971;
reg   [63:0] Q_load_13_reg_976;
wire    ap_CS_fsm_state31;
reg   [63:0] Q_load_14_reg_991;
reg   [63:0] Q_load_15_reg_996;
wire    ap_CS_fsm_state32;
reg   [63:0] Q_load_16_reg_1011;
reg   [63:0] Q_load_17_reg_1016;
reg   [4:0] indvars_iv32_load_reg_1021;
wire    ap_CS_fsm_state33;
wire   [63:0] bitcast_ln23_1_fu_659_p1;
reg   [63:0] bitcast_ln23_1_reg_1026;
wire   [63:0] bitcast_ln23_3_fu_663_p1;
reg   [63:0] bitcast_ln23_3_reg_1031;
wire   [63:0] bitcast_ln23_5_fu_667_p1;
reg   [63:0] bitcast_ln23_5_reg_1036;
wire   [63:0] bitcast_ln23_7_fu_671_p1;
reg   [63:0] bitcast_ln23_7_reg_1041;
wire   [63:0] bitcast_ln23_9_fu_675_p1;
reg   [63:0] bitcast_ln23_9_reg_1046;
wire   [63:0] bitcast_ln23_11_fu_679_p1;
reg   [63:0] bitcast_ln23_11_reg_1051;
wire   [63:0] bitcast_ln23_13_fu_683_p1;
reg   [63:0] bitcast_ln23_13_reg_1056;
wire   [63:0] bitcast_ln23_15_fu_687_p1;
reg   [63:0] bitcast_ln23_15_reg_1061;
wire   [63:0] bitcast_ln23_17_fu_691_p1;
reg   [63:0] bitcast_ln23_17_reg_1066;
wire   [63:0] bitcast_ln23_19_fu_695_p1;
reg   [63:0] bitcast_ln23_19_reg_1071;
wire   [63:0] bitcast_ln23_21_fu_699_p1;
reg   [63:0] bitcast_ln23_21_reg_1076;
wire   [63:0] bitcast_ln23_23_fu_703_p1;
reg   [63:0] bitcast_ln23_23_reg_1081;
wire   [63:0] bitcast_ln23_25_fu_707_p1;
reg   [63:0] bitcast_ln23_25_reg_1086;
wire   [63:0] bitcast_ln23_27_fu_711_p1;
reg   [63:0] bitcast_ln23_27_reg_1091;
wire   [63:0] bitcast_ln23_29_fu_715_p1;
reg   [63:0] bitcast_ln23_29_reg_1096;
wire   [63:0] bitcast_ln23_31_fu_719_p1;
reg   [63:0] bitcast_ln23_31_reg_1101;
wire   [63:0] bitcast_ln23_33_fu_723_p1;
reg   [63:0] bitcast_ln23_33_reg_1106;
wire   [63:0] bitcast_ln23_35_fu_727_p1;
reg   [63:0] bitcast_ln23_35_reg_1111;
wire   [63:0] bitcast_ln23_37_fu_731_p1;
reg   [63:0] bitcast_ln23_37_reg_1116;
wire   [63:0] bitcast_ln23_39_fu_736_p1;
reg   [63:0] bitcast_ln23_39_reg_1121;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_done;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_idle;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_ready;
wire   [9:0] grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_A_address0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_A_ce0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_nrm_out;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_nrm_out_ap_vld;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_din0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_din1;
wire   [0:0] grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_opcode;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_ce;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_din0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_din1;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_ce;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_done;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_idle;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_ready;
wire   [9:0] grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_A_address0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_A_ce0;
wire   [9:0] grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_address0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_ce0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_we0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_d0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_done;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_idle;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_ready;
wire   [9:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_address0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_ce0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_we0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_d0;
wire   [9:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_address1;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_ce1;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_we1;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_d1;
wire   [9:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_address0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_ce0;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_we0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_d0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_din0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_din1;
wire   [1:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_opcode;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_ce;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_din0;
wire   [63:0] grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_din1;
wire    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_ce;
reg    grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start_reg;
wire   [0:0] icmp_ln20_fu_357_p2;
wire    ap_CS_fsm_state3;
reg    grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start_reg;
wire    ap_CS_fsm_state34;
wire   [63:0] zext_ln17_6_fu_411_p1;
wire   [63:0] zext_ln20_fu_420_p1;
wire   [63:0] zext_ln23_fu_433_p1;
wire   [63:0] zext_ln23_24_fu_447_p1;
wire   [63:0] zext_ln23_25_fu_458_p1;
wire   [63:0] zext_ln23_26_fu_472_p1;
wire   [63:0] zext_ln23_27_fu_483_p1;
wire   [63:0] zext_ln23_28_fu_493_p1;
wire   [63:0] zext_ln23_29_fu_507_p1;
wire   [63:0] zext_ln23_30_fu_521_p1;
wire   [63:0] zext_ln23_31_fu_532_p1;
wire   [63:0] zext_ln23_32_fu_542_p1;
wire   [63:0] zext_ln23_33_fu_552_p1;
wire   [63:0] zext_ln23_34_fu_562_p1;
wire   [63:0] zext_ln23_35_fu_576_p1;
wire   [63:0] zext_ln23_36_fu_590_p1;
wire   [63:0] zext_ln23_37_fu_604_p1;
wire   [63:0] zext_ln23_38_fu_620_p1;
wire   [63:0] zext_ln23_39_fu_630_p1;
wire   [63:0] zext_ln23_40_fu_640_p1;
wire   [63:0] zext_ln23_41_fu_650_p1;
reg   [4:0] indvars_iv32_fu_96;
wire   [4:0] add_ln13_fu_741_p2;
reg   [4:0] k_fu_100;
wire   [4:0] add_ln20_fu_363_p2;
wire    ap_CS_fsm_state4;
wire   [63:0] bitcast_ln17_fu_416_p1;
wire   [5:0] tmp_2_fu_388_p3;
wire   [9:0] tmp_1_fu_381_p3;
wire   [9:0] zext_ln17_5_fu_395_p1;
wire   [9:0] add_ln17_fu_405_p2;
wire   [5:0] zext_ln17_3_fu_424_p1;
wire   [5:0] add_ln23_fu_427_p2;
wire   [6:0] add_ln23_1_fu_441_p2;
wire   [6:0] add_ln23_2_fu_452_p2;
wire   [7:0] add_ln23_3_fu_466_p2;
wire   [7:0] add_ln23_4_fu_477_p2;
wire   [7:0] add_ln23_5_fu_488_p2;
wire   [6:0] add_ln23_6_fu_498_p2;
wire  signed [7:0] sext_ln23_fu_503_p1;
wire   [8:0] add_ln23_7_fu_515_p2;
wire   [8:0] add_ln23_8_fu_526_p2;
wire   [8:0] add_ln23_9_fu_537_p2;
wire   [8:0] add_ln23_10_fu_547_p2;
wire   [8:0] add_ln23_11_fu_557_p2;
wire   [7:0] add_ln23_12_fu_567_p2;
wire  signed [8:0] sext_ln23_5_fu_572_p1;
wire   [7:0] add_ln23_13_fu_581_p2;
wire  signed [8:0] sext_ln23_6_fu_586_p1;
wire   [6:0] add_ln23_14_fu_595_p2;
wire  signed [8:0] sext_ln23_7_fu_600_p1;
wire   [5:0] tmp_3_fu_609_p3;
wire  signed [8:0] sext_ln23_8_fu_616_p1;
wire   [9:0] add_ln23_15_fu_625_p2;
wire   [9:0] add_ln23_16_fu_635_p2;
wire   [9:0] add_ln23_17_fu_645_p2;
wire   [63:0] grp_fu_1126_p2;
reg   [63:0] grp_fu_1126_p0;
reg   [63:0] grp_fu_1126_p1;
reg   [1:0] grp_fu_1126_opcode;
reg    grp_fu_1126_ce;
wire   [63:0] grp_fu_1130_p2;
reg   [63:0] grp_fu_1130_p0;
reg   [63:0] grp_fu_1130_p1;
reg    grp_fu_1130_ce;
reg   [33:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start_reg = 1'b0;
#0 grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start_reg = 1'b0;
#0 grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start_reg = 1'b0;
end

gramschmidt_gramschmidt_Pipeline_VITIS_LOOP_15_2 grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start),
    .ap_done(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_done),
    .ap_idle(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_idle),
    .ap_ready(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_ready),
    .zext_ln20(k_1_reg_772),
    .A_address0(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_A_address0),
    .A_ce0(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_A_ce0),
    .A_q0(A_q0),
    .nrm_out(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_nrm_out),
    .nrm_out_ap_vld(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_nrm_out_ap_vld),
    .grp_fu_1126_p_din0(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_din0),
    .grp_fu_1126_p_din1(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_din1),
    .grp_fu_1126_p_opcode(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_opcode),
    .grp_fu_1126_p_dout0(grp_fu_1126_p2),
    .grp_fu_1126_p_ce(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_ce),
    .grp_fu_1130_p_din0(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_din0),
    .grp_fu_1130_p_din1(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_din1),
    .grp_fu_1130_p_dout0(grp_fu_1130_p2),
    .grp_fu_1130_p_ce(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_ce)
);

gramschmidt_gramschmidt_Pipeline_VITIS_LOOP_18_3 grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start),
    .ap_done(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_done),
    .ap_idle(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_idle),
    .ap_ready(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_ready),
    .zext_ln20(k_1_reg_772),
    .A_address0(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_A_address0),
    .A_ce0(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_A_ce0),
    .A_q0(A_q0),
    .Q_address0(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_address0),
    .Q_ce0(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_ce0),
    .Q_we0(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_we0),
    .Q_d0(grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_d0),
    .tmp(tmp_reg_793)
);

gramschmidt_gramschmidt_Pipeline_VITIS_LOOP_20_4 grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start),
    .ap_done(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_done),
    .ap_idle(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_idle),
    .ap_ready(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_ready),
    .zext_ln20_1(indvars_iv32_load_reg_1021),
    .A_address0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_address0),
    .A_ce0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_ce0),
    .A_we0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_we0),
    .A_d0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_d0),
    .A_q0(A_q0),
    .A_address1(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_address1),
    .A_ce1(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_ce1),
    .A_we1(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_we1),
    .A_d1(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_d1),
    .A_q1(A_q1),
    .sub_ln17(sub_ln17_reg_806),
    .R_address0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_address0),
    .R_ce0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_ce0),
    .R_we0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_we0),
    .R_d0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_d0),
    .bitcast_ln23_1(bitcast_ln23_1_reg_1026),
    .bitcast_ln23_3(bitcast_ln23_3_reg_1031),
    .bitcast_ln23_5(bitcast_ln23_5_reg_1036),
    .bitcast_ln23_7(bitcast_ln23_7_reg_1041),
    .bitcast_ln23_9(bitcast_ln23_9_reg_1046),
    .bitcast_ln23_11(bitcast_ln23_11_reg_1051),
    .bitcast_ln23_13(bitcast_ln23_13_reg_1056),
    .bitcast_ln23_15(bitcast_ln23_15_reg_1061),
    .bitcast_ln23_17(bitcast_ln23_17_reg_1066),
    .bitcast_ln23_19(bitcast_ln23_19_reg_1071),
    .bitcast_ln23_21(bitcast_ln23_21_reg_1076),
    .bitcast_ln23_23(bitcast_ln23_23_reg_1081),
    .bitcast_ln23_25(bitcast_ln23_25_reg_1086),
    .bitcast_ln23_27(bitcast_ln23_27_reg_1091),
    .bitcast_ln23_29(bitcast_ln23_29_reg_1096),
    .bitcast_ln23_31(bitcast_ln23_31_reg_1101),
    .bitcast_ln23_33(bitcast_ln23_33_reg_1106),
    .bitcast_ln23_35(bitcast_ln23_35_reg_1111),
    .bitcast_ln23_37(bitcast_ln23_37_reg_1116),
    .bitcast_ln23_39(bitcast_ln23_39_reg_1121),
    .grp_fu_1126_p_din0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_din0),
    .grp_fu_1126_p_din1(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_din1),
    .grp_fu_1126_p_opcode(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_opcode),
    .grp_fu_1126_p_dout0(grp_fu_1126_p2),
    .grp_fu_1126_p_ce(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_ce),
    .grp_fu_1130_p_din0(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_din0),
    .grp_fu_1130_p_din1(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_din1),
    .grp_fu_1130_p_dout0(grp_fu_1130_p2),
    .grp_fu_1130_p_ce(grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_ce)
);

gramschmidt_dsqrt_64ns_64ns_64_17_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_17_no_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_nrm_out),
    .ce(1'b1),
    .dout(grp_fu_338_p2)
);

gramschmidt_dadddsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_5_full_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1126_p0),
    .din1(grp_fu_1126_p1),
    .opcode(grp_fu_1126_opcode),
    .ce(grp_fu_1126_ce),
    .dout(grp_fu_1126_p2)
);

gramschmidt_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1130_p0),
    .din1(grp_fu_1130_p1),
    .ce(grp_fu_1130_ce),
    .dout(grp_fu_1130_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln20_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_ready == 1'b1)) begin
            grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start_reg <= 1'b1;
        end else if ((grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_ready == 1'b1)) begin
            grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start_reg <= 1'b1;
        end else if ((grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_ready == 1'b1)) begin
            grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv32_fu_96 <= 5'd1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        indvars_iv32_fu_96 <= add_ln13_fu_741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_100 <= 5'd0;
    end else if (((icmp_ln20_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_fu_100 <= add_ln20_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        Q_load_10_reg_951 <= Q_q1;
        Q_load_11_reg_956 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        Q_load_12_reg_971 <= Q_q1;
        Q_load_13_reg_976 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        Q_load_14_reg_991 <= Q_q1;
        Q_load_15_reg_996 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        Q_load_16_reg_1011 <= Q_q1;
        Q_load_17_reg_1016 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        Q_load_1_reg_842 <= Q_q0;
        Q_load_reg_837 <= Q_q1;
        zext_ln17_1_reg_821[4 : 0] <= zext_ln17_1_fu_438_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        Q_load_2_reg_864 <= Q_q1;
        Q_load_3_reg_869 <= Q_q0;
        zext_ln17_2_reg_847[4 : 0] <= zext_ln17_2_fu_463_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        Q_load_4_reg_884 <= Q_q1;
        Q_load_5_reg_889 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        Q_load_6_reg_911 <= Q_q1;
        Q_load_7_reg_916 <= Q_q0;
        zext_ln17_reg_894[4 : 0] <= zext_ln17_fu_512_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        Q_load_8_reg_931 <= Q_q1;
        Q_load_9_reg_936 <= Q_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        bitcast_ln23_11_reg_1051 <= bitcast_ln23_11_fu_679_p1;
        bitcast_ln23_13_reg_1056 <= bitcast_ln23_13_fu_683_p1;
        bitcast_ln23_15_reg_1061 <= bitcast_ln23_15_fu_687_p1;
        bitcast_ln23_17_reg_1066 <= bitcast_ln23_17_fu_691_p1;
        bitcast_ln23_19_reg_1071 <= bitcast_ln23_19_fu_695_p1;
        bitcast_ln23_1_reg_1026 <= bitcast_ln23_1_fu_659_p1;
        bitcast_ln23_21_reg_1076 <= bitcast_ln23_21_fu_699_p1;
        bitcast_ln23_23_reg_1081 <= bitcast_ln23_23_fu_703_p1;
        bitcast_ln23_25_reg_1086 <= bitcast_ln23_25_fu_707_p1;
        bitcast_ln23_27_reg_1091 <= bitcast_ln23_27_fu_711_p1;
        bitcast_ln23_29_reg_1096 <= bitcast_ln23_29_fu_715_p1;
        bitcast_ln23_31_reg_1101 <= bitcast_ln23_31_fu_719_p1;
        bitcast_ln23_33_reg_1106 <= bitcast_ln23_33_fu_723_p1;
        bitcast_ln23_35_reg_1111 <= bitcast_ln23_35_fu_727_p1;
        bitcast_ln23_37_reg_1116 <= bitcast_ln23_37_fu_731_p1;
        bitcast_ln23_39_reg_1121 <= bitcast_ln23_39_fu_736_p1;
        bitcast_ln23_3_reg_1031 <= bitcast_ln23_3_fu_663_p1;
        bitcast_ln23_5_reg_1036 <= bitcast_ln23_5_fu_667_p1;
        bitcast_ln23_7_reg_1041 <= bitcast_ln23_7_fu_671_p1;
        bitcast_ln23_9_reg_1046 <= bitcast_ln23_9_fu_675_p1;
        indvars_iv32_load_reg_1021 <= indvars_iv32_fu_96;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        k_1_reg_772 <= k_fu_100;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        sub_ln17_reg_806[9 : 1] <= sub_ln17_fu_399_p2[9 : 1];
        zext_ln17_4_reg_799[4 : 0] <= zext_ln17_4_fu_378_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_reg_793 <= grp_fu_338_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_address0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_address0 = grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_ce0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_ce0 = grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_ce0 = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_ce1 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_we0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_we1 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_we1;
    end else begin
        A_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        Q_address0 = zext_ln23_41_fu_650_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        Q_address0 = zext_ln23_39_fu_630_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Q_address0 = zext_ln23_37_fu_604_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        Q_address0 = zext_ln23_35_fu_576_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        Q_address0 = zext_ln23_33_fu_552_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        Q_address0 = zext_ln23_31_fu_532_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        Q_address0 = zext_ln23_29_fu_507_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        Q_address0 = zext_ln23_27_fu_483_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Q_address0 = zext_ln23_25_fu_458_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        Q_address0 = zext_ln23_fu_433_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        Q_address0 = grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_address0;
    end else begin
        Q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        Q_address1 = zext_ln23_40_fu_640_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        Q_address1 = zext_ln23_38_fu_620_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        Q_address1 = zext_ln23_36_fu_590_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        Q_address1 = zext_ln23_34_fu_562_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        Q_address1 = zext_ln23_32_fu_542_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        Q_address1 = zext_ln23_30_fu_521_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        Q_address1 = zext_ln23_28_fu_493_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        Q_address1 = zext_ln23_26_fu_472_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        Q_address1 = zext_ln23_24_fu_447_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        Q_address1 = zext_ln20_fu_420_p1;
    end else begin
        Q_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        Q_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        Q_ce0 = grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_ce0;
    end else begin
        Q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23))) begin
        Q_ce1 = 1'b1;
    end else begin
        Q_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        Q_we0 = grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_we0;
    end else begin
        Q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        R_address0 = zext_ln17_6_fu_411_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        R_address0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_address0;
    end else begin
        R_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        R_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        R_ce0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_ce0;
    end else begin
        R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        R_d0 = bitcast_ln17_fu_416_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        R_d0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_d0;
    end else begin
        R_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        R_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        R_we0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_R_we0;
    end else begin
        R_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln20_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln20_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1126_ce = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1126_ce = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_ce;
    end else begin
        grp_fu_1126_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1126_opcode = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1126_opcode = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_opcode;
    end else begin
        grp_fu_1126_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1126_p0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1126_p0 = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_din0;
    end else begin
        grp_fu_1126_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1126_p1 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1126_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1126_p1 = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1126_p_din1;
    end else begin
        grp_fu_1126_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1130_ce = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1130_ce = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_ce;
    end else begin
        grp_fu_1130_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1130_p0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1130_p0 = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_din0;
    end else begin
        grp_fu_1130_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1130_p1 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_grp_fu_1130_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1130_p1 = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_grp_fu_1130_p_din1;
    end else begin
        grp_fu_1130_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln20_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address1 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_address1;

assign A_d0 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_d0;

assign A_d1 = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_A_d1;

assign Q_d0 = grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_Q_d0;

assign add_ln13_fu_741_p2 = (indvars_iv32_fu_96 + 5'd1);

assign add_ln17_fu_405_p2 = (sub_ln17_fu_399_p2 + zext_ln17_4_fu_378_p1);

assign add_ln20_fu_363_p2 = (k_fu_100 + 5'd1);

assign add_ln23_10_fu_547_p2 = ($signed(zext_ln17_reg_894) + $signed(9'd330));

assign add_ln23_11_fu_557_p2 = ($signed(zext_ln17_reg_894) + $signed(9'd360));

assign add_ln23_12_fu_567_p2 = ($signed(zext_ln17_2_reg_847) + $signed(8'd134));

assign add_ln23_13_fu_581_p2 = ($signed(zext_ln17_2_reg_847) + $signed(8'd164));

assign add_ln23_14_fu_595_p2 = ($signed(zext_ln17_1_reg_821) + $signed(7'd66));

assign add_ln23_15_fu_625_p2 = (zext_ln17_4_reg_799 + 10'd510);

assign add_ln23_16_fu_635_p2 = ($signed(zext_ln17_4_reg_799) + $signed(10'd540));

assign add_ln23_17_fu_645_p2 = ($signed(zext_ln17_4_reg_799) + $signed(10'd570));

assign add_ln23_1_fu_441_p2 = (zext_ln17_1_fu_438_p1 + 7'd60);

assign add_ln23_2_fu_452_p2 = ($signed(zext_ln17_1_fu_438_p1) + $signed(7'd90));

assign add_ln23_3_fu_466_p2 = (zext_ln17_2_fu_463_p1 + 8'd120);

assign add_ln23_4_fu_477_p2 = ($signed(zext_ln17_2_fu_463_p1) + $signed(8'd150));

assign add_ln23_5_fu_488_p2 = ($signed(zext_ln17_2_reg_847) + $signed(8'd180));

assign add_ln23_6_fu_498_p2 = ($signed(zext_ln17_1_reg_821) + $signed(7'd82));

assign add_ln23_7_fu_515_p2 = (zext_ln17_fu_512_p1 + 9'd240);

assign add_ln23_8_fu_526_p2 = ($signed(zext_ln17_fu_512_p1) + $signed(9'd270));

assign add_ln23_9_fu_537_p2 = ($signed(zext_ln17_reg_894) + $signed(9'd300));

assign add_ln23_fu_427_p2 = (zext_ln17_3_fu_424_p1 + 6'd30);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign bitcast_ln17_fu_416_p1 = tmp_reg_793;

assign bitcast_ln23_11_fu_679_p1 = Q_load_5_reg_889;

assign bitcast_ln23_13_fu_683_p1 = Q_load_6_reg_911;

assign bitcast_ln23_15_fu_687_p1 = Q_load_7_reg_916;

assign bitcast_ln23_17_fu_691_p1 = Q_load_8_reg_931;

assign bitcast_ln23_19_fu_695_p1 = Q_load_9_reg_936;

assign bitcast_ln23_1_fu_659_p1 = Q_load_reg_837;

assign bitcast_ln23_21_fu_699_p1 = Q_load_10_reg_951;

assign bitcast_ln23_23_fu_703_p1 = Q_load_11_reg_956;

assign bitcast_ln23_25_fu_707_p1 = Q_load_12_reg_971;

assign bitcast_ln23_27_fu_711_p1 = Q_load_13_reg_976;

assign bitcast_ln23_29_fu_715_p1 = Q_load_14_reg_991;

assign bitcast_ln23_31_fu_719_p1 = Q_load_15_reg_996;

assign bitcast_ln23_33_fu_723_p1 = Q_load_16_reg_1011;

assign bitcast_ln23_35_fu_727_p1 = Q_load_17_reg_1016;

assign bitcast_ln23_37_fu_731_p1 = Q_q1;

assign bitcast_ln23_39_fu_736_p1 = Q_q0;

assign bitcast_ln23_3_fu_663_p1 = Q_load_1_reg_842;

assign bitcast_ln23_5_fu_667_p1 = Q_load_2_reg_864;

assign bitcast_ln23_7_fu_671_p1 = Q_load_3_reg_869;

assign bitcast_ln23_9_fu_675_p1 = Q_load_4_reg_884;

assign grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start = grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start_reg;

assign grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start = grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start_reg;

assign grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start = grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start_reg;

assign icmp_ln20_fu_357_p2 = ((k_fu_100 == 5'd30) ? 1'b1 : 1'b0);

assign sext_ln23_5_fu_572_p1 = $signed(add_ln23_12_fu_567_p2);

assign sext_ln23_6_fu_586_p1 = $signed(add_ln23_13_fu_581_p2);

assign sext_ln23_7_fu_600_p1 = $signed(add_ln23_14_fu_595_p2);

assign sext_ln23_8_fu_616_p1 = $signed(tmp_3_fu_609_p3);

assign sext_ln23_fu_503_p1 = $signed(add_ln23_6_fu_498_p2);

assign sub_ln17_fu_399_p2 = (tmp_1_fu_381_p3 - zext_ln17_5_fu_395_p1);

assign tmp_1_fu_381_p3 = {{k_1_reg_772}, {5'd0}};

assign tmp_2_fu_388_p3 = {{k_1_reg_772}, {1'd0}};

assign tmp_3_fu_609_p3 = {{1'd1}, {k_1_reg_772}};

assign zext_ln17_1_fu_438_p1 = k_1_reg_772;

assign zext_ln17_2_fu_463_p1 = k_1_reg_772;

assign zext_ln17_3_fu_424_p1 = k_1_reg_772;

assign zext_ln17_4_fu_378_p1 = k_1_reg_772;

assign zext_ln17_5_fu_395_p1 = tmp_2_fu_388_p3;

assign zext_ln17_6_fu_411_p1 = add_ln17_fu_405_p2;

assign zext_ln17_fu_512_p1 = k_1_reg_772;

assign zext_ln20_fu_420_p1 = k_1_reg_772;

assign zext_ln23_24_fu_447_p1 = add_ln23_1_fu_441_p2;

assign zext_ln23_25_fu_458_p1 = add_ln23_2_fu_452_p2;

assign zext_ln23_26_fu_472_p1 = add_ln23_3_fu_466_p2;

assign zext_ln23_27_fu_483_p1 = add_ln23_4_fu_477_p2;

assign zext_ln23_28_fu_493_p1 = add_ln23_5_fu_488_p2;

assign zext_ln23_29_fu_507_p1 = $unsigned(sext_ln23_fu_503_p1);

assign zext_ln23_30_fu_521_p1 = add_ln23_7_fu_515_p2;

assign zext_ln23_31_fu_532_p1 = add_ln23_8_fu_526_p2;

assign zext_ln23_32_fu_542_p1 = add_ln23_9_fu_537_p2;

assign zext_ln23_33_fu_552_p1 = add_ln23_10_fu_547_p2;

assign zext_ln23_34_fu_562_p1 = add_ln23_11_fu_557_p2;

assign zext_ln23_35_fu_576_p1 = $unsigned(sext_ln23_5_fu_572_p1);

assign zext_ln23_36_fu_590_p1 = $unsigned(sext_ln23_6_fu_586_p1);

assign zext_ln23_37_fu_604_p1 = $unsigned(sext_ln23_7_fu_600_p1);

assign zext_ln23_38_fu_620_p1 = $unsigned(sext_ln23_8_fu_616_p1);

assign zext_ln23_39_fu_630_p1 = add_ln23_15_fu_625_p2;

assign zext_ln23_40_fu_640_p1 = add_ln23_16_fu_635_p2;

assign zext_ln23_41_fu_650_p1 = add_ln23_17_fu_645_p2;

assign zext_ln23_fu_433_p1 = add_ln23_fu_427_p2;

always @ (posedge ap_clk) begin
    zext_ln17_4_reg_799[9:5] <= 5'b00000;
    sub_ln17_reg_806[0] <= 1'b0;
    zext_ln17_1_reg_821[6:5] <= 2'b00;
    zext_ln17_2_reg_847[7:5] <= 3'b000;
    zext_ln17_reg_894[8:5] <= 4'b0000;
end

endmodule //gramschmidt
