#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fafb6704490 .scope module, "regfile_test" "regfile_test" 2 1;
 .timescale 0 0;
v0x6000036ec870_0 .var "CLK", 0 0;
v0x6000036ec900_0 .var "RegWrite", 0 0;
v0x6000036ec990_0 .var "indata", 31 0;
v0x6000036eca20_0 .var "rd", 4 0;
v0x6000036ecab0_0 .var "rs1", 4 0;
v0x6000036ecb40_0 .net "rs1_value", 31 0, L_0x600002fe81c0;  1 drivers
v0x6000036ecbd0_0 .var "rs2", 4 0;
v0x6000036ecc60_0 .net "rs2_value", 31 0, L_0x600002fe8230;  1 drivers
S_0x7fafb6704600 .scope module, "regfile1" "regfile" 2 8, 3 1 0, S_0x7fafb6704490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1";
    .port_info 1 /INPUT 5 "rs2";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 32 "indata";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 32 "rs1_value";
    .port_info 7 /OUTPUT 32 "rs2_value";
L_0x600002fe81c0 .functor BUFZ 32, L_0x6000035ec000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002fe8230 .functor BUFZ 32, L_0x6000035ec140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000036ec000_0 .net "CLK", 0 0, v0x6000036ec870_0;  1 drivers
v0x6000036ec090_0 .net "RegWrite", 0 0, v0x6000036ec900_0;  1 drivers
v0x6000036ec120 .array "Registers", 31 0, 31 0;
v0x6000036ec1b0_0 .net *"_ivl_0", 31 0, L_0x6000035ec000;  1 drivers
v0x6000036ec240_0 .net *"_ivl_10", 6 0, L_0x6000035ec1e0;  1 drivers
L_0x7fafb7863050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036ec2d0_0 .net *"_ivl_13", 1 0, L_0x7fafb7863050;  1 drivers
v0x6000036ec360_0 .net *"_ivl_2", 6 0, L_0x6000035ec0a0;  1 drivers
L_0x7fafb7863008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036ec3f0_0 .net *"_ivl_5", 1 0, L_0x7fafb7863008;  1 drivers
v0x6000036ec480_0 .net *"_ivl_8", 31 0, L_0x6000035ec140;  1 drivers
v0x6000036ec510_0 .net "indata", 31 0, v0x6000036ec990_0;  1 drivers
v0x6000036ec5a0_0 .net "rd", 4 0, v0x6000036eca20_0;  1 drivers
v0x6000036ec630_0 .net "rs1", 4 0, v0x6000036ecab0_0;  1 drivers
v0x6000036ec6c0_0 .net "rs1_value", 31 0, L_0x600002fe81c0;  alias, 1 drivers
v0x6000036ec750_0 .net "rs2", 4 0, v0x6000036ecbd0_0;  1 drivers
v0x6000036ec7e0_0 .net "rs2_value", 31 0, L_0x600002fe8230;  alias, 1 drivers
E_0x600000ae82d0 .event posedge, v0x6000036ec000_0;
L_0x6000035ec000 .array/port v0x6000036ec120, L_0x6000035ec0a0;
L_0x6000035ec0a0 .concat [ 5 2 0 0], v0x6000036ecab0_0, L_0x7fafb7863008;
L_0x6000035ec140 .array/port v0x6000036ec120, L_0x6000035ec1e0;
L_0x6000035ec1e0 .concat [ 5 2 0 0], v0x6000036ecbd0_0, L_0x7fafb7863050;
    .scope S_0x7fafb6704600;
T_0 ;
    %wait E_0x600000ae82d0;
    %load/vec4 v0x6000036ec090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x6000036ec510_0;
    %load/vec4 v0x6000036ec5a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000036ec120, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fafb6704490;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036ec870_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x6000036ec870_0;
    %inv;
    %store/vec4 v0x6000036ec870_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7fafb6704490;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000036ec900_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x6000036eca20_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0x6000036ec990_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000036eca20_0, 0;
    %pushi/vec4 18, 0, 32;
    %assign/vec4 v0x6000036ec990_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x6000036ecab0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000036ecbd0_0, 0;
    %delay 10, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x6000036eca20_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0x6000036ec990_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000036ecab0_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x6000036ecbd0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fafb6704490;
T_3 ;
    %delay 500, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fafb6704490;
T_4 ;
    %vpi_call 2 39 "$dumpfile", "regfile_test.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fafb6704600 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_test.v";
    "regfile.v";
