graph TD
    %% ===== RPG SKILL TREE: PCB DESIGN MASTERY =====
    %% High-Tech Cyberpunk Circuit Board Aesthetic
    
    %% Advanced Styling for RPG Feel
    classDef tier fill:#1a1a1a,stroke:#ffd700,stroke-width:3px,color:#ffd700,font-weight:bold,font-size:16px
    classDef pathContainer fill:#0a0a0a,stroke:#cc9900,stroke-width:2px,color:#ffd700,font-weight:bold
    classDef skillNode fill:#2a2a2a,stroke:#ffd700,stroke-width:2px,color:#ffd700,font-weight:bold,font-size:12px
    classDef masterSkill fill:#3a3a3a,stroke:#ffed4e,stroke-width:3px,color:#ffed4e,font-weight:bold,font-size:14px
    classDef legendarySkill fill:#4a4a4a,stroke:#fff700,stroke-width:4px,color:#fff700,font-weight:bold,font-size:16px
    
    %% ================================
    %% TIER I: ROOKIE APPRENTICE 
    %% ================================
    subgraph T1 ["ğŸ”§ TIER I: ROOKIE APPRENTICE"]
        direction TB
        subgraph PATH1 ["âš¡ CIRCUIT FOUNDATION"]
            A1["ğŸ“‹ PCB Anatomy<br/>â”” Layer Structure"]
            A2["ğŸ”Œ Component Tech<br/>â”” THT vs SMD"]
            A3["ğŸ‘£ Footprint Library<br/>â”” Land Patterns"]
            A1 --> A2 --> A3
        end
        
        subgraph PATH2 ["ğŸ’» DIGITAL WORKFLOW"]
            B1["ğŸ“ Schematic Mastery<br/>â”” Symbol Creation"]
            B2["ğŸ”— Netlist Control<br/>â”” Net Management"]
            B3["ğŸ› ï¸ ECAD Platform<br/>â”” Tool Proficiency"]
            B4["ğŸ“„ Gerber Standard<br/>â”” Fab Output"]
            B1 --> B2 --> B3 --> B4
        end
    end

    %% ================================
    %% TIER II: PRO JOURNEYMAN
    %% ================================
    subgraph T2 ["âš™ï¸ TIER II: PRO JOURNEYMAN"]
        direction TB
        subgraph PATH3 ["ğŸ¯ 2-LAYER MASTERY"]
            C1["ğŸ—ºï¸ Strategic Planning<br/>â”” Component Placement"]
            C2["âš¡ Power Decoupling<br/>â”” Bypass Capacitors"]
            C3["ğŸ›¤ï¸ Trace Routing<br/>â”” Width & Spacing"]
            C4["ğŸ“ Orthogonal Design<br/>â”” Manhattan Routing"]
            C5["ğŸŒŠ Ground Pour<br/>â”” Copper Fill"]
            C6["ğŸ”¥ Thermal Relief<br/>â”” Heat Management"]
            C7["ğŸ’° DFM: Cost Control<br/>â”” Fab Economics"]
            C8["ğŸ” DFT: Test Access<br/>â”” Debug Points"]
            C1 --> C2 --> C3 --> C4 --> C5 --> C6 --> C7 --> C8
        end
        
        subgraph PATH4 ["ğŸ—ï¸ MULTILAYER CORE"]
            D1["âš¡ Power Planes<br/>â”” Dedicated Layers"]
            D2["ğŸ“š 4-Layer Stack<br/>â”” Controlled Build"]
            D3["ğŸ›¡ï¸ EMC Design<br/>â”” Noise Control"]
            D4["ğŸ”„ Return Paths<br/>â”” Current Flow"]
            D5["âš ï¸ Path Discontinuity<br/>â”” Gap Analysis"]
            D6["ğŸ”— Stitching Vias<br/>â”” Plane Connection"]
            D1 --> D2 --> D3 --> D4 --> D5 --> D6
        end
    end

    %% ================================
    %% TIER III: VETERAN SPECIALIST
    %% ================================
    subgraph T3 ["ğŸ–ï¸ TIER III: VETERAN SPECIALIST"]
        direction TB
        subgraph PATH5 ["ğŸ“¡ SIGNAL INTEGRITY"]
            E1["ğŸ“ Transmission Lines<br/>â”” Wave Propagation"]
            E2["âš–ï¸ Controlled Zâ‚€<br/>â”” Impedance Matching"]
            E3["ğŸ‘¥ Differential Pairs<br/>â”” Balanced Signals"]
            E4["ğŸš« Crosstalk Defense<br/>â”” Isolation Tactics"]
            E1 --> E2 --> E3 --> E4
        end
        
        subgraph PATH6 ["âš¡ POWER INTEGRITY"]
            F1["ğŸ”‹ PDN System<br/>â”” Power Network"]
            F2["ğŸ“Š PDN Impedance<br/>â”” Z-Profile Control"]
            F3["ğŸšï¸ Multi-Value Caps<br/>â”” Frequency Response"]
            F4["âš¡ Plane Capacitance<br/>â”” Intrinsic Storage"]
            F1 --> F2 --> F3 --> F4
        end
        
        subgraph PATH7 ["ğŸ”¬ HDI TECHNIQUES"]
            G1["ğŸ¯ BGA Fanout<br/>â”” Escape Routing"]
            G2["ğŸ”˜ Via-in-Pad<br/>â”” Space Optimization"]
            G3["ğŸ”¸ Microvias<br/>â”” Small Diameter"]
            G4["ğŸ“ Sequential Build<br/>â”” Layer Addition"]
            G5["ğŸ”’ Microvia Reliability<br/>â”” Failure Analysis"]
            G1 --> G2 --> G3 --> G4 --> G5
        end
    end

    %% ================================
    %% TIER IV: MASTER ARCHITECT
    %% ================================
    subgraph T4 ["ğŸ‘‘ TIER IV: MASTER ARCHITECT"]
        direction TB
        subgraph PATH8 ["ğŸ§  DDR MEMORY"]
            H1["ğŸ¯ Signal Groups<br/>â”” Bus Organization"]
            H2["ğŸ“ Length Matching<br/>â”” Timing Control"]
            H3["ğŸŒ Topology Design<br/>â”” T-Point/Daisy"]
            H4["ğŸ Serpentine Tuning<br/>â”” Delay Matching"]
            H5["ğŸ”š VTT Termination<br/>â”” Signal Integrity"]
            H1 --> H2 --> H3 --> H4 --> H5
        end
        
        subgraph PATH9 ["ğŸ“» RF & MICROWAVE"]
            I1["ğŸª¶ Low-Loss Materials<br/>â”” Substrate Selection"]
            I2["âš¡ 50Î© Universe<br/>â”” RF Standard"]
            I3["ğŸ›¡ï¸ RF Shielding<br/>â”” Isolation Chambers"]
            I4["ğŸ”— RF Via Stitching<br/>â”” Ground Continuity"]
            I5["ğŸ“¡ PCB Antenna<br/>â”” Integrated Radiator"]
            I1 --> I2 --> I3 --> I4 --> I5
        end
        
        subgraph PATH10 ["ğŸ­ ADVANCED DFM"]
            J1["ğŸ”² Panelization<br/>â”” Array Optimization"]
            J2["ğŸ”§ Via Treatments<br/>â”” Fill/Cap/Tent"]
            J3["ğŸ“‹ Fab Drawing<br/>â”” Spec Documentation"]
            J4["ğŸ“¦ Complete Package<br/>â”” Full Data Set"]
            J1 --> J2 --> J3 --> J4
        end
    end

    %% ================================
    %% TIER V: GRANDMASTER LEGEND
    %% ================================
    subgraph T5 ["ğŸ† TIER V: GRANDMASTER LEGEND"]
        direction LR
        K1["ğŸ” Open Source Analysis<br/>â”” Reverse Engineering<br/>â”” Circuit Archaeology"]
        K2["â™¾ï¸ Full-Cycle Mastery<br/>â”” Concept to Production<br/>â”” Complete Ownership"]
        K1 --> K2
    end

    %% ================================
    %% SKILL TREE PROGRESSION PATHS
    %% ================================
    
    %% Foundation to 2-Layer
    A3 -.->|"Master Footprints"| C1
    B4 -.->|"Gerber Mastery"| C1
    
    %% 2-Layer to Multilayer
    C8 -.->|"Test Experience"| D1
    
    %% Multilayer to Advanced
    D6 -.->|"Via Mastery"| E1
    D6 -.->|"Plane Control"| F1
    D6 -.->|"HDI Foundation"| G1
    
    %% Advanced to Master
    E4 -.->|"SI Mastery"| H1
    E4 -.->|"High-Speed"| I1
    F4 -.->|"Power Mastery"| H1
    F4 -.->|"Clean Power"| I1
    G5 -.->|"HDI Expert"| H1
    G5 -.->|"Dense Routing"| J1
    C7 -.->|"Cost Awareness"| J1
    
    %% Master to Legend
    H5 -.->|"Memory Expert"| K1
    I5 -.->|"RF Master"| K1
    J4 -.->|"DFM Master"| K1
    
    %% ================================
    %% APPLY RPG STYLING
    %% ================================
    
    %% Tier Styling
    class T1,T2,T3,T4,T5 tier
    
    %% Path Container Styling
    class PATH1,PATH2,PATH3,PATH4,PATH5,PATH6,PATH7,PATH8,PATH9,PATH10 pathContainer
    
    %% Regular Skills
    class A1,A2,B1,B2,B3,C1,C2,C3,C4,C5,C6,C7,D1,D2,D3,D4,D5,E1,E2,E3,F1,F2,F3,G1,G2,G3,G4,H1,H2,H3,H4,I1,I2,I3,I4,J1,J2,J3 skillNode
    
    %% Master Level Skills
    class A3,B4,C8,D6,E4,F4,G5,H5,I5,J4 masterSkill
    
    %% Legendary Skills
    class K1,K2 legendarySkill
