## LESSION 1. GPIO ##
### ƒê·ªÉ c·∫•u h√¨nh cho ngo·∫°i vi GPIO ta follow theo c√°c b∆∞·ªõc sau: ###
  ![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/8b64ddcf-fd3c-4214-b78c-0e90d7be0214)
     
 - **C·∫•p xung clock cho ngo·∫°i vi**: ta nh√¨n v√†o diagram c·ªßa con vi ƒëi·ªÅu khi·ªÉn ta th·∫•y s·ª≠ d·ª•ng API ƒë∆∞·ª£c c·∫•p s·∫µn cho t·ª´ng bus, c√°c ngo·∫°i vi tr√™n bus ƒë∆∞·ª£c c·∫•p xung th√¥ng qua vi·ªác truy·ªÅn th√¥ng s·ªë v√†o c√°c API.
     
      ![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/011fe33b-f1ee-42d7-83c3-b939150eb278)

    - V√≠ d·ª•: n·∫øu b·∫°n mu·ªën s·ª≠ d·ª•ng ch√¢n PA2 th√¨ b·∫°n ph·∫£i c·∫•p xung cho GPIO, mu·ªën c·∫•p xung cho GPIO th√¨ ph·∫£i c·∫•p xung cho bus m√† GPIO treo l√™n l√† APB2.
    - Trong VDK STM32 th√¨ thanh ghi d√πng ƒë·ªÉ c·∫•p clock l√† thanh ghi **RCC**
    - M√¨nh s·ª≠ d·ª•ng th∆∞ vi·ªán chu·∫©n, c√∫ ph√°p ƒë·ªÉ c·∫•p/kh√¥ng c·∫•p clock cho m·ªôt ngo·∫°i vi l√†: **RCC_@PeriphClockCmd(A, B)** , v·ªõi @ l√† t√™n bus m√† m√¨nh mu·ªën c·∫•p clock(AHB, APB1, APB2), A l√† ngo·∫°i vi m√† m√¨nh mu·ªën c·∫•p
 clock(RCC_APB2Periph_GPIOC,....), B l√† cho ph√©p c·∫•p/kh√¥ng c·∫•p (ENABLE,...).
- **C·∫•u h√¨nh GPIO**: GPIO c√≥ c√°c tham s·ªë ƒë√≥ l√† pin, mode, speed.
  - Pin: l√† ch√¢n m√† b·∫°n mu·ªën d√πng( 0->15)
  - Mode: lo·∫°i ch·ª©c nƒÉng m√† b·∫°n mu·ªën d√πng, 2 ch·ª©c nƒÉng c∆° b·∫£n nh·∫•t c·ªßa GPIO ch√≠nh l√† Input v√† Output. C√∫ ph√°p ƒë·ªÉ d√πng: **GPIO_Mode_Out_PP** //push-
    
    üëÄüëÄInput:(ƒë·∫ßu v√†o) c√≥ nhi·ªÅu lo·∫°i v√≠ d·ª• nh∆∞ **floating, input_pullup, input_pulldown**
       - floating th√¨ m√¨nh c≈©ng ch∆∞a hi·ªÉu r√µ n·ªØa h√¨ h√¨.
       - input_pullup: d√πng ƒëi·ªán tr·ªü k√©o l√™n ngu·ªìn, tr·∫°ng th√°i m·∫∑c ƒë·ªãnh l√† 1.
       - input_pulldown: d√πng ƒëi·ªán tr·ªü k√©o xu·ªëng ƒë·∫•t, tr·∫°ng th√°i m·∫∑c ƒë·ªãnh l√† 0.
         
    *ƒê·ªÉ hi·ªÉu r√µ h∆°n th√¨ n√¥n na l√†: v√≠ d·ª• b·∫°n c√≥ 1 n√∫t nh·∫•n ƒëi, b·∫°n ƒë·ªÉ tr·∫°ng th√°i m·∫∑c ƒë·ªãnh l√† 1(t·ª©c l√† ch∆∞a l√†m g√¨ th√¨ tr·∫°ng th√°i n√≥ l√† 1), khi t√°c ƒë·ªông tr·∫°ng th√°i n√≥ l√† 0. L√∫c ƒë√≥ b·∫°n thi·∫øt k·∫ø b√†i to√°n
l√† nh·∫•n n√∫t led s·∫Ω s√°ng th√¨ l√†m sao n√≥ bi·∫øt ƒë∆∞·ª£c l√† b·∫°n nh·∫•n n√∫t? th√¨ l√∫c ƒë√≥ n·∫øu n√≥ nh·∫≠n ƒë∆∞·ª£c t√≠n hi·ªáu 0(t·ª©c l√† c√≥ s·ª± thay ƒë·ªïi tr·∫°ng th√°i t·ª´ 0 v·ªÅ 1) th√¨ n√≥ s·∫Ω th·ª±c hi·ªán l·ªánh b·∫≠t ƒë√®n.*

    üëÄüëÄOutput: ·ªü v√≠ d·ª• tr√™n th√¨ n√∫t nh·∫•n l√† input v√† led l√† output, output c√≥ 2 lo·∫°i ƒë√≥ l√† opendrain v√† push-pull(pull-up & pull-down).
       - open drain: mn mu·ªën hi·ªÉu r√µ th√¨ search gg ƒë·ªÉ xem nha c√≤n m√¨nh c·ª© hi·ªÉu n√¥n na l√† n√≥ c√≥ 2 tr·∫°ng th√°i l√† 0 v√† m·ª©c tr·ªü kh√°ng cao *(kh√¥ng ph·∫£i l√† 1)*
         
       - push pull: c≈©ng c√≥ 2 ch·∫ø ƒë·ªô **pull-up & pull-down** gi·ªëng ·ªü ph√≠a tr√™n.
         
    *Khi n√†o d√πng opendrain v√† khi n√†o d√πng push-pull? Khi b·∫°n mu·ªën on/off,pwm th√¨ d√πng push. C√≤n opendrain ch∆∞a d√πng n√™n ch∆∞a bi·∫øt , n√†o bi·∫øt update sau üòä*

  - Speed: t·ªëc ƒë·ªô ƒë√°p ·ª©ng th√¨ t√πy m√¨nh th√¥i.
    
  **V·∫•n ƒë·ªÅ ƒë·∫∑t ra ·ªü ƒë√¢y l√†? trong m·ªôt ch∆∞∆°ng tr√¨nh m√¨nh mu·ªën d√πng 1 l√∫c nhi·ªÅu ch√¢n ƒëi ch·∫≥ng l·∫ª l·∫ßn n√†o m√¨nh c≈©ng g·ªçi c√°c tham s·ªë ra , nh∆∞ th·∫ø s·∫Ω r·∫•t chi l√† m·ªát, n√™n ƒë·ªÉ t·ªëi ∆∞u th√¨ m√¨nh s·∫Ω t·∫°o 1 struct m√† n√≥
    c√≥ c√πng t√≠nh ch·∫•t nh∆∞:mode, pin, speed. Trong th∆∞ vi·ªán chu·∫©n, struct ƒë√≥ c√≥ t√™n l√†** GPIO_InitTypeDef. Struct l√† m·ªôt ki·ªÉu d·ªØ li·ªáu n√™n m√¨nh s·∫Ω khai b√°o 1 bi·∫øn v√† d√πng bi·∫øn ƒë√≥ tr·ªè t·ªõi c√°c tham s·ªë trong struct. C√°c c·∫•u
    h√¨nh s·∫Ω l∆∞u gi√° tr·ªã v√†o bi·∫øn ƒë√≥.
  
  V·∫≠y l√† ƒë√£ c·∫•u h√¨nh cho 1 ch√¢n ƒë√£ xong, v√† m√¨nh s·∫Ω truy·ªÅn 2 tham s·ªë ƒë√≥ l√† **t√™n GPIO**:GPIO c·∫ßn d√πng v√† **c·∫•u h√¨nh m√¨nh v·ª´a m·ªõi config**: con tr·ªè t·ªõi bi·∫øn ƒë√≥.
  
## LESSION 2. C√ÅC CHU·∫®N GIAO TI·∫æP C∆† B·∫¢N ##  
### 1.Truy·ªÅn nh·∫≠n d·ªØ li·ªáu ##
Vi·ªác truy·ªÅn nh·∫≠n d·ªØ li·ªáu th·ª±c ch·∫•t l√† vi·ªác truy·ªÅn nh·∫≠n c√°c t√≠n hi·ªáu ƒëi·ªán √°p bi·ªÉu di·ªÖn cho c√°c bit, ƒëi·ªán √°p ƒë∆∞·ª£c truy·ªÅn nh·∫≠n tr√™n c√°c ch√¢n c·ªßa Vi ƒëi·ªÅu khi·ªÉn. 

![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/835ae92d-4018-4b5d-a82c-ed16c9e2bf43)
**C√¢u h·ªèi ƒë∆∞·ª£c ƒë·∫∑t ra ·ªü ƒë√¢y l√† :v√≠ d·ª• 2 bit li·ªÅn k·ªÅ n√≥ c√≥ c√πng m·ª©c ƒëi·ªán √°p th√¨ l√†m sao MCU nh·∫≠n bi·∫øt ƒë∆∞·ª£c ƒë√≥ l√† 2 bit?** => ƒê√≥ l√† l√≠ do t·∫°i sao c√≥ c√°c ki·ªÉu giao ti·∫øp sau ƒë√¢y.
### 2.SPI - Serial Peripheral Interface ##
SPI 
  >- L√† chu·∫©n giao ti·∫øp n·ªëi ti·∫øp(c√°c bit s·∫Ω ƒë∆∞·ª£c truy·ªÅn ƒëi l·∫ßn l∆∞·ª£t) ƒë·ªìng b·ªô.
  >- Ho·∫°t ƒë·ªông ·ªü ch·∫ø ƒë·ªô song c√¥ng(·ªü c√πng th·ªùi ƒëi·ªÉm c√≥ th·ªÉ v·ª´a truy·ªÅn v·ª´a nh·∫≠n).
  >- S·ª≠ d·ª•ng 4 d√¢y.

![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/6fcc1cb1-7746-4101-94ba-497b05fcc2a8)

>- SCK: Serial Clock. Thi·∫øt b·ªã t·∫°o clock l√† master v√† cung c·∫•p clock cho slave. S·ªü d·ªâ l√† giao ti·∫øp ƒë·ªìng b·ªô v√¨ ki·ªÉu master v√† slave c√≥ chung 1 d√¢y SCK ƒë·ªÉ ƒëi·ªÅu khi·ªÉn truy·ªÅn hay nh·∫≠n c·ªßa 2 thi·∫øt b·ªã.
>- MOSI: Master Out Slave In . T√≠n hi·ªáu t·∫°o b·ªüi master v√† Slave nh·∫≠n t√≠n hi·ªáu.
>- MISO: Master In Slave Out. T√≠n hi·ªáu t·∫°o b·ªüi Slave v√† Master nh·∫≠n t√≠n hi·ªáu
>- SS: Select Slave. Ch·ªçn thi·∫øt b·ªã Slave ƒë·ªÉ giao ti·∫øp. ƒê·ªÉ ch·ªçn ƒë∆∞·ª£c th√¨ *Master k√©o ƒë∆∞·ªùng SS t∆∞∆°ng ·ª©ng xu·ªëng m·ª©c 0(b√¨nh th∆∞·ªùng SS ·ªü m·ª©c 1)*.

Qu√° tr√¨nh truy·ªÅn nh·∫≠n SPI:
 ![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/d4ed44ed-206e-4517-93eb-ea22abf7cb8d)

- Vi·ªác truy·ªÅn data th√¨ n√≥ c≈©ng s·∫Ω ƒëi t·ª´ng b∆∞·ªõc l·∫ßn l∆∞·ª£t. M·ªói bit ƒëi n√≥ s·∫Ω c·∫•p 1 xung clock(xung clock ƒë∆∞·ª£c c·∫•p b·∫±ng c√°ch k√©o ch√¢n SCK l√™n 1 r·ªìi v·ªÅ 0, b√¨nh th∆∞·ªùng tr·∫°ng th√°i SCK l√† 0).

![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/bafed7bc-b5ab-4869-968b-a773cd95aaa6)


    - B·∫Øt ƒë·∫ßu truy·ªÅn nh·∫≠n master s·∫Ω k√©o ch√¢n CS c·ªßa slave xu·ªëng 0 ƒë·ªÉ b√°o hi·ªáu qu√° tr√¨nh truy·ªÅn nh·∫≠n.
    - Clock s·∫Ω ƒë∆∞·ª£c c·∫•p b·ªüi master ,m·ªói xung clock th√¨ Master s·∫Ω truy·ªÅn 1 bit cho slaveslave v√† slave c≈©ng truy·ªÅn 1bit cho master.
    - C√°c thanh ghi c·∫≠p nh·∫≠t gi√° tr·ªã truy·ªÅn nh·∫≠n v√† d·ªãch 1 bit.
    - truy·ªÅn cho t·ªõi khi h·∫øt 8 bit.
    - Giao ti·∫øp song c√¥ng(m·ªôt l√∫c c√≥ th·ªÉ truy·ªÅn nh·∫≠n).

Tr·∫°ng th√°i c√°c xung Clock ƒë∆∞·ª£c x√°c ƒë·ªãnh d·ª±a v√†o CPOL v√† CPHA"
- CPOL:
   + B·∫±ng 0 th√¨ l√∫c m·∫∑c ƒë·ªãnh l√† 0. Mu·ªën t·∫°o ra clock ƒë·ªÉ b√°o hi·ªáu truy·ªÅn nh·∫≠n th√¨ ta k√©o n√≥ t·ª´ 0 l√™n 1 r·ªìi v·ªÅ 0 l√† t·∫°o ra 1 xung clock ƒë·ªÉ truy·ªÅn nh·∫≠n 1 bit
   + B·∫±ng 1 th√¨ l√∫c m·∫∑c ƒë·ªãnh l√† 1. Mu·ªën t·∫°o ra clock ƒë·ªÉ b√°o hi·ªáu truy·ªÅnn nh·∫≠n th√¨ ta k√©o n√≥ t·ª´ 1 xu·ªëng 0 r·ªìi v·ªÅ 1 l√† t·∫°o ra 1 xung clock ƒë·ªÉ truy·ªÅn nh·∫≠n 1 bit.
- CPHA:
   + B·∫±ng 0: t·ª©c l√† m√¨nh ƒë∆∞a bit v√†o tr∆∞·ªõc m·ªõi c·∫•p clock.
   + B·∫±ng 1: t·ª©c l√† m√¨nh c·∫•p clock r·ªìi m·ªõi ƒë∆∞a bit v√†o.

### 3.I2C - Inter-Integrated Circuit ##
I2C:
![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/d6784c65-8f3b-4f47-adcc-47d9da5e31e0)

  >- L√† chu·∫©n giao ti·∫øp n·ªëi ti·∫øp.
  >- Ho·∫°t ƒë·ªông ·ªü ch·∫ø ƒë·ªô b√°n song c√¥ng(t·ª©c l√† t·∫°i m·ªôt th·ªùi ƒëi·ªÉm th√¨ n√≥ ch·ªâ c√≥ th·ªÉ truy·ªÅn ho·∫∑c nh·∫≠n, n·∫øu mu·ªën nh·∫≠n ph·∫£i ƒë·ª£i truy·ªÅn xong).
  >- S·ª≠ d·ª•ng 2 d√¢y: SCL, SDA, 2 d√¢y n√†y ƒë∆∞·ª£c g·∫Øn v√†o ƒëi·ªán tr·ªü k√©o l√™n ngu·ªìn.

***B√°n song c√¥ng v√¨: n√≥ ch·ªâ c√≥ 2 d√¢y 1 l√† SCL(clock) v√† 1 d√¢y l√† SDA ƒë·ªÉ truy·ªÅn, ch·ªâ c√≥ 1 d√¢y n√™n kh√¥ng th·ªÉ 1 l√∫c m√† v·ª´a truy·ªÅn v·ª´a nh·∫≠n d·ªØ li·ªáu ƒë∆∞·ª£c.****
I2C n√≥ kh√¥ng truy·ªÅn theo t·ª´ng bit gi·ªëng nh∆∞ SPI m√† n√≥ s·∫Ω truy·ªÅn theo t·ª´ng frame

![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/a13d7528-9d93-4dbd-8c29-2b970a5d46a6)

  >- ƒê·∫ßu ti√™n ph·∫£i c√≥ start condition( SDA k√©o xu·ªëng m·ª©c 0 tr∆∞·ªõc SCL ƒë·ªÉ t·∫°o ra t√≠n hi·ªáu, b√¨nh th∆∞·ªùng 2 d√¢y n√†y ·ªü m·ª©c 1 t·∫°i v√¨ n√≥ ƒë∆∞·ª£c g·∫Øn v√†o ƒëi·ªán tr·ªü k√©o l√™n ngu·ªìn).
  >- Ti·∫øp theo l√† 7 or 10 bit ƒë·ªãa ch·ªâ(t√πy thu·ªôc v√†o chip) v√† ***1 bit R/W***.
  >- Ph·∫£i g·ª≠i ƒë·ªãa ch·ªâ v√¨ n√≥ c√πng 1 l√∫c truy·ªÅn nh·∫≠n nhi·ªÅu thi·∫øt b·ªã, ƒë·ªÉ ph√¢n bi·ªát ch√∫ng th√¨ m·ªói con ph·∫£i c√≥ 1 ƒë·ªãa ch·ªâ, khi n√≥ truy·ªÅn bit ƒë·ªãa ch·ªâ th√¨ t·∫•t c·∫£ s·∫Ω ƒë∆∞·ª£c nh·∫≠n m, thi·∫øt b·ªã n√†o ·ª©ng v·ªõi ƒë·ªãa ch·ªâ ƒë√≥ th√¨ s·∫Ω bi·∫øt l√† s·∫Øp c√≥ qu√° tr√¨nh truy·ªÅn/nh·∫≠n. C√≤n bit R/W ƒë·ªÉ n√≥ n√≥i v·ªõi slave t∆∞∆°ng ·ª©ng v·ªõi ƒë·ªãa ch·ªâ ƒë√≥ l√† n√≥ s·∫Ω truy·ªÅn hay ƒë·ªçc d·ªØ li·ªáu(0:Read l√† master s·∫Ω ƒë·ªçc ƒë∆∞·ª£c tr·∫°ng th√°i c·ªßa Slave, 1.Write:master vi·∫øt data cho slave).
 
V√≠ d·ª•:
![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/81902655-4b05-4d0c-8f14-77b57f254d18)

·ªû v√≠ d·ª• n√†y Master truy·ªÅn ƒëi *0b10101111* t·ª©c l√† 7 bit ƒë·ªãa ch·ªâ v√† 1 bit W(1). Khi truy√®n ƒë·∫øn t·∫•t c·∫© slave, n√≥ readSDA ghi v√†o 1 thanh ghi, l·∫•y thanh ghi ƒë√≥ >> 1(b·ªè bi·∫øn R/W ra) sau ƒë√≥ ^ v·ªõi address c·ªßa m·ªói con
N·∫øu k·∫øt qu·∫£ l√† 0 th√¨ t·ª©c l√† ƒë·ªãa ch·ªâ c·ªßa slave ƒë√≥ v√† th·ª±c hi·ªán vi·ªác truy·ªÅn data. (ch√∫ √Ω: 2 s·ªë gi·ªëng nhau ^ s·∫Ω b·∫±ng 0, c√≤n kh√°c nhau th√¨ b·∫±ng 1).

  >- Bit cu·ªëi c√πng l√† ACK ƒë·ªÉ slave b√°o hi·ªáu cho Master bi·∫øt l√† slave ƒë√£ nh·∫≠n t√≠n hi·ªáu(b√°o hi·ªáu b·∫±ng c√°ch k√©o ƒë∆∞·ªùng SDA xu·ªëng ).

![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/df9f5768-cf91-4a9e-ad48-14924c5a729e)

N·∫øu m√† Slave ƒë√£ nh·∫≠n data r·ªìi th√¨ ph·∫£i truy·ªÅn l·∫°i 1 bit g·ªçi l√† ACK(=0) bit n√†y truy·ªÅn l√™n SDA, l√∫c n√†y Master th√†nh input ƒë·ªÉ ƒë·ªçc gi√° tr·ªã slave g·ª≠i t·ªõi(bit ACK), n·∫øu m√† Master ƒë·ªçc gi√° tr·ªã c·ªßa SDA l√† 1 th√¨ l√† truy·ªÅn th·∫•t b·∫°i, ph·∫£i try·ªÅn c√°i kh√°c ho·∫∑c g·ª≠i l·∫°i. T√≥m l·∫°i l√† m·ªói l·∫ßn truy·ªÅn 8bit th√¨ Master ƒë·ªïi ch·ª©c nƒÉng th√†nh input ƒë·ªÉ ƒë·ªçc xem slave ƒë√£ nh·∫≠n ƒë∆∞·ª£c hay ch∆∞a.

*Sau khi th·ª±c hi·ªán xong qu√° tr√¨nh truy·ªÅn nh·∫≠n th√¨ k·∫øt th√∫c ph·∫£i c√≥ **stop condition** SCL k√©o l√™n 1 tr∆∞·ªõc*

![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/aa2d8985-ea32-4e7a-9154-3e4defbd5f23)


**Note: Giao ti·∫øp ƒë·ªìng b·ªô l√† gi·ªØa c√°c thi·∫øt b·ªã truy·ªÅn nh·∫≠n c√≥ xung clock, c√≤n kh√¥ng c√≥ th√¨ l√† giao ti·∫øp b·∫•t ƒë·ªìng b·ªô, UART l√† m·ªôt v√≠ d·ª•**


### 3.UART - Universal Asynchronous Receiver-Transmitter ##
Kh√¥ng gi·ªëng nh∆∞ SPI,I2C c√≥ th·ªÉ th·ª±c hi·ªán m·ªôt l√∫c nhi·ªÅu thi·∫øt b·ªã, c√≤n UART ch·ªâ 2 thi·∫øt b·ªã v·ªõi nhau.
UART :
>- B·∫•t ƒë·ªìng b·ªô.
>- 2 d√¢y TX,RX
>- Ho·∫°t ƒë·ªông song c√¥ng.

Truy·ªÅn theo frame g·ªìm 8 bit
![image](https://github.com/NguyenNgocQuyen29/Embedded-System/assets/124705679/c1e16ab0-4776-4897-8865-eb6f9cd1dcbc)

- ƒê·ªÉ b·∫Øt ƒë·∫ßu truy·ªÅn nh·∫≠n khi c√≥ Start Bit(k√©o TX t·ª´ 1->0).
- 5 ƒë·∫øn 9 bit d·ªØ li·ªáu.
- Parity bit (bit ch·∫µn l·∫ª).
   + Bit ch·∫µn l·∫ª ki·ªÉm tra xem d·ªØ li·ªáu nh·∫≠n ƒë√∫ng hay ch∆∞a.
   + Quy lu·∫≠t ch·∫µn: n·∫øu t·ªïng s·ªë bit 1 l√† s·ªë ch·∫µn th√¨ bit ƒë√≥ l√† 0, c√≤n quy lu·∫≠t l·∫ª l√† n·∫øu t·ªïng s·ªët bit l·∫ª l√† s·ªë ch·∫µn th√¨ th√™m s·ªë 1.
- 1 ho·∫∑c 2 stop bit().






  








   


    
  


