<h2 align="left">Hi ğŸ‘‹! My name is Siddesh<br>A Digital Design & Verification Enthusiast! ğŸ¤–</h2>

###

<img align="right" height="150" src="https://media4.giphy.com/media/v1.Y2lkPTc5MGI3NjExb205ejNmNmI5YjdnZTEzMjJ5MXRnbjZodzIzbTc1Mjdzb2R1Y25uNyZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/obsv0xwR8aWgE/giphy.gif"  />

###

<div align="left">
  <img src="https://www.svgrepo.com/show/374115/systemverilog.svg" height="30" alt="c logo"  />
  <img width="12" />
  <img src="https://www.svgrepo.com/show/374163/verilog.svg" height="30" alt="c logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" height="30" alt="c logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/vim/vim-original.svg" height="30" alt="vim logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" height="30" alt="linux logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" height="30" alt="python logo"  />
  <img width="12" />
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/ruby/ruby-original.svg" height="30" alt="ruby logo"  />
</div>

###

<div align="left">
  <a href="mailto:siddesh1patil@gmail.com" target="_blank">
    <img src="https://img.shields.io/static/v1?message=Gmail&logo=gmail&label=&color=D14836&logoColor=white&labelColor=&style=for-the-badge" height="35" alt="gmail logo"  />
  </a>
  <a href="https://www.linkedin.com/in/siddesh-patil-497b50206/" target="_blank">
    <img src="https://img.shields.io/static/v1?message=LinkedIn&logo=linkedin&label=&color=0077B5&logoColor=white&labelColor=&style=for-the-badge" height="35" alt="linkedin logo"  />
  </a>
</div>

###

<br clear="both">

<picture>
  <source media="(prefers-color-scheme: dark)" srcset="https://raw.githubusercontent.com/Sidshx/Sidshx/output/snake.svg" />
  <source media="(prefers-color-scheme: light)" srcset="https://raw.githubusercontent.com/Sidshx/Sidshx/output/snake.svg" />
  <img src="https://raw.githubusercontent.com/Sidshx/Sidshx/output/snake.svg" alt="GitHub Activity Snake" />
</picture>

###

### Hello World!! ğŸ‘‹  

### I'm Siddesh  

Passionate about **Computer Architecture, Memory Hierarchy, RTL Design, and Verification methodologies**, with extensive hands-on experience.  

### ğŸ”¹ Experience & Projects  

#### ğŸš€ Design Verification (RV32IMFDAC on SHAKTI SoC) | Vyoma Systems, IIT Madras  
- Developed **design verification test plans** and generated **100+ test cases** for RV32IMFDAC on SHAKTI SoC.  

#### ğŸ” RISC-V Vector Processors | IIT Madras  
- Explored, debugged, and documented **open-source test generators** to create **reconfigurable assembly tests**.  

#### âš¡ Hardware Accelerator: ALRESCHA | CASL, UMD  
- Designed in **Verilog HDL**, optimized **sparse matrix computations**, achieving a **20% throughput improvement**.  

#### ğŸ— SystemVerilog Implementations  
- Worked on **Cache Coherency, DDR Memory Scheduler**, and **Clock Domain Crossing (CDC) synchronization** in **Asynchronous FIFO**.  

#### ğŸ›  Verification Strategies  
- Executed **functional coverage, code coverage, case-analysis**, and **UVM framework-based verification**.  

### ğŸ” And diving deeper... ğŸš€  


###
