#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Sep  4 14:19:56 2021
# Process ID: 29352
# Current directory: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_enc/AES256_enc.runs/synth_1
# Command line: vivado -log AES256_enc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES256_enc.tcl
# Log file: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_enc/AES256_enc.runs/synth_1/AES256_enc.vds
# Journal file: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_enc/AES256_enc.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source AES256_enc.tcl -notrace
Command: synth_design -top AES256_enc -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29386
WARNING: [Synth 8-6901] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:13]
WARNING: [Synth 8-6901] identifier 'data_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:15]
WARNING: [Synth 8-6901] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:13]
WARNING: [Synth 8-6901] identifier 'data_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:15]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 582 ; free virtual = 4508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES256_enc' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc.sv:30]
INFO: [Synth 8-6157] synthesizing module 'mod_demuxInit' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:5]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'mod_demuxInit' (1#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mod_fifo1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo1.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'mod_fifo1' (2#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_fifo1.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_rom256' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:7]
INFO: [Synth 8-3876] $readmem data file '/home/adrian/Desktop/AES256-HW-Accelerator/rijndaelTables/rijndaelSboxTable.txt' is read successfully [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_rom256' (3#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_reg4_1to4' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg4_1to4' (4#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg4_1to4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_shifter' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_shifter' (5#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16_4to16' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16_4to16' (6#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_mixColumns' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_mixColumns' (7#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16' (8#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_mux_2to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mod_mux_2to1' (9#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_addRoundKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_addRoundKey' (10#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mod_romKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:7]
INFO: [Synth 8-3876] $readmem data file '/home/adrian/Desktop/AES256-HW-Accelerator/rijndaelTables/key.txt' is read successfully [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'mod_romKey' (11#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16_16to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16_16to1' (12#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'AES256_enc' (13#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc.sv:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 225 ; free virtual = 3655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 1038 ; free virtual = 4468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1035 ; free virtual = 4465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'auxFlags_reg' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[15]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[14]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[13]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[12]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[11]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[10]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[9]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[8]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[7]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[6]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[5]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[4]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[3]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[2]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[1]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[0]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 974 ; free virtual = 4430
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 36    
	   3 Input      8 Bit         XORs := 10    
	   5 Input      8 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 112   
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  17 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 92    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 794 ; free virtual = 4254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|AES256_enc  | fifo/buf_out_reg | 256x8         | Block RAM      | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 792 ; free virtual = 4252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |   128|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   128|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.500 ; gain = 7.930 ; free physical = 793 ; free virtual = 4252
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.500 ; gain = 0.000 ; free physical = 879 ; free virtual = 4339
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.500 ; gain = 0.000 ; free physical = 772 ; free virtual = 4237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 62f11605
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2618.500 ; gain = 8.012 ; free physical = 924 ; free virtual = 4388
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_enc/AES256_enc.runs/synth_1/AES256_enc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES256_enc_utilization_synth.rpt -pb AES256_enc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  4 14:20:20 2021...
