// File: exer1207n.pepcpu
// Computer Systems, Fourth Edition
// Exercise 12.7(n)
// ADDSP this,i
// RTL: SP <- SP+Oprnd; N <- SP<0, Z <- SP=0, V <- {overflow}, C <- {carry}
// Immediate addressing: Oprnd = OprndSpec
// Shortest known implementation: 2 cycles

UnitPre: IR=0x60ffff, SP=0x0abc, N=1, Z=1, V=1, C=0
UnitPost: SP=0x0abb, N=0, Z=0, V=0, C=1

