To_Do:
# make SMT result a verilog assertions

# Automatic variables poicker for sygus

## pick up when preprocessing time

#   Make more test file (?)
##  Use the open-source benchmark

Future:
#   Mutate the verilog circut and check the assertion is violate

Sideway_Work: 
##  unbound checking
##  liveness property