{
  "module_name": "dw-hdmi.h",
  "hash_id": "43e67328411c1bd953936d6aa5469d16fae4aa6037de897a2f72e87d74b727e8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/bridge/synopsys/dw-hdmi.h",
  "human_readable_source": " \n \n\n#ifndef __DW_HDMI_H__\n#define __DW_HDMI_H__\n\n \n#define HDMI_DESIGN_ID                          0x0000\n#define HDMI_REVISION_ID                        0x0001\n#define HDMI_PRODUCT_ID0                        0x0002\n#define HDMI_PRODUCT_ID1                        0x0003\n#define HDMI_CONFIG0_ID                         0x0004\n#define HDMI_CONFIG1_ID                         0x0005\n#define HDMI_CONFIG2_ID                         0x0006\n#define HDMI_CONFIG3_ID                         0x0007\n\n \n#define HDMI_IH_FC_STAT0                        0x0100\n#define HDMI_IH_FC_STAT1                        0x0101\n#define HDMI_IH_FC_STAT2                        0x0102\n#define HDMI_IH_AS_STAT0                        0x0103\n#define HDMI_IH_PHY_STAT0                       0x0104\n#define HDMI_IH_I2CM_STAT0                      0x0105\n#define HDMI_IH_CEC_STAT0                       0x0106\n#define HDMI_IH_VP_STAT0                        0x0107\n#define HDMI_IH_I2CMPHY_STAT0                   0x0108\n#define HDMI_IH_AHBDMAAUD_STAT0                 0x0109\n\n#define HDMI_IH_MUTE_FC_STAT0                   0x0180\n#define HDMI_IH_MUTE_FC_STAT1                   0x0181\n#define HDMI_IH_MUTE_FC_STAT2                   0x0182\n#define HDMI_IH_MUTE_AS_STAT0                   0x0183\n#define HDMI_IH_MUTE_PHY_STAT0                  0x0184\n#define HDMI_IH_MUTE_I2CM_STAT0                 0x0185\n#define HDMI_IH_MUTE_CEC_STAT0                  0x0186\n#define HDMI_IH_MUTE_VP_STAT0                   0x0187\n#define HDMI_IH_MUTE_I2CMPHY_STAT0              0x0188\n#define HDMI_IH_MUTE_AHBDMAAUD_STAT0            0x0189\n#define HDMI_IH_MUTE                            0x01FF\n\n \n#define HDMI_TX_INVID0                          0x0200\n#define HDMI_TX_INSTUFFING                      0x0201\n#define HDMI_TX_GYDATA0                         0x0202\n#define HDMI_TX_GYDATA1                         0x0203\n#define HDMI_TX_RCRDATA0                        0x0204\n#define HDMI_TX_RCRDATA1                        0x0205\n#define HDMI_TX_BCBDATA0                        0x0206\n#define HDMI_TX_BCBDATA1                        0x0207\n\n \n#define HDMI_VP_STATUS                          0x0800\n#define HDMI_VP_PR_CD                           0x0801\n#define HDMI_VP_STUFF                           0x0802\n#define HDMI_VP_REMAP                           0x0803\n#define HDMI_VP_CONF                            0x0804\n#define HDMI_VP_STAT                            0x0805\n#define HDMI_VP_INT                             0x0806\n#define HDMI_VP_MASK                            0x0807\n#define HDMI_VP_POL                             0x0808\n\n \n#define HDMI_FC_INVIDCONF                       0x1000\n#define HDMI_FC_INHACTV0                        0x1001\n#define HDMI_FC_INHACTV1                        0x1002\n#define HDMI_FC_INHBLANK0                       0x1003\n#define HDMI_FC_INHBLANK1                       0x1004\n#define HDMI_FC_INVACTV0                        0x1005\n#define HDMI_FC_INVACTV1                        0x1006\n#define HDMI_FC_INVBLANK                        0x1007\n#define HDMI_FC_HSYNCINDELAY0                   0x1008\n#define HDMI_FC_HSYNCINDELAY1                   0x1009\n#define HDMI_FC_HSYNCINWIDTH0                   0x100A\n#define HDMI_FC_HSYNCINWIDTH1                   0x100B\n#define HDMI_FC_VSYNCINDELAY                    0x100C\n#define HDMI_FC_VSYNCINWIDTH                    0x100D\n#define HDMI_FC_INFREQ0                         0x100E\n#define HDMI_FC_INFREQ1                         0x100F\n#define HDMI_FC_INFREQ2                         0x1010\n#define HDMI_FC_CTRLDUR                         0x1011\n#define HDMI_FC_EXCTRLDUR                       0x1012\n#define HDMI_FC_EXCTRLSPAC                      0x1013\n#define HDMI_FC_CH0PREAM                        0x1014\n#define HDMI_FC_CH1PREAM                        0x1015\n#define HDMI_FC_CH2PREAM                        0x1016\n#define HDMI_FC_AVICONF3                        0x1017\n#define HDMI_FC_GCP                             0x1018\n#define HDMI_FC_AVICONF0                        0x1019\n#define HDMI_FC_AVICONF1                        0x101A\n#define HDMI_FC_AVICONF2                        0x101B\n#define HDMI_FC_AVIVID                          0x101C\n#define HDMI_FC_AVIETB0                         0x101D\n#define HDMI_FC_AVIETB1                         0x101E\n#define HDMI_FC_AVISBB0                         0x101F\n#define HDMI_FC_AVISBB1                         0x1020\n#define HDMI_FC_AVIELB0                         0x1021\n#define HDMI_FC_AVIELB1                         0x1022\n#define HDMI_FC_AVISRB0                         0x1023\n#define HDMI_FC_AVISRB1                         0x1024\n#define HDMI_FC_AUDICONF0                       0x1025\n#define HDMI_FC_AUDICONF1                       0x1026\n#define HDMI_FC_AUDICONF2                       0x1027\n#define HDMI_FC_AUDICONF3                       0x1028\n#define HDMI_FC_VSDIEEEID0                      0x1029\n#define HDMI_FC_VSDSIZE                         0x102A\n#define HDMI_FC_VSDIEEEID1                      0x1030\n#define HDMI_FC_VSDIEEEID2                      0x1031\n#define HDMI_FC_VSDPAYLOAD0                     0x1032\n#define HDMI_FC_VSDPAYLOAD1                     0x1033\n#define HDMI_FC_VSDPAYLOAD2                     0x1034\n#define HDMI_FC_VSDPAYLOAD3                     0x1035\n#define HDMI_FC_VSDPAYLOAD4                     0x1036\n#define HDMI_FC_VSDPAYLOAD5                     0x1037\n#define HDMI_FC_VSDPAYLOAD6                     0x1038\n#define HDMI_FC_VSDPAYLOAD7                     0x1039\n#define HDMI_FC_VSDPAYLOAD8                     0x103A\n#define HDMI_FC_VSDPAYLOAD9                     0x103B\n#define HDMI_FC_VSDPAYLOAD10                    0x103C\n#define HDMI_FC_VSDPAYLOAD11                    0x103D\n#define HDMI_FC_VSDPAYLOAD12                    0x103E\n#define HDMI_FC_VSDPAYLOAD13                    0x103F\n#define HDMI_FC_VSDPAYLOAD14                    0x1040\n#define HDMI_FC_VSDPAYLOAD15                    0x1041\n#define HDMI_FC_VSDPAYLOAD16                    0x1042\n#define HDMI_FC_VSDPAYLOAD17                    0x1043\n#define HDMI_FC_VSDPAYLOAD18                    0x1044\n#define HDMI_FC_VSDPAYLOAD19                    0x1045\n#define HDMI_FC_VSDPAYLOAD20                    0x1046\n#define HDMI_FC_VSDPAYLOAD21                    0x1047\n#define HDMI_FC_VSDPAYLOAD22                    0x1048\n#define HDMI_FC_VSDPAYLOAD23                    0x1049\n#define HDMI_FC_SPDVENDORNAME0                  0x104A\n#define HDMI_FC_SPDVENDORNAME1                  0x104B\n#define HDMI_FC_SPDVENDORNAME2                  0x104C\n#define HDMI_FC_SPDVENDORNAME3                  0x104D\n#define HDMI_FC_SPDVENDORNAME4                  0x104E\n#define HDMI_FC_SPDVENDORNAME5                  0x104F\n#define HDMI_FC_SPDVENDORNAME6                  0x1050\n#define HDMI_FC_SPDVENDORNAME7                  0x1051\n#define HDMI_FC_SDPPRODUCTNAME0                 0x1052\n#define HDMI_FC_SDPPRODUCTNAME1                 0x1053\n#define HDMI_FC_SDPPRODUCTNAME2                 0x1054\n#define HDMI_FC_SDPPRODUCTNAME3                 0x1055\n#define HDMI_FC_SDPPRODUCTNAME4                 0x1056\n#define HDMI_FC_SDPPRODUCTNAME5                 0x1057\n#define HDMI_FC_SDPPRODUCTNAME6                 0x1058\n#define HDMI_FC_SDPPRODUCTNAME7                 0x1059\n#define HDMI_FC_SDPPRODUCTNAME8                 0x105A\n#define HDMI_FC_SDPPRODUCTNAME9                 0x105B\n#define HDMI_FC_SDPPRODUCTNAME10                0x105C\n#define HDMI_FC_SDPPRODUCTNAME11                0x105D\n#define HDMI_FC_SDPPRODUCTNAME12                0x105E\n#define HDMI_FC_SDPPRODUCTNAME13                0x105F\n#define HDMI_FC_SDPPRODUCTNAME14                0x1060\n#define HDMI_FC_SPDPRODUCTNAME15                0x1061\n#define HDMI_FC_SPDDEVICEINF                    0x1062\n#define HDMI_FC_AUDSCONF                        0x1063\n#define HDMI_FC_AUDSSTAT                        0x1064\n#define HDMI_FC_AUDSV                           0x1065\n#define HDMI_FC_AUDSU                           0x1066\n#define HDMI_FC_AUDSCHNLS0                       0x1067\n#define HDMI_FC_AUDSCHNLS1                       0x1068\n#define HDMI_FC_AUDSCHNLS2                       0x1069\n#define HDMI_FC_AUDSCHNLS3                       0x106A\n#define HDMI_FC_AUDSCHNLS4                       0x106B\n#define HDMI_FC_AUDSCHNLS5                       0x106C\n#define HDMI_FC_AUDSCHNLS6                       0x106D\n#define HDMI_FC_AUDSCHNLS7                       0x106E\n#define HDMI_FC_AUDSCHNLS8                       0x106F\n#define HDMI_FC_DATACH0FILL                     0x1070\n#define HDMI_FC_DATACH1FILL                     0x1071\n#define HDMI_FC_DATACH2FILL                     0x1072\n#define HDMI_FC_CTRLQHIGH                       0x1073\n#define HDMI_FC_CTRLQLOW                        0x1074\n#define HDMI_FC_ACP0                            0x1075\n#define HDMI_FC_ACP28                           0x1076\n#define HDMI_FC_ACP27                           0x1077\n#define HDMI_FC_ACP26                           0x1078\n#define HDMI_FC_ACP25                           0x1079\n#define HDMI_FC_ACP24                           0x107A\n#define HDMI_FC_ACP23                           0x107B\n#define HDMI_FC_ACP22                           0x107C\n#define HDMI_FC_ACP21                           0x107D\n#define HDMI_FC_ACP20                           0x107E\n#define HDMI_FC_ACP19                           0x107F\n#define HDMI_FC_ACP18                           0x1080\n#define HDMI_FC_ACP17                           0x1081\n#define HDMI_FC_ACP16                           0x1082\n#define HDMI_FC_ACP15                           0x1083\n#define HDMI_FC_ACP14                           0x1084\n#define HDMI_FC_ACP13                           0x1085\n#define HDMI_FC_ACP12                           0x1086\n#define HDMI_FC_ACP11                           0x1087\n#define HDMI_FC_ACP10                           0x1088\n#define HDMI_FC_ACP9                            0x1089\n#define HDMI_FC_ACP8                            0x108A\n#define HDMI_FC_ACP7                            0x108B\n#define HDMI_FC_ACP6                            0x108C\n#define HDMI_FC_ACP5                            0x108D\n#define HDMI_FC_ACP4                            0x108E\n#define HDMI_FC_ACP3                            0x108F\n#define HDMI_FC_ACP2                            0x1090\n#define HDMI_FC_ACP1                            0x1091\n#define HDMI_FC_ISCR1_0                         0x1092\n#define HDMI_FC_ISCR1_16                        0x1093\n#define HDMI_FC_ISCR1_15                        0x1094\n#define HDMI_FC_ISCR1_14                        0x1095\n#define HDMI_FC_ISCR1_13                        0x1096\n#define HDMI_FC_ISCR1_12                        0x1097\n#define HDMI_FC_ISCR1_11                        0x1098\n#define HDMI_FC_ISCR1_10                        0x1099\n#define HDMI_FC_ISCR1_9                         0x109A\n#define HDMI_FC_ISCR1_8                         0x109B\n#define HDMI_FC_ISCR1_7                         0x109C\n#define HDMI_FC_ISCR1_6                         0x109D\n#define HDMI_FC_ISCR1_5                         0x109E\n#define HDMI_FC_ISCR1_4                         0x109F\n#define HDMI_FC_ISCR1_3                         0x10A0\n#define HDMI_FC_ISCR1_2                         0x10A1\n#define HDMI_FC_ISCR1_1                         0x10A2\n#define HDMI_FC_ISCR2_15                        0x10A3\n#define HDMI_FC_ISCR2_14                        0x10A4\n#define HDMI_FC_ISCR2_13                        0x10A5\n#define HDMI_FC_ISCR2_12                        0x10A6\n#define HDMI_FC_ISCR2_11                        0x10A7\n#define HDMI_FC_ISCR2_10                        0x10A8\n#define HDMI_FC_ISCR2_9                         0x10A9\n#define HDMI_FC_ISCR2_8                         0x10AA\n#define HDMI_FC_ISCR2_7                         0x10AB\n#define HDMI_FC_ISCR2_6                         0x10AC\n#define HDMI_FC_ISCR2_5                         0x10AD\n#define HDMI_FC_ISCR2_4                         0x10AE\n#define HDMI_FC_ISCR2_3                         0x10AF\n#define HDMI_FC_ISCR2_2                         0x10B0\n#define HDMI_FC_ISCR2_1                         0x10B1\n#define HDMI_FC_ISCR2_0                         0x10B2\n#define HDMI_FC_DATAUTO0                        0x10B3\n#define HDMI_FC_DATAUTO1                        0x10B4\n#define HDMI_FC_DATAUTO2                        0x10B5\n#define HDMI_FC_DATMAN                          0x10B6\n#define HDMI_FC_DATAUTO3                        0x10B7\n#define HDMI_FC_RDRB0                           0x10B8\n#define HDMI_FC_RDRB1                           0x10B9\n#define HDMI_FC_RDRB2                           0x10BA\n#define HDMI_FC_RDRB3                           0x10BB\n#define HDMI_FC_RDRB4                           0x10BC\n#define HDMI_FC_RDRB5                           0x10BD\n#define HDMI_FC_RDRB6                           0x10BE\n#define HDMI_FC_RDRB7                           0x10BF\n#define HDMI_FC_STAT0                           0x10D0\n#define HDMI_FC_INT0                            0x10D1\n#define HDMI_FC_MASK0                           0x10D2\n#define HDMI_FC_POL0                            0x10D3\n#define HDMI_FC_STAT1                           0x10D4\n#define HDMI_FC_INT1                            0x10D5\n#define HDMI_FC_MASK1                           0x10D6\n#define HDMI_FC_POL1                            0x10D7\n#define HDMI_FC_STAT2                           0x10D8\n#define HDMI_FC_INT2                            0x10D9\n#define HDMI_FC_MASK2                           0x10DA\n#define HDMI_FC_POL2                            0x10DB\n#define HDMI_FC_PRCONF                          0x10E0\n#define HDMI_FC_SCRAMBLER_CTRL                  0x10E1\n#define HDMI_FC_PACKET_TX_EN                    0x10E3\n\n#define HDMI_FC_GMD_STAT                        0x1100\n#define HDMI_FC_GMD_EN                          0x1101\n#define HDMI_FC_GMD_UP                          0x1102\n#define HDMI_FC_GMD_CONF                        0x1103\n#define HDMI_FC_GMD_HB                          0x1104\n#define HDMI_FC_GMD_PB0                         0x1105\n#define HDMI_FC_GMD_PB1                         0x1106\n#define HDMI_FC_GMD_PB2                         0x1107\n#define HDMI_FC_GMD_PB3                         0x1108\n#define HDMI_FC_GMD_PB4                         0x1109\n#define HDMI_FC_GMD_PB5                         0x110A\n#define HDMI_FC_GMD_PB6                         0x110B\n#define HDMI_FC_GMD_PB7                         0x110C\n#define HDMI_FC_GMD_PB8                         0x110D\n#define HDMI_FC_GMD_PB9                         0x110E\n#define HDMI_FC_GMD_PB10                        0x110F\n#define HDMI_FC_GMD_PB11                        0x1110\n#define HDMI_FC_GMD_PB12                        0x1111\n#define HDMI_FC_GMD_PB13                        0x1112\n#define HDMI_FC_GMD_PB14                        0x1113\n#define HDMI_FC_GMD_PB15                        0x1114\n#define HDMI_FC_GMD_PB16                        0x1115\n#define HDMI_FC_GMD_PB17                        0x1116\n#define HDMI_FC_GMD_PB18                        0x1117\n#define HDMI_FC_GMD_PB19                        0x1118\n#define HDMI_FC_GMD_PB20                        0x1119\n#define HDMI_FC_GMD_PB21                        0x111A\n#define HDMI_FC_GMD_PB22                        0x111B\n#define HDMI_FC_GMD_PB23                        0x111C\n#define HDMI_FC_GMD_PB24                        0x111D\n#define HDMI_FC_GMD_PB25                        0x111E\n#define HDMI_FC_GMD_PB26                        0x111F\n#define HDMI_FC_GMD_PB27                        0x1120\n\n#define HDMI_FC_DRM_UP                          0x1167\n#define HDMI_FC_DRM_HB0                         0x1168\n#define HDMI_FC_DRM_HB1                         0x1169\n#define HDMI_FC_DRM_PB0                         0x116A\n#define HDMI_FC_DRM_PB1                         0x116B\n#define HDMI_FC_DRM_PB2                         0x116C\n#define HDMI_FC_DRM_PB3                         0x116D\n#define HDMI_FC_DRM_PB4                         0x116E\n#define HDMI_FC_DRM_PB5                         0x116F\n#define HDMI_FC_DRM_PB6                         0x1170\n#define HDMI_FC_DRM_PB7                         0x1171\n#define HDMI_FC_DRM_PB8                         0x1172\n#define HDMI_FC_DRM_PB9                         0x1173\n#define HDMI_FC_DRM_PB10                        0x1174\n#define HDMI_FC_DRM_PB11                        0x1175\n#define HDMI_FC_DRM_PB12                        0x1176\n#define HDMI_FC_DRM_PB13                        0x1177\n#define HDMI_FC_DRM_PB14                        0x1178\n#define HDMI_FC_DRM_PB15                        0x1179\n#define HDMI_FC_DRM_PB16                        0x117A\n#define HDMI_FC_DRM_PB17                        0x117B\n#define HDMI_FC_DRM_PB18                        0x117C\n#define HDMI_FC_DRM_PB19                        0x117D\n#define HDMI_FC_DRM_PB20                        0x117E\n#define HDMI_FC_DRM_PB21                        0x117F\n#define HDMI_FC_DRM_PB22                        0x1180\n#define HDMI_FC_DRM_PB23                        0x1181\n#define HDMI_FC_DRM_PB24                        0x1182\n#define HDMI_FC_DRM_PB25                        0x1183\n#define HDMI_FC_DRM_PB26                        0x1184\n\n#define HDMI_FC_DBGFORCE                        0x1200\n#define HDMI_FC_DBGAUD0CH0                      0x1201\n#define HDMI_FC_DBGAUD1CH0                      0x1202\n#define HDMI_FC_DBGAUD2CH0                      0x1203\n#define HDMI_FC_DBGAUD0CH1                      0x1204\n#define HDMI_FC_DBGAUD1CH1                      0x1205\n#define HDMI_FC_DBGAUD2CH1                      0x1206\n#define HDMI_FC_DBGAUD0CH2                      0x1207\n#define HDMI_FC_DBGAUD1CH2                      0x1208\n#define HDMI_FC_DBGAUD2CH2                      0x1209\n#define HDMI_FC_DBGAUD0CH3                      0x120A\n#define HDMI_FC_DBGAUD1CH3                      0x120B\n#define HDMI_FC_DBGAUD2CH3                      0x120C\n#define HDMI_FC_DBGAUD0CH4                      0x120D\n#define HDMI_FC_DBGAUD1CH4                      0x120E\n#define HDMI_FC_DBGAUD2CH4                      0x120F\n#define HDMI_FC_DBGAUD0CH5                      0x1210\n#define HDMI_FC_DBGAUD1CH5                      0x1211\n#define HDMI_FC_DBGAUD2CH5                      0x1212\n#define HDMI_FC_DBGAUD0CH6                      0x1213\n#define HDMI_FC_DBGAUD1CH6                      0x1214\n#define HDMI_FC_DBGAUD2CH6                      0x1215\n#define HDMI_FC_DBGAUD0CH7                      0x1216\n#define HDMI_FC_DBGAUD1CH7                      0x1217\n#define HDMI_FC_DBGAUD2CH7                      0x1218\n#define HDMI_FC_DBGTMDS0                        0x1219\n#define HDMI_FC_DBGTMDS1                        0x121A\n#define HDMI_FC_DBGTMDS2                        0x121B\n\n \n#define HDMI_PHY_CONF0                          0x3000\n#define HDMI_PHY_TST0                           0x3001\n#define HDMI_PHY_TST1                           0x3002\n#define HDMI_PHY_TST2                           0x3003\n#define HDMI_PHY_STAT0                          0x3004\n#define HDMI_PHY_INT0                           0x3005\n#define HDMI_PHY_MASK0                          0x3006\n#define HDMI_PHY_POL0                           0x3007\n\n \n#define HDMI_PHY_I2CM_SLAVE_ADDR                0x3020\n#define HDMI_PHY_I2CM_ADDRESS_ADDR              0x3021\n#define HDMI_PHY_I2CM_DATAO_1_ADDR              0x3022\n#define HDMI_PHY_I2CM_DATAO_0_ADDR              0x3023\n#define HDMI_PHY_I2CM_DATAI_1_ADDR              0x3024\n#define HDMI_PHY_I2CM_DATAI_0_ADDR              0x3025\n#define HDMI_PHY_I2CM_OPERATION_ADDR            0x3026\n#define HDMI_PHY_I2CM_INT_ADDR                  0x3027\n#define HDMI_PHY_I2CM_CTLINT_ADDR               0x3028\n#define HDMI_PHY_I2CM_DIV_ADDR                  0x3029\n#define HDMI_PHY_I2CM_SOFTRSTZ_ADDR             0x302a\n#define HDMI_PHY_I2CM_SS_SCL_HCNT_1_ADDR        0x302b\n#define HDMI_PHY_I2CM_SS_SCL_HCNT_0_ADDR        0x302c\n#define HDMI_PHY_I2CM_SS_SCL_LCNT_1_ADDR        0x302d\n#define HDMI_PHY_I2CM_SS_SCL_LCNT_0_ADDR        0x302e\n#define HDMI_PHY_I2CM_FS_SCL_HCNT_1_ADDR        0x302f\n#define HDMI_PHY_I2CM_FS_SCL_HCNT_0_ADDR        0x3030\n#define HDMI_PHY_I2CM_FS_SCL_LCNT_1_ADDR        0x3031\n#define HDMI_PHY_I2CM_FS_SCL_LCNT_0_ADDR        0x3032\n\n \n#define HDMI_AUD_CONF0                          0x3100\n#define HDMI_AUD_CONF1                          0x3101\n#define HDMI_AUD_INT                            0x3102\n#define HDMI_AUD_CONF2                          0x3103\n#define HDMI_AUD_N1                             0x3200\n#define HDMI_AUD_N2                             0x3201\n#define HDMI_AUD_N3                             0x3202\n#define HDMI_AUD_CTS1                           0x3203\n#define HDMI_AUD_CTS2                           0x3204\n#define HDMI_AUD_CTS3                           0x3205\n#define HDMI_AUD_INPUTCLKFS                     0x3206\n#define HDMI_AUD_SPDIFINT\t\t\t0x3302\n#define HDMI_AUD_CONF0_HBR                      0x3400\n#define HDMI_AUD_HBR_STATUS                     0x3401\n#define HDMI_AUD_HBR_INT                        0x3402\n#define HDMI_AUD_HBR_POL                        0x3403\n#define HDMI_AUD_HBR_MASK                       0x3404\n\n \n#define HDMI_GP_CONF0                           0x3500\n#define HDMI_GP_CONF1                           0x3501\n#define HDMI_GP_CONF2                           0x3502\n#define HDMI_GP_STAT                            0x3503\n#define HDMI_GP_INT                             0x3504\n#define HDMI_GP_MASK                            0x3505\n#define HDMI_GP_POL                             0x3506\n\n \n#define HDMI_AHB_DMA_CONF0                      0x3600\n#define HDMI_AHB_DMA_START                      0x3601\n#define HDMI_AHB_DMA_STOP                       0x3602\n#define HDMI_AHB_DMA_THRSLD                     0x3603\n#define HDMI_AHB_DMA_STRADDR0                   0x3604\n#define HDMI_AHB_DMA_STRADDR1                   0x3605\n#define HDMI_AHB_DMA_STRADDR2                   0x3606\n#define HDMI_AHB_DMA_STRADDR3                   0x3607\n#define HDMI_AHB_DMA_STPADDR0                   0x3608\n#define HDMI_AHB_DMA_STPADDR1                   0x3609\n#define HDMI_AHB_DMA_STPADDR2                   0x360a\n#define HDMI_AHB_DMA_STPADDR3                   0x360b\n#define HDMI_AHB_DMA_BSTADDR0                   0x360c\n#define HDMI_AHB_DMA_BSTADDR1                   0x360d\n#define HDMI_AHB_DMA_BSTADDR2                   0x360e\n#define HDMI_AHB_DMA_BSTADDR3                   0x360f\n#define HDMI_AHB_DMA_MBLENGTH0                  0x3610\n#define HDMI_AHB_DMA_MBLENGTH1                  0x3611\n#define HDMI_AHB_DMA_STAT                       0x3612\n#define HDMI_AHB_DMA_INT                        0x3613\n#define HDMI_AHB_DMA_MASK                       0x3614\n#define HDMI_AHB_DMA_POL                        0x3615\n#define HDMI_AHB_DMA_CONF1                      0x3616\n#define HDMI_AHB_DMA_BUFFSTAT                   0x3617\n#define HDMI_AHB_DMA_BUFFINT                    0x3618\n#define HDMI_AHB_DMA_BUFFMASK                   0x3619\n#define HDMI_AHB_DMA_BUFFPOL                    0x361a\n\n \n#define HDMI_MC_SFRDIV                          0x4000\n#define HDMI_MC_CLKDIS                          0x4001\n#define HDMI_MC_SWRSTZ                          0x4002\n#define HDMI_MC_OPCTRL                          0x4003\n#define HDMI_MC_FLOWCTRL                        0x4004\n#define HDMI_MC_PHYRSTZ                         0x4005\n#define HDMI_MC_LOCKONCLOCK                     0x4006\n#define HDMI_MC_HEACPHY_RST                     0x4007\n\n \n#define HDMI_CSC_CFG                            0x4100\n#define HDMI_CSC_SCALE                          0x4101\n#define HDMI_CSC_COEF_A1_MSB                    0x4102\n#define HDMI_CSC_COEF_A1_LSB                    0x4103\n#define HDMI_CSC_COEF_A2_MSB                    0x4104\n#define HDMI_CSC_COEF_A2_LSB                    0x4105\n#define HDMI_CSC_COEF_A3_MSB                    0x4106\n#define HDMI_CSC_COEF_A3_LSB                    0x4107\n#define HDMI_CSC_COEF_A4_MSB                    0x4108\n#define HDMI_CSC_COEF_A4_LSB                    0x4109\n#define HDMI_CSC_COEF_B1_MSB                    0x410A\n#define HDMI_CSC_COEF_B1_LSB                    0x410B\n#define HDMI_CSC_COEF_B2_MSB                    0x410C\n#define HDMI_CSC_COEF_B2_LSB                    0x410D\n#define HDMI_CSC_COEF_B3_MSB                    0x410E\n#define HDMI_CSC_COEF_B3_LSB                    0x410F\n#define HDMI_CSC_COEF_B4_MSB                    0x4110\n#define HDMI_CSC_COEF_B4_LSB                    0x4111\n#define HDMI_CSC_COEF_C1_MSB                    0x4112\n#define HDMI_CSC_COEF_C1_LSB                    0x4113\n#define HDMI_CSC_COEF_C2_MSB                    0x4114\n#define HDMI_CSC_COEF_C2_LSB                    0x4115\n#define HDMI_CSC_COEF_C3_MSB                    0x4116\n#define HDMI_CSC_COEF_C3_LSB                    0x4117\n#define HDMI_CSC_COEF_C4_MSB                    0x4118\n#define HDMI_CSC_COEF_C4_LSB                    0x4119\n\n \n#define HDMI_A_HDCPCFG0                         0x5000\n#define HDMI_A_HDCPCFG1                         0x5001\n#define HDMI_A_HDCPOBS0                         0x5002\n#define HDMI_A_HDCPOBS1                         0x5003\n#define HDMI_A_HDCPOBS2                         0x5004\n#define HDMI_A_HDCPOBS3                         0x5005\n#define HDMI_A_APIINTCLR                        0x5006\n#define HDMI_A_APIINTSTAT                       0x5007\n#define HDMI_A_APIINTMSK                        0x5008\n#define HDMI_A_VIDPOLCFG                        0x5009\n#define HDMI_A_OESSWCFG                         0x500A\n#define HDMI_A_TIMER1SETUP0                     0x500B\n#define HDMI_A_TIMER1SETUP1                     0x500C\n#define HDMI_A_TIMER2SETUP0                     0x500D\n#define HDMI_A_TIMER2SETUP1                     0x500E\n#define HDMI_A_100MSCFG                         0x500F\n#define HDMI_A_2SCFG0                           0x5010\n#define HDMI_A_2SCFG1                           0x5011\n#define HDMI_A_5SCFG0                           0x5012\n#define HDMI_A_5SCFG1                           0x5013\n#define HDMI_A_SRMVERLSB                        0x5014\n#define HDMI_A_SRMVERMSB                        0x5015\n#define HDMI_A_SRMCTRL                          0x5016\n#define HDMI_A_SFRSETUP                         0x5017\n#define HDMI_A_I2CHSETUP                        0x5018\n#define HDMI_A_INTSETUP                         0x5019\n#define HDMI_A_PRESETUP                         0x501A\n#define HDMI_A_SRM_BASE                         0x5020\n\n \n#define HDMI_I2CM_SLAVE                         0x7E00\n#define HDMI_I2CM_ADDRESS                       0x7E01\n#define HDMI_I2CM_DATAO                         0x7E02\n#define HDMI_I2CM_DATAI                         0x7E03\n#define HDMI_I2CM_OPERATION                     0x7E04\n#define HDMI_I2CM_INT                           0x7E05\n#define HDMI_I2CM_CTLINT                        0x7E06\n#define HDMI_I2CM_DIV                           0x7E07\n#define HDMI_I2CM_SEGADDR                       0x7E08\n#define HDMI_I2CM_SOFTRSTZ                      0x7E09\n#define HDMI_I2CM_SEGPTR                        0x7E0A\n#define HDMI_I2CM_SS_SCL_HCNT_1_ADDR            0x7E0B\n#define HDMI_I2CM_SS_SCL_HCNT_0_ADDR            0x7E0C\n#define HDMI_I2CM_SS_SCL_LCNT_1_ADDR            0x7E0D\n#define HDMI_I2CM_SS_SCL_LCNT_0_ADDR            0x7E0E\n#define HDMI_I2CM_FS_SCL_HCNT_1_ADDR            0x7E0F\n#define HDMI_I2CM_FS_SCL_HCNT_0_ADDR            0x7E10\n#define HDMI_I2CM_FS_SCL_LCNT_1_ADDR            0x7E11\n#define HDMI_I2CM_FS_SCL_LCNT_0_ADDR            0x7E12\n\nenum {\n \n\tHDMI_PRODUCT_ID0_HDMI_TX = 0xa0,\n\n \n\tHDMI_PRODUCT_ID1_HDCP = 0xc0,\n\tHDMI_PRODUCT_ID1_HDMI_RX = 0x02,\n\tHDMI_PRODUCT_ID1_HDMI_TX = 0x01,\n\n \n\tHDMI_CONFIG0_I2S = 0x10,\n\tHDMI_CONFIG0_CEC = 0x02,\n\n \n\tHDMI_CONFIG1_AHB = 0x01,\n\n \n\tHDMI_CONFIG3_AHBAUDDMA = 0x02,\n\tHDMI_CONFIG3_GPAUD = 0x01,\n\n \n\tHDMI_IH_FC_INT2_OVERFLOW_MASK = 0x03,\n\tHDMI_IH_FC_INT2_LOW_PRIORITY_OVERFLOW = 0x02,\n\tHDMI_IH_FC_INT2_HIGH_PRIORITY_OVERFLOW = 0x01,\n\n \n\tHDMI_IH_FC_STAT2_OVERFLOW_MASK = 0x03,\n\tHDMI_IH_FC_STAT2_LOW_PRIORITY_OVERFLOW = 0x02,\n\tHDMI_IH_FC_STAT2_HIGH_PRIORITY_OVERFLOW = 0x01,\n\n \n\tHDMI_IH_PHY_STAT0_RX_SENSE3 = 0x20,\n\tHDMI_IH_PHY_STAT0_RX_SENSE2 = 0x10,\n\tHDMI_IH_PHY_STAT0_RX_SENSE1 = 0x8,\n\tHDMI_IH_PHY_STAT0_RX_SENSE0 = 0x4,\n\tHDMI_IH_PHY_STAT0_TX_PHY_LOCK = 0x2,\n\tHDMI_IH_PHY_STAT0_HPD = 0x1,\n\n \n\tHDMI_IH_I2CM_STAT0_DONE = 0x2,\n\tHDMI_IH_I2CM_STAT0_ERROR = 0x1,\n\n \n\tHDMI_IH_MUTE_I2CMPHY_STAT0_I2CMPHYDONE = 0x2,\n\tHDMI_IH_MUTE_I2CMPHY_STAT0_I2CMPHYERROR = 0x1,\n\n \n\tHDMI_IH_AHBDMAAUD_STAT0_ERROR = 0x20,\n\tHDMI_IH_AHBDMAAUD_STAT0_LOST = 0x10,\n\tHDMI_IH_AHBDMAAUD_STAT0_RETRY = 0x08,\n\tHDMI_IH_AHBDMAAUD_STAT0_DONE = 0x04,\n\tHDMI_IH_AHBDMAAUD_STAT0_BUFFFULL = 0x02,\n\tHDMI_IH_AHBDMAAUD_STAT0_BUFFEMPTY = 0x01,\n\n \n\tHDMI_IH_MUTE_FC_STAT2_OVERFLOW_MASK = 0x03,\n\tHDMI_IH_MUTE_FC_STAT2_LOW_PRIORITY_OVERFLOW = 0x02,\n\tHDMI_IH_MUTE_FC_STAT2_HIGH_PRIORITY_OVERFLOW = 0x01,\n\n \n\tHDMI_IH_MUTE_AHBDMAAUD_STAT0_ERROR = 0x20,\n\tHDMI_IH_MUTE_AHBDMAAUD_STAT0_LOST = 0x10,\n\tHDMI_IH_MUTE_AHBDMAAUD_STAT0_RETRY = 0x08,\n\tHDMI_IH_MUTE_AHBDMAAUD_STAT0_DONE = 0x04,\n\tHDMI_IH_MUTE_AHBDMAAUD_STAT0_BUFFFULL = 0x02,\n\tHDMI_IH_MUTE_AHBDMAAUD_STAT0_BUFFEMPTY = 0x01,\n\n \n\tHDMI_IH_MUTE_MUTE_WAKEUP_INTERRUPT = 0x2,\n\tHDMI_IH_MUTE_MUTE_ALL_INTERRUPT = 0x1,\n\n \n\tHDMI_TX_INVID0_INTERNAL_DE_GENERATOR_MASK = 0x80,\n\tHDMI_TX_INVID0_INTERNAL_DE_GENERATOR_ENABLE = 0x80,\n\tHDMI_TX_INVID0_INTERNAL_DE_GENERATOR_DISABLE = 0x00,\n\tHDMI_TX_INVID0_VIDEO_MAPPING_MASK = 0x1F,\n\tHDMI_TX_INVID0_VIDEO_MAPPING_OFFSET = 0,\n\n \n\tHDMI_TX_INSTUFFING_BDBDATA_STUFFING_MASK = 0x4,\n\tHDMI_TX_INSTUFFING_BDBDATA_STUFFING_ENABLE = 0x4,\n\tHDMI_TX_INSTUFFING_BDBDATA_STUFFING_DISABLE = 0x0,\n\tHDMI_TX_INSTUFFING_RCRDATA_STUFFING_MASK = 0x2,\n\tHDMI_TX_INSTUFFING_RCRDATA_STUFFING_ENABLE = 0x2,\n\tHDMI_TX_INSTUFFING_RCRDATA_STUFFING_DISABLE = 0x0,\n\tHDMI_TX_INSTUFFING_GYDATA_STUFFING_MASK = 0x1,\n\tHDMI_TX_INSTUFFING_GYDATA_STUFFING_ENABLE = 0x1,\n\tHDMI_TX_INSTUFFING_GYDATA_STUFFING_DISABLE = 0x0,\n\n \n\tHDMI_VP_PR_CD_COLOR_DEPTH_MASK = 0xF0,\n\tHDMI_VP_PR_CD_COLOR_DEPTH_OFFSET = 4,\n\tHDMI_VP_PR_CD_DESIRED_PR_FACTOR_MASK = 0x0F,\n\tHDMI_VP_PR_CD_DESIRED_PR_FACTOR_OFFSET = 0,\n\n \n\tHDMI_VP_STUFF_IDEFAULT_PHASE_MASK = 0x20,\n\tHDMI_VP_STUFF_IDEFAULT_PHASE_OFFSET = 5,\n\tHDMI_VP_STUFF_IFIX_PP_TO_LAST_MASK = 0x10,\n\tHDMI_VP_STUFF_IFIX_PP_TO_LAST_OFFSET = 4,\n\tHDMI_VP_STUFF_ICX_GOTO_P0_ST_MASK = 0x8,\n\tHDMI_VP_STUFF_ICX_GOTO_P0_ST_OFFSET = 3,\n\tHDMI_VP_STUFF_YCC422_STUFFING_MASK = 0x4,\n\tHDMI_VP_STUFF_YCC422_STUFFING_STUFFING_MODE = 0x4,\n\tHDMI_VP_STUFF_YCC422_STUFFING_DIRECT_MODE = 0x0,\n\tHDMI_VP_STUFF_PP_STUFFING_MASK = 0x2,\n\tHDMI_VP_STUFF_PP_STUFFING_STUFFING_MODE = 0x2,\n\tHDMI_VP_STUFF_PP_STUFFING_DIRECT_MODE = 0x0,\n\tHDMI_VP_STUFF_PR_STUFFING_MASK = 0x1,\n\tHDMI_VP_STUFF_PR_STUFFING_STUFFING_MODE = 0x1,\n\tHDMI_VP_STUFF_PR_STUFFING_DIRECT_MODE = 0x0,\n\n \n\tHDMI_VP_CONF_BYPASS_EN_MASK = 0x40,\n\tHDMI_VP_CONF_BYPASS_EN_ENABLE = 0x40,\n\tHDMI_VP_CONF_BYPASS_EN_DISABLE = 0x00,\n\tHDMI_VP_CONF_PP_EN_ENMASK = 0x20,\n\tHDMI_VP_CONF_PP_EN_ENABLE = 0x20,\n\tHDMI_VP_CONF_PP_EN_DISABLE = 0x00,\n\tHDMI_VP_CONF_PR_EN_MASK = 0x10,\n\tHDMI_VP_CONF_PR_EN_ENABLE = 0x10,\n\tHDMI_VP_CONF_PR_EN_DISABLE = 0x00,\n\tHDMI_VP_CONF_YCC422_EN_MASK = 0x8,\n\tHDMI_VP_CONF_YCC422_EN_ENABLE = 0x8,\n\tHDMI_VP_CONF_YCC422_EN_DISABLE = 0x0,\n\tHDMI_VP_CONF_BYPASS_SELECT_MASK = 0x4,\n\tHDMI_VP_CONF_BYPASS_SELECT_VID_PACKETIZER = 0x4,\n\tHDMI_VP_CONF_BYPASS_SELECT_PIX_REPEATER = 0x0,\n\tHDMI_VP_CONF_OUTPUT_SELECTOR_MASK = 0x3,\n\tHDMI_VP_CONF_OUTPUT_SELECTOR_BYPASS = 0x3,\n\tHDMI_VP_CONF_OUTPUT_SELECTOR_YCC422 = 0x1,\n\tHDMI_VP_CONF_OUTPUT_SELECTOR_PP = 0x0,\n\n \n\tHDMI_VP_REMAP_MASK = 0x3,\n\tHDMI_VP_REMAP_YCC422_24bit = 0x2,\n\tHDMI_VP_REMAP_YCC422_20bit = 0x1,\n\tHDMI_VP_REMAP_YCC422_16bit = 0x0,\n\n \n\tHDMI_FC_INVIDCONF_HDCP_KEEPOUT_MASK = 0x80,\n\tHDMI_FC_INVIDCONF_HDCP_KEEPOUT_ACTIVE = 0x80,\n\tHDMI_FC_INVIDCONF_HDCP_KEEPOUT_INACTIVE = 0x00,\n\tHDMI_FC_INVIDCONF_VSYNC_IN_POLARITY_MASK = 0x40,\n\tHDMI_FC_INVIDCONF_VSYNC_IN_POLARITY_ACTIVE_HIGH = 0x40,\n\tHDMI_FC_INVIDCONF_VSYNC_IN_POLARITY_ACTIVE_LOW = 0x00,\n\tHDMI_FC_INVIDCONF_HSYNC_IN_POLARITY_MASK = 0x20,\n\tHDMI_FC_INVIDCONF_HSYNC_IN_POLARITY_ACTIVE_HIGH = 0x20,\n\tHDMI_FC_INVIDCONF_HSYNC_IN_POLARITY_ACTIVE_LOW = 0x00,\n\tHDMI_FC_INVIDCONF_DE_IN_POLARITY_MASK = 0x10,\n\tHDMI_FC_INVIDCONF_DE_IN_POLARITY_ACTIVE_HIGH = 0x10,\n\tHDMI_FC_INVIDCONF_DE_IN_POLARITY_ACTIVE_LOW = 0x00,\n\tHDMI_FC_INVIDCONF_DVI_MODEZ_MASK = 0x8,\n\tHDMI_FC_INVIDCONF_DVI_MODEZ_HDMI_MODE = 0x8,\n\tHDMI_FC_INVIDCONF_DVI_MODEZ_DVI_MODE = 0x0,\n\tHDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_MASK = 0x2,\n\tHDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_ACTIVE_HIGH = 0x2,\n\tHDMI_FC_INVIDCONF_R_V_BLANK_IN_OSC_ACTIVE_LOW = 0x0,\n\tHDMI_FC_INVIDCONF_IN_I_P_MASK = 0x1,\n\tHDMI_FC_INVIDCONF_IN_I_P_INTERLACED = 0x1,\n\tHDMI_FC_INVIDCONF_IN_I_P_PROGRESSIVE = 0x0,\n\n \n\tHDMI_FC_AUDICONF0_CC_OFFSET = 4,\n\tHDMI_FC_AUDICONF0_CC_MASK = 0x70,\n\tHDMI_FC_AUDICONF0_CT_OFFSET = 0,\n\tHDMI_FC_AUDICONF0_CT_MASK = 0xF,\n\n \n\tHDMI_FC_AUDICONF1_SS_OFFSET = 3,\n\tHDMI_FC_AUDICONF1_SS_MASK = 0x18,\n\tHDMI_FC_AUDICONF1_SF_OFFSET = 0,\n\tHDMI_FC_AUDICONF1_SF_MASK = 0x7,\n\n \n\tHDMI_FC_AUDICONF3_LFEPBL_OFFSET = 5,\n\tHDMI_FC_AUDICONF3_LFEPBL_MASK = 0x60,\n\tHDMI_FC_AUDICONF3_DM_INH_OFFSET = 4,\n\tHDMI_FC_AUDICONF3_DM_INH_MASK = 0x10,\n\tHDMI_FC_AUDICONF3_LSV_OFFSET = 0,\n\tHDMI_FC_AUDICONF3_LSV_MASK = 0xF,\n\n \n\tHDMI_FC_AUDSCHNLS0_CGMSA_OFFSET = 4,\n\tHDMI_FC_AUDSCHNLS0_CGMSA_MASK = 0x30,\n\tHDMI_FC_AUDSCHNLS0_COPYRIGHT_OFFSET = 0,\n\tHDMI_FC_AUDSCHNLS0_COPYRIGHT_MASK = 0x01,\n\n \n\tHDMI_FC_AUDSCHNLS3_OIEC_CH0_OFFSET = 0,\n\tHDMI_FC_AUDSCHNLS3_OIEC_CH0_MASK = 0x0f,\n\tHDMI_FC_AUDSCHNLS3_OIEC_CH1_OFFSET = 4,\n\tHDMI_FC_AUDSCHNLS3_OIEC_CH1_MASK = 0xf0,\n\tHDMI_FC_AUDSCHNLS4_OIEC_CH2_OFFSET = 0,\n\tHDMI_FC_AUDSCHNLS4_OIEC_CH2_MASK = 0x0f,\n\tHDMI_FC_AUDSCHNLS4_OIEC_CH3_OFFSET = 4,\n\tHDMI_FC_AUDSCHNLS4_OIEC_CH3_MASK = 0xf0,\n\n\tHDMI_FC_AUDSCHNLS5_OIEC_CH0_OFFSET = 0,\n\tHDMI_FC_AUDSCHNLS5_OIEC_CH0_MASK = 0x0f,\n\tHDMI_FC_AUDSCHNLS5_OIEC_CH1_OFFSET = 4,\n\tHDMI_FC_AUDSCHNLS5_OIEC_CH1_MASK = 0xf0,\n\tHDMI_FC_AUDSCHNLS6_OIEC_CH2_OFFSET = 0,\n\tHDMI_FC_AUDSCHNLS6_OIEC_CH2_MASK = 0x0f,\n\tHDMI_FC_AUDSCHNLS6_OIEC_CH3_OFFSET = 4,\n\tHDMI_FC_AUDSCHNLS6_OIEC_CH3_MASK = 0xf0,\n\n \n\tHDMI_FC_AUDSCHNLS7_ACCURACY_OFFSET = 4,\n\tHDMI_FC_AUDSCHNLS7_ACCURACY_MASK = 0x30,\n\n \n\tHDMI_FC_AUDSCHNLS8_ORIGSAMPFREQ_MASK = 0xf0,\n\tHDMI_FC_AUDSCHNLS8_ORIGSAMPFREQ_OFFSET = 4,\n\tHDMI_FC_AUDSCHNLS8_WORDLEGNTH_MASK = 0x0f,\n\tHDMI_FC_AUDSCHNLS8_WORDLEGNTH_OFFSET = 0,\n\n \n\tHDMI_FC_AUDSCONF_AUD_PACKET_SAMPFIT_MASK = 0xF0,\n\tHDMI_FC_AUDSCONF_AUD_PACKET_SAMPFIT_OFFSET = 4,\n\tHDMI_FC_AUDSCONF_AUD_PACKET_LAYOUT_MASK = 0x1,\n\tHDMI_FC_AUDSCONF_AUD_PACKET_LAYOUT_OFFSET = 0,\n\tHDMI_FC_AUDSCONF_AUD_PACKET_LAYOUT_LAYOUT1 = 0x1,\n\tHDMI_FC_AUDSCONF_AUD_PACKET_LAYOUT_LAYOUT0 = 0x0,\n\n \n\tHDMI_FC_STAT2_OVERFLOW_MASK = 0x03,\n\tHDMI_FC_STAT2_LOW_PRIORITY_OVERFLOW = 0x02,\n\tHDMI_FC_STAT2_HIGH_PRIORITY_OVERFLOW = 0x01,\n\n \n\tHDMI_FC_INT2_OVERFLOW_MASK = 0x03,\n\tHDMI_FC_INT2_LOW_PRIORITY_OVERFLOW = 0x02,\n\tHDMI_FC_INT2_HIGH_PRIORITY_OVERFLOW = 0x01,\n\n \n\tHDMI_FC_MASK2_OVERFLOW_MASK = 0x03,\n\tHDMI_FC_MASK2_LOW_PRIORITY_OVERFLOW = 0x02,\n\tHDMI_FC_MASK2_HIGH_PRIORITY_OVERFLOW = 0x01,\n\n \n\tHDMI_FC_PRCONF_INCOMING_PR_FACTOR_MASK = 0xF0,\n\tHDMI_FC_PRCONF_INCOMING_PR_FACTOR_OFFSET = 4,\n\tHDMI_FC_PRCONF_OUTPUT_PR_FACTOR_MASK = 0x0F,\n\tHDMI_FC_PRCONF_OUTPUT_PR_FACTOR_OFFSET = 0,\n\n \n\tHDMI_FC_PACKET_TX_EN_DRM_MASK = 0x80,\n\tHDMI_FC_PACKET_TX_EN_DRM_ENABLE = 0x80,\n\tHDMI_FC_PACKET_TX_EN_DRM_DISABLE = 0x00,\n\n \n\tHDMI_FC_AVICONF0_PIX_FMT_MASK = 0x03,\n\tHDMI_FC_AVICONF0_PIX_FMT_RGB = 0x00,\n\tHDMI_FC_AVICONF0_PIX_FMT_YCBCR422 = 0x01,\n\tHDMI_FC_AVICONF0_PIX_FMT_YCBCR444 = 0x02,\n\tHDMI_FC_AVICONF0_ACTIVE_FMT_MASK = 0x40,\n\tHDMI_FC_AVICONF0_ACTIVE_FMT_INFO_PRESENT = 0x40,\n\tHDMI_FC_AVICONF0_ACTIVE_FMT_NO_INFO = 0x00,\n\tHDMI_FC_AVICONF0_BAR_DATA_MASK = 0x0C,\n\tHDMI_FC_AVICONF0_BAR_DATA_NO_DATA = 0x00,\n\tHDMI_FC_AVICONF0_BAR_DATA_VERT_BAR = 0x04,\n\tHDMI_FC_AVICONF0_BAR_DATA_HORIZ_BAR = 0x08,\n\tHDMI_FC_AVICONF0_BAR_DATA_VERT_HORIZ_BAR = 0x0C,\n\tHDMI_FC_AVICONF0_SCAN_INFO_MASK = 0x30,\n\tHDMI_FC_AVICONF0_SCAN_INFO_OVERSCAN = 0x10,\n\tHDMI_FC_AVICONF0_SCAN_INFO_UNDERSCAN = 0x20,\n\tHDMI_FC_AVICONF0_SCAN_INFO_NODATA = 0x00,\n\n\tHDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_MASK = 0x0F,\n\tHDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_USE_CODED = 0x08,\n\tHDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_4_3 = 0x09,\n\tHDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_16_9 = 0x0A,\n\tHDMI_FC_AVICONF1_ACTIVE_ASPECT_RATIO_14_9 = 0x0B,\n\tHDMI_FC_AVICONF1_CODED_ASPECT_RATIO_MASK = 0x30,\n\tHDMI_FC_AVICONF1_CODED_ASPECT_RATIO_NO_DATA = 0x00,\n\tHDMI_FC_AVICONF1_CODED_ASPECT_RATIO_4_3 = 0x10,\n\tHDMI_FC_AVICONF1_CODED_ASPECT_RATIO_16_9 = 0x20,\n\tHDMI_FC_AVICONF1_COLORIMETRY_MASK = 0xC0,\n\tHDMI_FC_AVICONF1_COLORIMETRY_NO_DATA = 0x00,\n\tHDMI_FC_AVICONF1_COLORIMETRY_SMPTE = 0x40,\n\tHDMI_FC_AVICONF1_COLORIMETRY_ITUR = 0x80,\n\tHDMI_FC_AVICONF1_COLORIMETRY_EXTENDED_INFO = 0xC0,\n\n\tHDMI_FC_AVICONF2_SCALING_MASK = 0x03,\n\tHDMI_FC_AVICONF2_SCALING_NONE = 0x00,\n\tHDMI_FC_AVICONF2_SCALING_HORIZ = 0x01,\n\tHDMI_FC_AVICONF2_SCALING_VERT = 0x02,\n\tHDMI_FC_AVICONF2_SCALING_HORIZ_VERT = 0x03,\n\tHDMI_FC_AVICONF2_RGB_QUANT_MASK = 0x0C,\n\tHDMI_FC_AVICONF2_RGB_QUANT_DEFAULT = 0x00,\n\tHDMI_FC_AVICONF2_RGB_QUANT_LIMITED_RANGE = 0x04,\n\tHDMI_FC_AVICONF2_RGB_QUANT_FULL_RANGE = 0x08,\n\tHDMI_FC_AVICONF2_EXT_COLORIMETRY_MASK = 0x70,\n\tHDMI_FC_AVICONF2_EXT_COLORIMETRY_XVYCC601 = 0x00,\n\tHDMI_FC_AVICONF2_EXT_COLORIMETRY_XVYCC709 = 0x10,\n\tHDMI_FC_AVICONF2_EXT_COLORIMETRY_SYCC601 = 0x20,\n\tHDMI_FC_AVICONF2_EXT_COLORIMETRY_ADOBE_YCC601 = 0x30,\n\tHDMI_FC_AVICONF2_EXT_COLORIMETRY_ADOBE_RGB = 0x40,\n\tHDMI_FC_AVICONF2_IT_CONTENT_MASK = 0x80,\n\tHDMI_FC_AVICONF2_IT_CONTENT_NO_DATA = 0x00,\n\tHDMI_FC_AVICONF2_IT_CONTENT_VALID = 0x80,\n\n\tHDMI_FC_AVICONF3_IT_CONTENT_TYPE_MASK = 0x03,\n\tHDMI_FC_AVICONF3_IT_CONTENT_TYPE_GRAPHICS = 0x00,\n\tHDMI_FC_AVICONF3_IT_CONTENT_TYPE_PHOTO = 0x01,\n\tHDMI_FC_AVICONF3_IT_CONTENT_TYPE_CINEMA = 0x02,\n\tHDMI_FC_AVICONF3_IT_CONTENT_TYPE_GAME = 0x03,\n\tHDMI_FC_AVICONF3_QUANT_RANGE_MASK = 0x0C,\n\tHDMI_FC_AVICONF3_QUANT_RANGE_LIMITED = 0x00,\n\tHDMI_FC_AVICONF3_QUANT_RANGE_FULL = 0x04,\n\n \n\tHDMI_FC_DBGFORCE_FORCEAUDIO = 0x10,\n\tHDMI_FC_DBGFORCE_FORCEVIDEO = 0x1,\n\n \n\tHDMI_FC_DATAUTO0_VSD_MASK = 0x08,\n\tHDMI_FC_DATAUTO0_VSD_OFFSET = 3,\n\n \n\tHDMI_FC_DATAUTO3_GCP_AUTO = 0x04,\n\n \n\tHDMI_PHY_CONF0_PDZ_MASK = 0x80,\n\tHDMI_PHY_CONF0_PDZ_OFFSET = 7,\n\tHDMI_PHY_CONF0_ENTMDS_MASK = 0x40,\n\tHDMI_PHY_CONF0_ENTMDS_OFFSET = 6,\n\tHDMI_PHY_CONF0_SVSRET_MASK = 0x20,\n\tHDMI_PHY_CONF0_SVSRET_OFFSET = 5,\n\tHDMI_PHY_CONF0_GEN2_PDDQ_MASK = 0x10,\n\tHDMI_PHY_CONF0_GEN2_PDDQ_OFFSET = 4,\n\tHDMI_PHY_CONF0_GEN2_TXPWRON_MASK = 0x8,\n\tHDMI_PHY_CONF0_GEN2_TXPWRON_OFFSET = 3,\n\tHDMI_PHY_CONF0_GEN2_ENHPDRXSENSE_MASK = 0x4,\n\tHDMI_PHY_CONF0_GEN2_ENHPDRXSENSE_OFFSET = 2,\n\tHDMI_PHY_CONF0_SELDATAENPOL_MASK = 0x2,\n\tHDMI_PHY_CONF0_SELDATAENPOL_OFFSET = 1,\n\tHDMI_PHY_CONF0_SELDIPIF_MASK = 0x1,\n\tHDMI_PHY_CONF0_SELDIPIF_OFFSET = 0,\n\n \n\tHDMI_PHY_TST0_TSTCLR_MASK = 0x20,\n\tHDMI_PHY_TST0_TSTCLR_OFFSET = 5,\n\tHDMI_PHY_TST0_TSTEN_MASK = 0x10,\n\tHDMI_PHY_TST0_TSTEN_OFFSET = 4,\n\tHDMI_PHY_TST0_TSTCLK_MASK = 0x1,\n\tHDMI_PHY_TST0_TSTCLK_OFFSET = 0,\n\n \n\tHDMI_PHY_RX_SENSE3 = 0x80,\n\tHDMI_PHY_RX_SENSE2 = 0x40,\n\tHDMI_PHY_RX_SENSE1 = 0x20,\n\tHDMI_PHY_RX_SENSE0 = 0x10,\n\tHDMI_PHY_HPD = 0x02,\n\tHDMI_PHY_TX_PHY_LOCK = 0x01,\n\n \n\tHDMI_PHY_I2CM_SLAVE_ADDR_PHY_GEN2 = 0x69,\n\tHDMI_PHY_I2CM_SLAVE_ADDR_HEAC_PHY = 0x49,\n\n \n\tHDMI_PHY_I2CM_OPERATION_ADDR_WRITE = 0x10,\n\tHDMI_PHY_I2CM_OPERATION_ADDR_READ = 0x1,\n\n \n\tHDMI_PHY_I2CM_INT_ADDR_DONE_POL = 0x08,\n\tHDMI_PHY_I2CM_INT_ADDR_DONE_MASK = 0x04,\n\n \n\tHDMI_PHY_I2CM_CTLINT_ADDR_NAC_POL = 0x80,\n\tHDMI_PHY_I2CM_CTLINT_ADDR_NAC_MASK = 0x40,\n\tHDMI_PHY_I2CM_CTLINT_ADDR_ARBITRATION_POL = 0x08,\n\tHDMI_PHY_I2CM_CTLINT_ADDR_ARBITRATION_MASK = 0x04,\n\n \n\tHDMI_AUD_CONF0_SW_RESET = 0x80,\n\tHDMI_AUD_CONF0_I2S_SELECT = 0x20,\n\tHDMI_AUD_CONF0_I2S_EN3 = 0x08,\n\tHDMI_AUD_CONF0_I2S_EN2 = 0x04,\n\tHDMI_AUD_CONF0_I2S_EN1 = 0x02,\n\tHDMI_AUD_CONF0_I2S_EN0 = 0x01,\n\n \n\tHDMI_AUD_CONF1_MODE_I2S = 0x00,\n\tHDMI_AUD_CONF1_MODE_RIGHT_J = 0x20,\n\tHDMI_AUD_CONF1_MODE_LEFT_J = 0x40,\n\tHDMI_AUD_CONF1_MODE_BURST_1 = 0x60,\n\tHDMI_AUD_CONF1_MODE_BURST_2 = 0x80,\n\tHDMI_AUD_CONF1_WIDTH_16 = 0x10,\n\tHDMI_AUD_CONF1_WIDTH_24 = 0x18,\n\n \n\tHDMI_AUD_CTS3_N_SHIFT_OFFSET = 5,\n\tHDMI_AUD_CTS3_N_SHIFT_MASK = 0xe0,\n\tHDMI_AUD_CTS3_N_SHIFT_1 = 0,\n\tHDMI_AUD_CTS3_N_SHIFT_16 = 0x20,\n\tHDMI_AUD_CTS3_N_SHIFT_32 = 0x40,\n\tHDMI_AUD_CTS3_N_SHIFT_64 = 0x60,\n\tHDMI_AUD_CTS3_N_SHIFT_128 = 0x80,\n\tHDMI_AUD_CTS3_N_SHIFT_256 = 0xa0,\n\t \n\tHDMI_AUD_CTS3_CTS_MANUAL = 0x10,\n\tHDMI_AUD_CTS3_AUDCTS19_16_MASK = 0x0f,\n\n \n\tHDMI_AUD_INPUTCLKFS_128FS = 0,\n\tHDMI_AUD_INPUTCLKFS_256FS = 1,\n\tHDMI_AUD_INPUTCLKFS_512FS = 2,\n\tHDMI_AUD_INPUTCLKFS_64FS = 4,\n\n \n\tHDMI_AHB_DMA_CONF0_SW_FIFO_RST_OFFSET = 7,\n\tHDMI_AHB_DMA_CONF0_SW_FIFO_RST_MASK = 0x80,\n\tHDMI_AHB_DMA_CONF0_HBR = 0x10,\n\tHDMI_AHB_DMA_CONF0_EN_HLOCK_OFFSET = 3,\n\tHDMI_AHB_DMA_CONF0_EN_HLOCK_MASK = 0x08,\n\tHDMI_AHB_DMA_CONF0_INCR_TYPE_OFFSET = 1,\n\tHDMI_AHB_DMA_CONF0_INCR_TYPE_MASK = 0x06,\n\tHDMI_AHB_DMA_CONF0_INCR4 = 0x0,\n\tHDMI_AHB_DMA_CONF0_INCR8 = 0x2,\n\tHDMI_AHB_DMA_CONF0_INCR16 = 0x4,\n\tHDMI_AHB_DMA_CONF0_BURST_MODE = 0x1,\n\n \n\tHDMI_AHB_DMA_START_START_OFFSET = 0,\n\tHDMI_AHB_DMA_START_START_MASK = 0x01,\n\n \n\tHDMI_AHB_DMA_STOP_STOP_OFFSET = 0,\n\tHDMI_AHB_DMA_STOP_STOP_MASK = 0x01,\n\n \n\tHDMI_AHB_DMA_DONE = 0x80,\n\tHDMI_AHB_DMA_RETRY_SPLIT = 0x40,\n\tHDMI_AHB_DMA_LOSTOWNERSHIP = 0x20,\n\tHDMI_AHB_DMA_ERROR = 0x10,\n\tHDMI_AHB_DMA_FIFO_THREMPTY = 0x04,\n\tHDMI_AHB_DMA_FIFO_FULL = 0x02,\n\tHDMI_AHB_DMA_FIFO_EMPTY = 0x01,\n\n \n\tHDMI_AHB_DMA_BUFFSTAT_FULL = 0x02,\n\tHDMI_AHB_DMA_BUFFSTAT_EMPTY = 0x01,\n\n \n\tHDMI_MC_CLKDIS_HDCPCLK_DISABLE = 0x40,\n\tHDMI_MC_CLKDIS_CECCLK_DISABLE = 0x20,\n\tHDMI_MC_CLKDIS_CSCCLK_DISABLE = 0x10,\n\tHDMI_MC_CLKDIS_AUDCLK_DISABLE = 0x8,\n\tHDMI_MC_CLKDIS_PREPCLK_DISABLE = 0x4,\n\tHDMI_MC_CLKDIS_TMDSCLK_DISABLE = 0x2,\n\tHDMI_MC_CLKDIS_PIXELCLK_DISABLE = 0x1,\n\n \n\tHDMI_MC_SWRSTZ_I2SSWRST_REQ = 0x08,\n\tHDMI_MC_SWRSTZ_TMDSSWRST_REQ = 0x02,\n\n \n\tHDMI_MC_FLOWCTRL_FEED_THROUGH_OFF_MASK = 0x1,\n\tHDMI_MC_FLOWCTRL_FEED_THROUGH_OFF_CSC_IN_PATH = 0x1,\n\tHDMI_MC_FLOWCTRL_FEED_THROUGH_OFF_CSC_BYPASS = 0x0,\n\n \n\tHDMI_MC_PHYRSTZ_PHYRSTZ = 0x01,\n\n \n\tHDMI_MC_HEACPHY_RST_ASSERT = 0x1,\n\tHDMI_MC_HEACPHY_RST_DEASSERT = 0x0,\n\n \n\tHDMI_CSC_CFG_INTMODE_MASK = 0x30,\n\tHDMI_CSC_CFG_INTMODE_OFFSET = 4,\n\tHDMI_CSC_CFG_INTMODE_DISABLE = 0x00,\n\tHDMI_CSC_CFG_INTMODE_CHROMA_INT_FORMULA1 = 0x10,\n\tHDMI_CSC_CFG_INTMODE_CHROMA_INT_FORMULA2 = 0x20,\n\tHDMI_CSC_CFG_DECMODE_MASK = 0x3,\n\tHDMI_CSC_CFG_DECMODE_OFFSET = 0,\n\tHDMI_CSC_CFG_DECMODE_DISABLE = 0x0,\n\tHDMI_CSC_CFG_DECMODE_CHROMA_INT_FORMULA1 = 0x1,\n\tHDMI_CSC_CFG_DECMODE_CHROMA_INT_FORMULA2 = 0x2,\n\tHDMI_CSC_CFG_DECMODE_CHROMA_INT_FORMULA3 = 0x3,\n\n \n\tHDMI_CSC_SCALE_CSC_COLORDE_PTH_MASK = 0xF0,\n\tHDMI_CSC_SCALE_CSC_COLORDE_PTH_24BPP = 0x00,\n\tHDMI_CSC_SCALE_CSC_COLORDE_PTH_30BPP = 0x50,\n\tHDMI_CSC_SCALE_CSC_COLORDE_PTH_36BPP = 0x60,\n\tHDMI_CSC_SCALE_CSC_COLORDE_PTH_48BPP = 0x70,\n\tHDMI_CSC_SCALE_CSCSCALE_MASK = 0x03,\n\n \n\tHDMI_A_HDCPCFG0_ELVENA_MASK = 0x80,\n\tHDMI_A_HDCPCFG0_ELVENA_ENABLE = 0x80,\n\tHDMI_A_HDCPCFG0_ELVENA_DISABLE = 0x00,\n\tHDMI_A_HDCPCFG0_I2CFASTMODE_MASK = 0x40,\n\tHDMI_A_HDCPCFG0_I2CFASTMODE_ENABLE = 0x40,\n\tHDMI_A_HDCPCFG0_I2CFASTMODE_DISABLE = 0x00,\n\tHDMI_A_HDCPCFG0_BYPENCRYPTION_MASK = 0x20,\n\tHDMI_A_HDCPCFG0_BYPENCRYPTION_ENABLE = 0x20,\n\tHDMI_A_HDCPCFG0_BYPENCRYPTION_DISABLE = 0x00,\n\tHDMI_A_HDCPCFG0_SYNCRICHECK_MASK = 0x10,\n\tHDMI_A_HDCPCFG0_SYNCRICHECK_ENABLE = 0x10,\n\tHDMI_A_HDCPCFG0_SYNCRICHECK_DISABLE = 0x00,\n\tHDMI_A_HDCPCFG0_AVMUTE_MASK = 0x8,\n\tHDMI_A_HDCPCFG0_AVMUTE_ENABLE = 0x8,\n\tHDMI_A_HDCPCFG0_AVMUTE_DISABLE = 0x0,\n\tHDMI_A_HDCPCFG0_RXDETECT_MASK = 0x4,\n\tHDMI_A_HDCPCFG0_RXDETECT_ENABLE = 0x4,\n\tHDMI_A_HDCPCFG0_RXDETECT_DISABLE = 0x0,\n\tHDMI_A_HDCPCFG0_EN11FEATURE_MASK = 0x2,\n\tHDMI_A_HDCPCFG0_EN11FEATURE_ENABLE = 0x2,\n\tHDMI_A_HDCPCFG0_EN11FEATURE_DISABLE = 0x0,\n\tHDMI_A_HDCPCFG0_HDMIDVI_MASK = 0x1,\n\tHDMI_A_HDCPCFG0_HDMIDVI_HDMI = 0x1,\n\tHDMI_A_HDCPCFG0_HDMIDVI_DVI = 0x0,\n\n \n\tHDMI_A_HDCPCFG1_DISSHA1CHECK_MASK = 0x8,\n\tHDMI_A_HDCPCFG1_DISSHA1CHECK_DISABLE = 0x8,\n\tHDMI_A_HDCPCFG1_DISSHA1CHECK_ENABLE = 0x0,\n\tHDMI_A_HDCPCFG1_PH2UPSHFTENC_MASK = 0x4,\n\tHDMI_A_HDCPCFG1_PH2UPSHFTENC_ENABLE = 0x4,\n\tHDMI_A_HDCPCFG1_PH2UPSHFTENC_DISABLE = 0x0,\n\tHDMI_A_HDCPCFG1_ENCRYPTIONDISABLE_MASK = 0x2,\n\tHDMI_A_HDCPCFG1_ENCRYPTIONDISABLE_DISABLE = 0x2,\n\tHDMI_A_HDCPCFG1_ENCRYPTIONDISABLE_ENABLE = 0x0,\n\tHDMI_A_HDCPCFG1_SWRESET_MASK = 0x1,\n\tHDMI_A_HDCPCFG1_SWRESET_ASSERT = 0x0,\n\n \n\tHDMI_A_VIDPOLCFG_UNENCRYPTCONF_MASK = 0x60,\n\tHDMI_A_VIDPOLCFG_UNENCRYPTCONF_OFFSET = 5,\n\tHDMI_A_VIDPOLCFG_DATAENPOL_MASK = 0x10,\n\tHDMI_A_VIDPOLCFG_DATAENPOL_ACTIVE_HIGH = 0x10,\n\tHDMI_A_VIDPOLCFG_DATAENPOL_ACTIVE_LOW = 0x0,\n\tHDMI_A_VIDPOLCFG_VSYNCPOL_MASK = 0x8,\n\tHDMI_A_VIDPOLCFG_VSYNCPOL_ACTIVE_HIGH = 0x8,\n\tHDMI_A_VIDPOLCFG_VSYNCPOL_ACTIVE_LOW = 0x0,\n\tHDMI_A_VIDPOLCFG_HSYNCPOL_MASK = 0x2,\n\tHDMI_A_VIDPOLCFG_HSYNCPOL_ACTIVE_HIGH = 0x2,\n\tHDMI_A_VIDPOLCFG_HSYNCPOL_ACTIVE_LOW = 0x0,\n\n \n\tHDMI_I2CM_OPERATION_WRITE = 0x10,\n\tHDMI_I2CM_OPERATION_READ_EXT = 0x2,\n\tHDMI_I2CM_OPERATION_READ = 0x1,\n\n \n\tHDMI_I2CM_INT_DONE_POL = 0x8,\n\tHDMI_I2CM_INT_DONE_MASK = 0x4,\n\n \n\tHDMI_I2CM_CTLINT_NAC_POL = 0x80,\n\tHDMI_I2CM_CTLINT_NAC_MASK = 0x40,\n\tHDMI_I2CM_CTLINT_ARB_POL = 0x8,\n\tHDMI_I2CM_CTLINT_ARB_MASK = 0x4,\n};\n\n \n#define HDMI_3D_TX_PHY_PWRCTRL\t\t\t0x00\n#define HDMI_3D_TX_PHY_SERDIVCTRL\t\t0x01\n#define HDMI_3D_TX_PHY_SERCKCTRL\t\t0x02\n#define HDMI_3D_TX_PHY_SERCKKILLCTRL\t\t0x03\n#define HDMI_3D_TX_PHY_TXRESCTRL\t\t0x04\n#define HDMI_3D_TX_PHY_CKCALCTRL\t\t0x05\n#define HDMI_3D_TX_PHY_CPCE_CTRL\t\t0x06\n#define HDMI_3D_TX_PHY_TXCLKMEASCTRL\t\t0x07\n#define HDMI_3D_TX_PHY_TXMEASCTRL\t\t0x08\n#define HDMI_3D_TX_PHY_CKSYMTXCTRL\t\t0x09\n#define HDMI_3D_TX_PHY_CMPSEQCTRL\t\t0x0a\n#define HDMI_3D_TX_PHY_CMPPWRCTRL\t\t0x0b\n#define HDMI_3D_TX_PHY_CMPMODECTRL\t\t0x0c\n#define HDMI_3D_TX_PHY_MEASCTRL\t\t\t0x0d\n#define HDMI_3D_TX_PHY_VLEVCTRL\t\t\t0x0e\n#define HDMI_3D_TX_PHY_D2ACTRL\t\t\t0x0f\n#define HDMI_3D_TX_PHY_CURRCTRL\t\t\t0x10\n#define HDMI_3D_TX_PHY_DRVANACTRL\t\t0x11\n#define HDMI_3D_TX_PHY_PLLMEASCTRL\t\t0x12\n#define HDMI_3D_TX_PHY_PLLPHBYCTRL\t\t0x13\n#define HDMI_3D_TX_PHY_GRP_CTRL\t\t\t0x14\n#define HDMI_3D_TX_PHY_GMPCTRL\t\t\t0x15\n#define HDMI_3D_TX_PHY_MPLLMEASCTRL\t\t0x16\n#define HDMI_3D_TX_PHY_MSM_CTRL\t\t\t0x17\n#define HDMI_3D_TX_PHY_SCRPB_STATUS\t\t0x18\n#define HDMI_3D_TX_PHY_TXTERM\t\t\t0x19\n#define HDMI_3D_TX_PHY_PTRPT_ENBL\t\t0x1a\n#define HDMI_3D_TX_PHY_PATTERNGEN\t\t0x1b\n#define HDMI_3D_TX_PHY_SDCAP_MODE\t\t0x1c\n#define HDMI_3D_TX_PHY_SCOPEMODE\t\t0x1d\n#define HDMI_3D_TX_PHY_DIGTXMODE\t\t0x1e\n#define HDMI_3D_TX_PHY_STR_STATUS\t\t0x1f\n#define HDMI_3D_TX_PHY_SCOPECNT0\t\t0x20\n#define HDMI_3D_TX_PHY_SCOPECNT1\t\t0x21\n#define HDMI_3D_TX_PHY_SCOPECNT2\t\t0x22\n#define HDMI_3D_TX_PHY_SCOPECNTCLK\t\t0x23\n#define HDMI_3D_TX_PHY_SCOPESAMPLE\t\t0x24\n#define HDMI_3D_TX_PHY_SCOPECNTMSB01\t\t0x25\n#define HDMI_3D_TX_PHY_SCOPECNTMSB2CK\t\t0x26\n\n \n#define HDMI_3D_TX_PHY_CKCALCTRL_OVERRIDE\t\tBIT(15)\n\n \n#define HDMI_3D_TX_PHY_MSM_CTRL_MPLL_PH_SEL_CK\t\tBIT(13)\n#define HDMI_3D_TX_PHY_MSM_CTRL_CKO_SEL_CLK_REF_MPLL\t(0 << 1)\n#define HDMI_3D_TX_PHY_MSM_CTRL_CKO_SEL_OFF\t\t(1 << 1)\n#define HDMI_3D_TX_PHY_MSM_CTRL_CKO_SEL_PCLK\t\t(2 << 1)\n#define HDMI_3D_TX_PHY_MSM_CTRL_CKO_SEL_FB_CLK\t\t(3 << 1)\n#define HDMI_3D_TX_PHY_MSM_CTRL_SCOPE_CK_SEL\t\tBIT(0)\n\n \n#define HDMI_3D_TX_PHY_PTRPT_ENBL_OVERRIDE\t\tBIT(15)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_PG_SKIP_BIT2\t\tBIT(8)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_PG_SKIP_BIT1\t\tBIT(7)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_PG_SKIP_BIT0\t\tBIT(6)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_CK_REF_ENB\t\tBIT(5)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_RCAL_ENB\t\tBIT(4)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_TX_CLK_ALIGN_ENB\tBIT(3)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_TX_READY\t\tBIT(2)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_CKO_WORD_ENB\t\tBIT(1)\n#define HDMI_3D_TX_PHY_PTRPT_ENBL_REFCLK_ENB\t\tBIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}