#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0005] In any case, it may be necessary to provide large area and high fill factor arrays whose pixels have to be individually addressable by using suitable independent driving and readout circuits for each pixel of the array.
1-1	0-1	[	_	_	
1-2	1-5	0005	_	_	
1-3	5-6	]	_	_	
1-4	7-9	In	_	_	
1-5	10-13	any	_	_	
1-6	14-18	case	_	_	
1-7	18-19	,	_	_	
1-8	20-22	it	_	_	
1-9	23-26	may	_	_	
1-10	27-29	be	_	_	
1-11	30-39	necessary	_	_	
1-12	40-42	to	_	_	
1-13	43-50	provide	_	_	
1-14	51-56	large	_	_	
1-15	57-61	area	_	_	
1-16	62-65	and	_	_	
1-17	66-70	high	_	_	
1-18	71-75	fill	_	_	
1-19	76-82	factor	_	_	
1-20	83-89	arrays	_	_	
1-21	90-95	whose	_	_	
1-22	96-102	pixels	_	_	
1-23	103-107	have	_	_	
1-24	108-110	to	_	_	
1-25	111-113	be	_	_	
1-26	114-126	individually	_	_	
1-27	127-138	addressable	_	_	
1-28	139-141	by	_	_	
1-29	142-147	using	_	_	
1-30	148-156	suitable	_	_	
1-31	157-168	independent	_	_	
1-32	169-176	driving	_	_	
1-33	177-180	and	_	_	
1-34	181-188	readout	_	_	
1-35	189-197	circuits	_	_	
1-36	198-201	for	_	_	
1-37	202-206	each	_	_	
1-38	207-212	pixel	_	_	
1-39	213-215	of	_	_	
1-40	216-219	the	_	_	
1-41	220-225	array	_	_	
1-42	225-226	.	_	_	

#Text=The larger the number of pixels in the array, the higher the dynamic range and consequently the more accurate the spatial information provided by the whole photodetector.
2-1	227-230	The	_	_	
2-2	231-237	larger	_	_	
2-3	238-241	the	_	_	
2-4	242-248	number	_	_	
2-5	249-251	of	_	_	
2-6	252-258	pixels	_	_	
2-7	259-261	in	_	_	
2-8	262-265	the	_	_	
2-9	266-271	array	_	_	
2-10	271-272	,	_	_	
2-11	273-276	the	_	_	
2-12	277-283	higher	_	_	
2-13	284-287	the	_	_	
2-14	288-295	dynamic	_	_	
2-15	296-301	range	_	_	
2-16	302-305	and	_	_	
2-17	306-318	consequently	_	_	
2-18	319-322	the	_	_	
2-19	323-327	more	_	_	
2-20	328-336	accurate	_	_	
2-21	337-340	the	_	_	
2-22	341-348	spatial	_	_	
2-23	349-360	information	_	_	
2-24	361-369	provided	_	_	
2-25	370-372	by	_	_	
2-26	373-376	the	_	_	
2-27	377-382	whole	_	_	
2-28	383-396	photodetector	_	_	
2-29	396-397	.	_	_	

#Text=Moreover, the greater the whole dimension and the geometrical fill factor of the array, the greater its sensitivity.
#Text=[0006] In typical semiconductor fabrication systems, chips are built up in large numbers on a single large "wafer" of semiconductor material, typically silicon.
3-1	398-406	Moreover	_	_	
3-2	406-407	,	_	_	
3-3	408-411	the	_	_	
3-4	412-419	greater	_	_	
3-5	420-423	the	_	_	
3-6	424-429	whole	_	_	
3-7	430-439	dimension	_	_	
3-8	440-443	and	_	_	
3-9	444-447	the	_	_	
3-10	448-459	geometrical	_	_	
3-11	460-464	fill	_	_	
3-12	465-471	factor	_	_	
3-13	472-474	of	_	_	
3-14	475-478	the	_	_	
3-15	479-484	array	_	_	
3-16	484-485	,	_	_	
3-17	486-489	the	_	_	
3-18	490-497	greater	_	_	
3-19	498-501	its	_	_	
3-20	502-513	sensitivity	_	_	
3-21	513-514	.	_	_	
3-22	515-516	[	_	_	
3-23	516-520	0006	_	_	
3-24	520-521	]	_	_	
3-25	522-524	In	_	_	
3-26	525-532	typical	_	_	
3-27	533-546	semiconductor	_	_	
3-28	547-558	fabrication	_	_	
3-29	559-566	systems	_	_	
3-30	566-567	,	_	_	
3-31	568-573	chips	_	_	
3-32	574-577	are	_	_	
3-33	578-583	built	_	_	
3-34	584-586	up	_	_	
3-35	587-589	in	_	_	
3-36	590-595	large	_	_	
3-37	596-603	numbers	_	_	
3-38	604-606	on	_	_	
3-39	607-608	a	_	_	
3-40	609-615	single	_	_	
3-41	616-621	large	_	_	
3-42	622-623	"	_	_	
3-43	623-628	wafer	_	_	
3-44	628-629	"	_	_	
3-45	630-632	of	_	_	
3-46	633-646	semiconductor	_	_	
3-47	647-655	material	_	_	
3-48	655-656	,	_	_	
3-49	657-666	typically	_	_	
3-50	667-674	silicon	_	_	
3-51	674-675	.	_	_	

#Text=The individual chips are patterned with small pads of metal (usually near their edges) that serve as the connections to an eventual mechanical carrier.
4-1	676-679	The	_	_	
4-2	680-690	individual	_	_	
4-3	691-696	chips	_	_	
4-4	697-700	are	_	_	
4-5	701-710	patterned	_	_	
4-6	711-715	with	_	_	
4-7	716-721	small	_	_	
4-8	722-726	pads	_	_	
4-9	727-729	of	_	_	
4-10	730-735	metal	_	_	
4-11	736-737	(	_	_	
4-12	737-744	usually	_	_	
4-13	745-749	near	_	_	
4-14	750-755	their	_	_	
4-15	756-761	edges	_	_	
4-16	761-762	)	_	_	
4-17	763-767	that	_	_	
4-18	768-773	serve	_	_	
4-19	774-776	as	_	_	
4-20	777-780	the	_	_	
4-21	781-792	connections	_	_	
4-22	793-795	to	_	_	
4-23	796-798	an	_	_	
4-24	799-807	eventual	_	_	
4-25	808-818	mechanical	_	_	
4-26	819-826	carrier	_	_	
4-27	826-827	.	_	_	

#Text=The chips are then cut out of the wafer and attached to their carriers, typically with small wires (wire bonding).
5-1	828-831	The	_	_	
5-2	832-837	chips	_	_	
5-3	838-841	are	_	_	
5-4	842-846	then	_	_	
5-5	847-850	cut	_	_	
5-6	851-854	out	_	_	
5-7	855-857	of	_	_	
5-8	858-861	the	_	_	
5-9	862-867	wafer	_	_	
5-10	868-871	and	_	_	
5-11	872-880	attached	_	_	
5-12	881-883	to	_	_	
5-13	884-889	their	_	_	
5-14	890-898	carriers	_	_	
5-15	898-899	,	_	_	
5-16	900-909	typically	_	_	
5-17	910-914	with	_	_	
5-18	915-920	small	_	_	
5-19	921-926	wires	_	_	
5-20	927-928	(	_	_	
5-21	928-932	wire	_	_	
5-22	933-940	bonding	_	_	
5-23	940-941	)	_	_	
5-24	941-942	.	_	_	

#Text=These wires eventually lead to pins on the outside of the carriers, which are attached to the rest of the circuitry making up the electronic system.
6-1	943-948	These	*[1]	7-48[2_1]	
6-2	949-954	wires	*[1]	_	
6-3	955-965	eventually	*[1]	_	
6-4	966-970	lead	*[1]	_	
6-5	971-973	to	*[1]	_	
6-6	974-978	pins	*[1]	_	
6-7	979-981	on	*[1]	_	
6-8	982-985	the	*[1]	_	
6-9	986-993	outside	*[1]	_	
6-10	994-996	of	*[1]	_	
6-11	997-1000	the	*[1]	_	
6-12	1001-1009	carriers	*[1]	_	
6-13	1009-1010	,	*[1]	_	
6-14	1011-1016	which	*[1]	_	
6-15	1017-1020	are	*[1]	_	
6-16	1021-1029	attached	*[1]	_	
6-17	1030-1032	to	*[1]	_	
6-18	1033-1036	the	*[1]	_	
6-19	1037-1041	rest	*[1]	_	
6-20	1042-1044	of	*[1]	_	
6-21	1045-1048	the	*[1]	_	
6-22	1049-1058	circuitry	*[1]	_	
6-23	1059-1065	making	*[1]	_	
6-24	1066-1068	up	*[1]	_	
6-25	1069-1072	the	*[1]	_	
6-26	1073-1083	electronic	*[1]	_	
6-27	1084-1090	system	*[1]	_	
6-28	1090-1091	.	*[1]	_	

#Text=It may be necessary to connect each pixel in the array to appropriate external circuitry such that for arrays with a high number of pixels it may be practically impossible to use the wire bonding for the packaging.
#Text=[0007] A possible approach to overcome this problem could be to use a Chip Scale Package (CSP), which is a single-die, direct surface mountable package with an area of no more than 1.2 times the original die area.
7-1	1092-1094	It	_	_	
7-2	1095-1098	may	_	_	
7-3	1099-1101	be	_	_	
7-4	1102-1111	necessary	_	_	
7-5	1112-1114	to	_	_	
7-6	1115-1122	connect	_	_	
7-7	1123-1127	each	_	_	
7-8	1128-1133	pixel	_	_	
7-9	1134-1136	in	_	_	
7-10	1137-1140	the	_	_	
7-11	1141-1146	array	_	_	
7-12	1147-1149	to	_	_	
7-13	1150-1161	appropriate	_	_	
7-14	1162-1170	external	_	_	
7-15	1171-1180	circuitry	_	_	
7-16	1181-1185	such	_	_	
7-17	1186-1190	that	_	_	
7-18	1191-1194	for	_	_	
7-19	1195-1201	arrays	_	_	
7-20	1202-1206	with	_	_	
7-21	1207-1208	a	_	_	
7-22	1209-1213	high	_	_	
7-23	1214-1220	number	_	_	
7-24	1221-1223	of	_	_	
7-25	1224-1230	pixels	_	_	
7-26	1231-1233	it	_	_	
7-27	1234-1237	may	_	_	
7-28	1238-1240	be	_	_	
7-29	1241-1252	practically	_	_	
7-30	1253-1263	impossible	_	_	
7-31	1264-1266	to	_	_	
7-32	1267-1270	use	_	_	
7-33	1271-1274	the	_	_	
7-34	1275-1279	wire	_	_	
7-35	1280-1287	bonding	_	_	
7-36	1288-1291	for	_	_	
7-37	1292-1295	the	_	_	
7-38	1296-1305	packaging	_	_	
7-39	1305-1306	.	_	_	
7-40	1307-1308	[	_	_	
7-41	1308-1312	0007	_	_	
7-42	1312-1313	]	_	_	
7-43	1314-1315	A	_	_	
7-44	1316-1324	possible	_	_	
7-45	1325-1333	approach	_	_	
7-46	1334-1336	to	_	_	
7-47	1337-1345	overcome	_	_	
7-48	1346-1350	this	*[2]	_	
7-49	1351-1358	problem	*[2]	_	
7-50	1359-1364	could	_	_	
7-51	1365-1367	be	_	_	
7-52	1368-1370	to	_	_	
7-53	1371-1374	use	_	_	
7-54	1375-1376	a	_	_	
7-55	1377-1381	Chip	_	_	
7-56	1382-1387	Scale	_	_	
7-57	1388-1395	Package	_	_	
7-58	1396-1397	(	_	_	
7-59	1397-1400	CSP	_	_	
7-60	1400-1401	)	_	_	
7-61	1401-1402	,	_	_	
7-62	1403-1408	which	_	_	
7-63	1409-1411	is	_	_	
7-64	1412-1413	a	_	_	
7-65	1414-1424	single-die	_	_	
7-66	1424-1425	,	_	_	
7-67	1426-1432	direct	_	_	
7-68	1433-1440	surface	_	_	
7-69	1441-1450	mountable	_	_	
7-70	1451-1458	package	_	_	
7-71	1459-1463	with	_	_	
7-72	1464-1466	an	_	_	
7-73	1467-1471	area	_	_	
7-74	1472-1474	of	_	_	
7-75	1475-1477	no	_	_	
7-76	1478-1482	more	_	_	
7-77	1483-1487	than	_	_	
7-78	1488-1491	1.2	_	_	
7-79	1492-1497	times	_	_	
7-80	1498-1501	the	_	_	
7-81	1502-1510	original	_	_	
7-82	1511-1514	die	_	_	
7-83	1515-1519	area	_	_	
7-84	1519-1520	.	_	_	

#Text=The advantages offered by chip scale packages include smaller size (reduced footprint and thickness), lesser weight, an relatively easier assembly process, lower over-all production costs, and an improvement in electrical performance.
8-1	1521-1524	The	_	_	
8-2	1525-1535	advantages	_	_	
8-3	1536-1543	offered	_	_	
8-4	1544-1546	by	_	_	
8-5	1547-1551	chip	_	_	
8-6	1552-1557	scale	_	_	
8-7	1558-1566	packages	_	_	
8-8	1567-1574	include	_	_	
8-9	1575-1582	smaller	_	_	
8-10	1583-1587	size	_	_	
8-11	1588-1589	(	_	_	
8-12	1589-1596	reduced	_	_	
8-13	1597-1606	footprint	_	_	
8-14	1607-1610	and	_	_	
8-15	1611-1620	thickness	_	_	
8-16	1620-1621	)	_	_	
8-17	1621-1622	,	_	_	
8-18	1623-1629	lesser	_	_	
8-19	1630-1636	weight	_	_	
8-20	1636-1637	,	_	_	
8-21	1638-1640	an	_	_	
8-22	1641-1651	relatively	_	_	
8-23	1652-1658	easier	_	_	
8-24	1659-1667	assembly	_	_	
8-25	1668-1675	process	_	_	
8-26	1675-1676	,	_	_	
8-27	1677-1682	lower	_	_	
8-28	1683-1691	over-all	_	_	
8-29	1692-1702	production	_	_	
8-30	1703-1708	costs	_	_	
8-31	1708-1709	,	_	_	
8-32	1710-1713	and	_	_	
8-33	1714-1716	an	_	_	
8-34	1717-1728	improvement	_	_	
8-35	1729-1731	in	_	_	
8-36	1732-1742	electrical	_	_	
8-37	1743-1754	performance	_	_	
8-38	1754-1755	.	_	_	

#Text=CSPs are also tolerant of die size changes, since a reduced die size can still be accommodated by the interposer design without changing the CSPs footprint.
#Text=[0008] Chip scale packaging can combine the advantages of various packaging technologies, such as the size and performance advantage of bare die assembly and the reliability of encapsulated devices.
9-1	1756-1760	CSPs	_	_	
9-2	1761-1764	are	_	_	
9-3	1765-1769	also	_	_	
9-4	1770-1778	tolerant	_	_	
9-5	1779-1781	of	_	_	
9-6	1782-1785	die	_	_	
9-7	1786-1790	size	_	_	
9-8	1791-1798	changes	_	_	
9-9	1798-1799	,	_	_	
9-10	1800-1805	since	_	_	
9-11	1806-1807	a	_	_	
9-12	1808-1815	reduced	_	_	
9-13	1816-1819	die	_	_	
9-14	1820-1824	size	_	_	
9-15	1825-1828	can	_	_	
9-16	1829-1834	still	_	_	
9-17	1835-1837	be	_	_	
9-18	1838-1850	accommodated	_	_	
9-19	1851-1853	by	_	_	
9-20	1854-1857	the	_	_	
9-21	1858-1868	interposer	_	_	
9-22	1869-1875	design	_	_	
9-23	1876-1883	without	_	_	
9-24	1884-1892	changing	_	_	
9-25	1893-1896	the	_	_	
9-26	1897-1901	CSPs	_	_	
9-27	1902-1911	footprint	_	_	
9-28	1911-1912	.	_	_	
9-29	1913-1914	[	_	_	
9-30	1914-1918	0008	_	_	
9-31	1918-1919	]	_	_	
9-32	1920-1924	Chip	_	_	
9-33	1925-1930	scale	_	_	
9-34	1931-1940	packaging	_	_	
9-35	1941-1944	can	_	_	
9-36	1945-1952	combine	_	_	
9-37	1953-1956	the	_	_	
9-38	1957-1967	advantages	_	_	
9-39	1968-1970	of	_	_	
9-40	1971-1978	various	_	_	
9-41	1979-1988	packaging	_	_	
9-42	1989-2001	technologies	_	_	
9-43	2001-2002	,	_	_	
9-44	2003-2007	such	_	_	
9-45	2008-2010	as	_	_	
9-46	2011-2014	the	_	_	
9-47	2015-2019	size	_	_	
9-48	2020-2023	and	_	_	
9-49	2024-2035	performance	_	_	
9-50	2036-2045	advantage	_	_	
9-51	2046-2048	of	_	_	
9-52	2049-2053	bare	_	_	
9-53	2054-2057	die	_	_	
9-54	2058-2066	assembly	_	_	
9-55	2067-2070	and	_	_	
9-56	2071-2074	the	_	_	
9-57	2075-2086	reliability	_	_	
9-58	2087-2089	of	_	_	
9-59	2090-2102	encapsulated	_	_	
9-60	2103-2110	devices	_	_	
9-61	2110-2111	.	_	_	

#Text=The significant size and weight reduction offered by the CSP makes it ideal for use in mobile devices like cell phones, laptops, palmtops, and digital cameras.
#Text=[0009] Another possible approach is to use Through Silicon Vias (TSV) technology for the integration of the detector with the electronics.
10-1	2112-2115	The	_	_	
10-2	2116-2127	significant	_	_	
10-3	2128-2132	size	_	_	
10-4	2133-2136	and	_	_	
10-5	2137-2143	weight	_	_	
10-6	2144-2153	reduction	_	_	
10-7	2154-2161	offered	_	_	
10-8	2162-2164	by	_	_	
10-9	2165-2168	the	_	_	
10-10	2169-2172	CSP	_	_	
10-11	2173-2178	makes	_	_	
10-12	2179-2181	it	_	_	
10-13	2182-2187	ideal	_	_	
10-14	2188-2191	for	_	_	
10-15	2192-2195	use	_	_	
10-16	2196-2198	in	_	_	
10-17	2199-2205	mobile	_	_	
10-18	2206-2213	devices	_	_	
10-19	2214-2218	like	_	_	
10-20	2219-2223	cell	_	_	
10-21	2224-2230	phones	_	_	
10-22	2230-2231	,	_	_	
10-23	2232-2239	laptops	_	_	
10-24	2239-2240	,	_	_	
10-25	2241-2249	palmtops	_	_	
10-26	2249-2250	,	_	_	
10-27	2251-2254	and	_	_	
10-28	2255-2262	digital	_	_	
10-29	2263-2270	cameras	_	_	
10-30	2270-2271	.	_	_	
10-31	2272-2273	[	_	_	
10-32	2273-2277	0009	_	_	
10-33	2277-2278	]	_	_	
10-34	2279-2286	Another	_	_	
10-35	2287-2295	possible	_	_	
10-36	2296-2304	approach	_	_	
10-37	2305-2307	is	_	_	
10-38	2308-2310	to	_	_	
10-39	2311-2314	use	_	_	
10-40	2315-2322	Through	_	_	
10-41	2323-2330	Silicon	_	_	
10-42	2331-2335	Vias	_	_	
10-43	2336-2337	(	_	_	
10-44	2337-2340	TSV	_	_	
10-45	2340-2341	)	_	_	
10-46	2342-2352	technology	_	_	
10-47	2353-2356	for	_	_	
10-48	2357-2360	the	_	_	
10-49	2361-2372	integration	_	_	
10-50	2373-2375	of	_	_	
10-51	2376-2379	the	_	_	
10-52	2380-2388	detector	_	_	
10-53	2389-2393	with	_	_	
10-54	2394-2397	the	_	_	
10-55	2398-2409	electronics	_	_	
10-56	2409-2410	.	_	_	

#Text=TSV is a vertical electrical connection (via) passing completely through a silicon wafer or die.
11-1	2411-2414	TSV	_	_	
11-2	2415-2417	is	_	_	
11-3	2418-2419	a	_	_	
11-4	2420-2428	vertical	_	_	
11-5	2429-2439	electrical	_	_	
11-6	2440-2450	connection	_	_	
11-7	2451-2452	(	_	_	
11-8	2452-2455	via	_	_	
11-9	2455-2456	)	_	_	
11-10	2457-2464	passing	_	_	
11-11	2465-2475	completely	_	_	
11-12	2476-2483	through	_	_	
11-13	2484-2485	a	_	_	
11-14	2486-2493	silicon	_	_	
11-15	2494-2499	wafer	_	_	
11-16	2500-2502	or	_	_	
11-17	2503-2506	die	_	_	
11-18	2506-2507	.	_	_	

#Text=In this case, the detector die and the electronics chips are vertically stacked and the contacts from the topside of the detector are carried out through the vias to the backside of the die and then suitably soldered to the driving and readout circuitry.
12-1	2508-2510	In	_	_	
12-2	2511-2515	this	_	_	
12-3	2516-2520	case	_	_	
12-4	2520-2521	,	_	_	
12-5	2522-2525	the	_	_	
12-6	2526-2534	detector	_	_	
12-7	2535-2538	die	_	_	
12-8	2539-2542	and	_	_	
12-9	2543-2546	the	_	_	
12-10	2547-2558	electronics	_	_	
12-11	2559-2564	chips	_	_	
12-12	2565-2568	are	_	_	
12-13	2569-2579	vertically	_	_	
12-14	2580-2587	stacked	_	_	
12-15	2588-2591	and	_	_	
12-16	2592-2595	the	_	_	
12-17	2596-2604	contacts	_	_	
12-18	2605-2609	from	_	_	
12-19	2610-2613	the	_	_	
12-20	2614-2621	topside	_	_	
12-21	2622-2624	of	_	_	
12-22	2625-2628	the	_	_	
12-23	2629-2637	detector	_	_	
12-24	2638-2641	are	_	_	
12-25	2642-2649	carried	_	_	
12-26	2650-2653	out	_	_	
12-27	2654-2661	through	_	_	
12-28	2662-2665	the	_	_	
12-29	2666-2670	vias	_	_	
12-30	2671-2673	to	_	_	
12-31	2674-2677	the	_	_	
12-32	2678-2686	backside	_	_	
12-33	2687-2689	of	_	_	
12-34	2690-2693	the	_	_	
12-35	2694-2697	die	_	_	
12-36	2698-2701	and	_	_	
12-37	2702-2706	then	_	_	
12-38	2707-2715	suitably	_	_	
12-39	2716-2724	soldered	_	_	
12-40	2725-2727	to	_	_	
12-41	2728-2731	the	_	_	
12-42	2732-2739	driving	_	_	
12-43	2740-2743	and	_	_	
12-44	2744-2751	readout	_	_	
12-45	2752-2761	circuitry	_	_	
12-46	2761-2762	.	_	_	
