0.6
2019.1
May 24 2019
15:06:07
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_axi_gpio_0_0/sim/lab1_design_axi_gpio_0_0.vhd,1694732068,vhdl,,,,lab1_design_axi_gpio_0_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/sim/lab1_design_axi_uartlite_0_0.vhd,1694734267,vhdl,,,,lab1_design_axi_uartlite_0_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.v,1694732076,verilog,,E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_xbar_0/sim/lab1_design_xbar_0.v,,lab1_design_clk_wiz_1_0,,,../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923;../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0_clk_wiz.v,1694732076,verilog,,E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.v,,lab1_design_clk_wiz_1_0_clk_wiz,,,../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923;../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_dlmb_bram_if_cntlr_0/sim/lab1_design_dlmb_bram_if_cntlr_0.vhd,1694736602,vhdl,,,,lab1_design_dlmb_bram_if_cntlr_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_dlmb_v10_0/sim/lab1_design_dlmb_v10_0.vhd,1694732069,vhdl,,,,lab1_design_dlmb_v10_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_ilmb_bram_if_cntlr_0/sim/lab1_design_ilmb_bram_if_cntlr_0.vhd,1694732070,vhdl,,,,lab1_design_ilmb_bram_if_cntlr_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_ilmb_v10_0/sim/lab1_design_ilmb_v10_0.vhd,1694732070,vhdl,,,,lab1_design_ilmb_v10_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_lmb_bram_0/sim/lab1_design_lmb_bram_0.v,1694736602,verilog,,E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0_clk_wiz.v,,lab1_design_lmb_bram_0,,,../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923;../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_mdm_1_0/sim/lab1_design_mdm_1_0.vhd,1694732074,vhdl,,,,lab1_design_mdm_1_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_microblaze_0_0/sim/lab1_design_microblaze_0_0.vhd,1694732067,vhdl,,,,lab1_design_microblaze_0_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_reset_inv_0_0/sim/lab1_design_reset_inv_0_0.v,1694732079,verilog,,E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/sim/lab1_design.v,,lab1_design_reset_inv_0_0,,,../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923;../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/sim/lab1_design_rst_clk_wiz_1_100M_0.vhd,1694732077,vhdl,,,,lab1_design_rst_clk_wiz_1_100m_0,,,,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_xbar_0/sim/lab1_design_xbar_0.v,1699019313,verilog,,E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/ip/lab1_design_reset_inv_0_0/sim/lab1_design_reset_inv_0_0.v,,lab1_design_xbar_0,,,../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923;../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl,,,,,
E:/SoC/lab1/lab1.ip_user_files/bd/lab1_design/sim/lab1_design.v,1699019313,verilog,,E:/SoC/lab1/lab1.srcs/sources_1/bd/lab1_design/hdl/lab1_design_wrapper.v,,lab1_design;lab1_design_microblaze_0_axi_periph_0;m00_couplers_imp_DU7Y7O;m01_couplers_imp_1CCBB6Y;m02_couplers_imp_1N51ABT;microblaze_0_local_memory_imp_1LZOHT1;s00_couplers_imp_1PKAX2C,,,../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923;../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl,,,,,
E:/SoC/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/SoC/lab1/lab1.srcs/sim_1/new/dev_tb.v,1694774661,verilog,,,,dev_tb,,,../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923;../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl,,,,,
E:/SoC/lab1/lab1.srcs/sources_1/bd/lab1_design/hdl/lab1_design_wrapper.v,1699019313,verilog,,E:/SoC/lab1/lab1.srcs/sim_1/new/dev_tb.v,,lab1_design_wrapper,,,../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923;../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl,,,,,
