// Seed: 786046434
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout logic [7:0] id_1;
  assign id_1[-1 : 1] = -1'b0;
endmodule
module module_2 #(
    parameter id_1 = 32'd60
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  logic id_7;
  ;
  assign id_5[-1 : id_1] = -1'h0;
  logic id_8;
  ;
  wire id_9, id_10, id_11, id_12, id_13;
  or primCall (id_2, id_5, id_6);
endmodule
