Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct 19 12:04:42 2024
| Host         : The_Crusher running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.467        0.000                      0                   25        0.252        0.000                      0                   25        3.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.467        0.000                      0                   25        0.252        0.000                      0                   25        3.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    count_reg[16]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.246    count_reg[20]_i_1_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.469 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.469    count_reg[24]_i_1_n_7
    SLICE_X113Y87        FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.682    13.446    clk_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X113Y87        FDRE (Setup_fdre_C_D)        0.062    13.936    count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    count_reg[16]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.466 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.466    count_reg[20]_i_1_n_6
    SLICE_X113Y86        FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X113Y86        FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)        0.062    13.935    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    count_reg[16]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.445 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.445    count_reg[20]_i_1_n_4
    SLICE_X113Y86        FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X113Y86        FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)        0.062    13.935    count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    count_reg[16]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.371 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.371    count_reg[20]_i_1_n_5
    SLICE_X113Y86        FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X113Y86        FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)        0.062    13.935    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    count_reg[16]_i_1_n_0
    SLICE_X113Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.355 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.355    count_reg[20]_i_1_n_7
    SLICE_X113Y86        FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X113Y86        FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)        0.062    13.935    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.352 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.352    count_reg[16]_i_1_n_6
    SLICE_X113Y85        FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y85        FDRE (Setup_fdre_C_D)        0.062    13.935    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.331 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.331    count_reg[16]_i_1_n_4
    SLICE_X113Y85        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y85        FDRE (Setup_fdre_C_D)        0.062    13.935    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.711ns (73.458%)  route 0.618ns (26.542%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.257 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.257    count_reg[16]_i_1_n_5
    SLICE_X113Y85        FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y85        FDRE (Setup_fdre_C_D)        0.062    13.935    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.695ns (73.275%)  route 0.618ns (26.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    count_reg[12]_i_1_n_0
    SLICE_X113Y85        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.241 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.241    count_reg[16]_i_1_n_7
    SLICE_X113Y85        FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.681    13.445    clk_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X113Y85        FDRE (Setup_fdre_C_D)        0.062    13.935    count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.854     5.928    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     7.002    count_reg_n_0_[1]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.676 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    count_reg[0]_i_1_n_0
    SLICE_X113Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    count_reg[4]_i_1_n_0
    SLICE_X113Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    count_reg[8]_i_1_n_0
    SLICE_X113Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.238 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.238    count_reg[12]_i_1_n_6
    SLICE_X113Y84        FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    13.444    clk_IBUF_BUFG
    SLICE_X113Y84        FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.463    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)        0.062    13.934    count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  5.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.966    count_reg_n_0_[11]
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.074 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    count_reg[8]_i_1_n_4
    SLICE_X113Y83        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.901     2.243    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.105     1.822    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.629     1.715    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.964    count_reg_n_0_[3]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.072 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.072    count_reg[0]_i_1_n_4
    SLICE_X113Y81        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.899     2.241    clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.526     1.715    
    SLICE_X113Y81        FDRE (Hold_fdre_C_D)         0.105     1.820    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.965    count_reg_n_0_[7]
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.073 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.073    count_reg[4]_i_1_n_4
    SLICE_X113Y82        FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.105     1.821    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.967    count_reg_n_0_[19]
    SLICE_X113Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.075 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.075    count_reg[16]_i_1_n_4
    SLICE_X113Y85        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.903     2.245    clk_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.105     1.823    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X113Y86        FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.967    count_reg_n_0_[23]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.075 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.075    count_reg[20]_i_1_n_4
    SLICE_X113Y86        FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.903     2.245    clk_IBUF_BUFG
    SLICE_X113Y86        FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.105     1.823    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X113Y84        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.967    count_reg_n_0_[15]
    SLICE_X113Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.075 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.075    count_reg[12]_i_1_n_4
    SLICE_X113Y84        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.902     2.244    clk_IBUF_BUFG
    SLICE_X113Y84        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.526     1.718    
    SLICE_X113Y84        FDRE (Hold_fdre_C_D)         0.105     1.823    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.630     1.716    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.962    count_reg_n_0_[4]
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.077 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.077    count_reg[4]_i_1_n_7
    SLICE_X113Y82        FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.105     1.821    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.963    count_reg_n_0_[8]
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.078 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.078    count_reg[8]_i_1_n_7
    SLICE_X113Y83        FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.901     2.243    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.105     1.822    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.964    count_reg_n_0_[16]
    SLICE_X113Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.079 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.079    count_reg[16]_i_1_n_7
    SLICE_X113Y85        FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.903     2.245    clk_IBUF_BUFG
    SLICE_X113Y85        FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X113Y85        FDRE (Hold_fdre_C_D)         0.105     1.823    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X113Y86        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.964    count_reg_n_0_[20]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.079 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.079    count_reg[20]_i_1_n_7
    SLICE_X113Y86        FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.903     2.245    clk_IBUF_BUFG
    SLICE_X113Y86        FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X113Y86        FDRE (Hold_fdre_C_D)         0.105     1.823    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y81   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y83   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y83   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y84   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y84   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y84   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y84   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y85   count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y85   count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y81   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y81   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y84   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y84   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y84   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y84   count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y81   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y81   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y83   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y84   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y84   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y84   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y84   count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.986ns (70.380%)  route 1.677ns (29.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.861     5.935    clk_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  count_reg[24]/Q
                         net (fo=2, routed)           1.677     8.068    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.598 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.598    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.372ns (79.930%)  route 0.344ns (20.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.633     1.719    clk_IBUF_BUFG
    SLICE_X113Y87        FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  count_reg[24]/Q
                         net (fo=2, routed)           0.344     2.205    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.435 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.435    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





