

================================================================
== Vivado HLS Report for 'filtre1'
================================================================
* Date:           Wed Jan 17 14:58:02 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|   24|    1|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+
        |                             |                   |  Latency  |  Interval | Pipeline|
        |           Instance          |       Module      | min | max | min | max |   Type  |
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_filtre1_do_filtre_fu_64  |filtre1_do_filtre  |   23|   23|   23|   23|   none  |
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     25|    1942|   1716|
|Memory           |        0|      -|     128|      2|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     25|    2070|   1718|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+------+------+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-------------------+---------+-------+------+------+
    |grp_filtre1_do_filtre_fu_64  |filtre1_do_filtre  |        0|     25|  1942|  1716|
    +-----------------------------+-------------------+---------+-------+------+------+
    |Total                        |                   |        0|     25|  1942|  1716|
    +-----------------------------+-------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |filtre1_mem_x_U  |filtre1_filtre1_mibs  |        0|  64|   1|     1|   32|     1|           32|
    |filtre1_mem_y_U  |filtre1_filtre1_mibs  |        0|  64|   1|     1|   32|     1|           32|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0| 128|   2|     2|   64|     2|           64|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | filtre1::filtre1.1 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | filtre1::filtre1.1 | return value |
|clk        |  in |    1| ap_ctrl_hs | filtre1::filtre1.1 | return value |
|reset      |  in |    1| ap_ctrl_hs | filtre1::filtre1.1 | return value |
|e_dout     |  in |   32|   ap_fifo  |          e         |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |          e         |    pointer   |
|e_read     | out |    1|   ap_fifo  |          e         |    pointer   |
|s_din      | out |   32|   ap_fifo  |          s         |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |          s         |    pointer   |
|s_write    | out |    1|   ap_fifo  |          s         |    pointer   |
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (filtre1_ssdm_thre)
2 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %filtre1_y0), !map !1933"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %filtre1_x0), !map !1937"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %filtre1_mem_x), !map !1941"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %filtre1_mem_y), !map !1945"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !1949"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !1953"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e), !map !1957"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s), !map !1961"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/filtre1.h:23]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str19, i32 4, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, float* %e) nounwind" [src/modules/filtre1.h:23]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/filtre1.h:23]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str19, i32 5, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, float* %s) nounwind" [src/modules/filtre1.h:23]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @p_str61, [8 x i8]* @p_str61) nounwind" [src/modules/filtre1.h:24]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filtre1_ssdm_thre = load i1* @filtre1_ssdm_thread_M_do_filtre, align 1" [src/modules/filtre1.h:25]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %filtre1_ssdm_thre, label %1, label %2" [src/modules/filtre1.h:25]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([8 x i8]* @p_str61, i32 2, [10 x i8]* @p_str56) nounwind" [src/modules/filtre1.h:25]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str56, [4 x i8]* @p_str14, i1* %clk, i32 1) nounwind" [src/modules/filtre1.h:26]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str56, [6 x i8]* @p_str15, i1* %reset, i32 3) nounwind" [src/modules/filtre1.h:27]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str61, i32 0, [7 x i8]* @p_str17, [4 x i8]* @p_str14, i32 0, i32 0, i1* %clk) nounwind" [src/modules/filtre1.h:28]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str61, i32 0, [7 x i8]* @p_str17, [6 x i8]* @p_str15, i32 0, i32 0, i1* %reset) nounwind" [src/modules/filtre1.h:29]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/filtre1.h:30]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str61, i32 4, [8 x i8]* @p_str41, [2 x i8]* @p_str21, i32 0, i32 0, float* %e) nounwind" [src/modules/filtre1.h:31]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/filtre1.h:32]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str61, i32 5, [8 x i8]* @p_str41, [2 x i8]* @p_str22, i32 0, i32 0, float* %s) nounwind" [src/modules/filtre1.h:33]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [src/modules/filtre1.h:29]
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call void @"filtre1::do_filtre"(float* %filtre1_y0, float* %filtre1_x0, [1 x float]* %filtre1_mem_x, [1 x float]* %filtre1_mem_y, i1* %clk, i1* %reset, float* %e, float* %s)" [src/modules/filtre1.h:25]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "call void @"filtre1::do_filtre"(float* %filtre1_y0, float* %filtre1_x0, [1 x float]* %filtre1_mem_x, [1 x float]* %filtre1_mem_y, i1* %clk, i1* %reset, float* %e, float* %s)" [src/modules/filtre1.h:25]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "unreachable"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filtre1_y0]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filtre1_x0]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filtre1_mem_x]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filtre1_mem_y]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ filtre1_ssdm_thread_M_do_filtre]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap    ) [ 000]
StgValue_4        (specbitsmap    ) [ 000]
StgValue_5        (specbitsmap    ) [ 000]
StgValue_6        (specbitsmap    ) [ 000]
StgValue_7        (specbitsmap    ) [ 000]
StgValue_8        (specbitsmap    ) [ 000]
StgValue_9        (specbitsmap    ) [ 000]
StgValue_10       (specbitsmap    ) [ 000]
StgValue_11       (specinterface  ) [ 000]
StgValue_12       (specport       ) [ 000]
StgValue_13       (specinterface  ) [ 000]
StgValue_14       (specport       ) [ 000]
StgValue_15       (spectopmodule  ) [ 000]
filtre1_ssdm_thre (load           ) [ 010]
StgValue_17       (br             ) [ 000]
StgValue_18       (specprocessdecl) [ 000]
StgValue_19       (specsensitive  ) [ 000]
StgValue_20       (specsensitive  ) [ 000]
StgValue_21       (specport       ) [ 000]
StgValue_22       (specport       ) [ 000]
StgValue_23       (specinterface  ) [ 000]
StgValue_24       (specport       ) [ 000]
StgValue_25       (specinterface  ) [ 000]
StgValue_26       (specport       ) [ 000]
StgValue_27       (ret            ) [ 000]
StgValue_29       (call           ) [ 000]
StgValue_30       (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filtre1_y0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_y0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filtre1_x0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_x0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filtre1_mem_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_mem_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filtre1_mem_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_mem_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="clk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="e">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filtre1_ssdm_thread_M_do_filtre">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_ssdm_thread_M_do_filtre"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1::do_filtre"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="grp_filtre1_do_filtre_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="0" index="4" bw="32" slack="0"/>
<pin id="70" dir="0" index="5" bw="1" slack="0"/>
<pin id="71" dir="0" index="6" bw="1" slack="0"/>
<pin id="72" dir="0" index="7" bw="32" slack="0"/>
<pin id="73" dir="0" index="8" bw="32" slack="0"/>
<pin id="74" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="filtre1_ssdm_thre_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filtre1_ssdm_thre/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="62" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="64" pin=7"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="64" pin=8"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filtre1_y0 | {1 2 }
	Port: filtre1_x0 | {1 2 }
	Port: filtre1_mem_x | {1 2 }
	Port: filtre1_mem_y | {1 2 }
	Port: s | {1 2 }
 - Input state : 
	Port: filtre1::filtre1.1 : e | {1 2 }
	Port: filtre1::filtre1.1 : filtre1_ssdm_thread_M_do_filtre | {1 }
  - Chain level:
	State 1
		StgValue_17 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_filtre1_do_filtre_fu_64 |    25   |  13.312 |   1921  |   1499  |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    25   |  13.312 |   1921  |   1499  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|filtre1_mem_x|    0   |   64   |    1   |
|filtre1_mem_y|    0   |   64   |    1   |
+-------------+--------+--------+--------+
|    Total    |    0   |   128  |    2   |
+-------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   13   |  1921  |  1499  |
|   Memory  |    0   |    -   |    -   |   128  |    2   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   25   |   13   |  2049  |  1501  |
+-----------+--------+--------+--------+--------+--------+
