
---------- Begin Simulation Statistics ----------
final_tick                               2542111469500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232763                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   232761                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.03                       # Real time elapsed on the host
host_tick_rate                              671291224                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196073                       # Number of instructions simulated
sim_ops                                       4196073                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012102                       # Number of seconds simulated
sim_ticks                                 12101624500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.074924                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  360849                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               667313                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2644                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            109624                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            978224                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26892                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          156233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           129341                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1181713                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71257                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27361                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196073                       # Number of instructions committed
system.cpu.committedOps                       4196073                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.764886                       # CPI: cycles per instruction
system.cpu.discardedOps                        313210                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617458                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1476500                       # DTB hits
system.cpu.dtb.data_misses                       8351                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415844                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872695                       # DTB read hits
system.cpu.dtb.read_misses                       7470                       # DTB read misses
system.cpu.dtb.write_accesses                  201614                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603805                       # DTB write hits
system.cpu.dtb.write_misses                       881                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18247                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3687778                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1152201                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685235                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17014603                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173464                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977314                       # ITB accesses
system.cpu.itb.fetch_acv                          358                       # ITB acv
system.cpu.itb.fetch_hits                      972462                       # ITB hits
system.cpu.itb.fetch_misses                      4852                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11153380500     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8883500      0.07%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19725500      0.16%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               923871500      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12105861000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8166272500     67.46%     67.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3939588500     32.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24189881                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541525     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839314     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592548     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196073                       # Class of committed instruction
system.cpu.quiesceCycles                        13368                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7175278                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22878452                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22878452                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22878452                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22878452                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117325.394872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117325.394872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117325.394872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117325.394872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13115486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13115486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13115486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13115486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67258.902564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67258.902564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67258.902564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67258.902564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22528955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22528955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117338.307292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117338.307292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12915989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12915989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67270.776042                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67270.776042                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282928                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539627344000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282928                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205183                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205183                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130321                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34906                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88341                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88931                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41284                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 476659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11341504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11341504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6718777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18071545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159595                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002713                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052017                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159162     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159595                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           833314537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          377990000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          471524750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5687680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4495616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10183296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5687680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5687680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469993099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371488638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841481737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469993099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469993099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184601993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184601993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184601993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469993099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371488638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026083730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000214908750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7445                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7445                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113635                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123032                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10502                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2026                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2036741500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  743060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4823216500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13705.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32455.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105171                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81567                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.247972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.132894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.557224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35136     42.41%     42.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24667     29.77%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10057     12.14%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4821      5.82%     90.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2327      2.81%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1483      1.79%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.14%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      0.71%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2826      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82848                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.960376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.369414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.426394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1321     17.74%     17.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5632     75.65%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.04%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7445                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6622     88.95%     88.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      1.49%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              465      6.25%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.32%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7445                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9511168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7742848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10183296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7874048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12101619500                       # Total gap between requests
system.mem_ctrls.avgGap                      42891.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5048512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4462656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7742848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417176388.178297877312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368765036.462666630745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639818893.736126065254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2564861250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258355250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297103304750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28860.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32150.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414845.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318922380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169488495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567244440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313716780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     955150560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5279112000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        201456000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7805090655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.962224                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    471187250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11226397250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272669460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144919665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           493845240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317809260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     955150560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5222113710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249454560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7655962455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.639234                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    593927500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11103657000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009452                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12094424500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687652                       # number of overall hits
system.cpu.icache.overall_hits::total         1687652                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88932                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88932                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88932                       # number of overall misses
system.cpu.icache.overall_misses::total         88932                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5473638000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5473638000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5473638000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5473638000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1776584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1776584                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1776584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1776584                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050058                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61548.576440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61548.576440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61548.576440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61548.576440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88341                       # number of writebacks
system.cpu.icache.writebacks::total             88341                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5384707000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5384707000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5384707000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5384707000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60548.587685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60548.587685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60548.587685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60548.587685                       # average overall mshr miss latency
system.cpu.icache.replacements                  88341                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687652                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88932                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88932                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5473638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5473638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1776584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1776584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61548.576440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61548.576440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5384707000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5384707000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60548.587685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60548.587685                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838409                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1745935                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88419                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.746152                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3642099                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3642099                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333543                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333543                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105965                       # number of overall misses
system.cpu.dcache.overall_misses::total        105965                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6795949000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6795949000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6795949000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6795949000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439508                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439508                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073612                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073612                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64133.902704                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64133.902704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64133.902704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64133.902704                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34730                       # number of writebacks
system.cpu.dcache.writebacks::total             34730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36596                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36596                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4419413500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4419413500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4419413500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4419413500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048189                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048189                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048189                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048189                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63708.767605                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63708.767605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63708.767605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63708.767605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49544                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49544                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058137                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67058.745761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67058.745761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699873000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699873000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66843.430467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66843.430467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473590500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473590500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096066                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.560695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.560695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59339.516185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59339.516185                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62468000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62468000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079743                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079743                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70031.390135                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70031.390135                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61576000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61576000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079743                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079743                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69031.390135                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69031.390135                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542111469500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.345252                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69220                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.155345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.345252                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2993872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2993872                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2740984723500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313251                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   313251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   285.41                       # Real time elapsed on the host
host_tick_rate                              688756645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404977                       # Number of instructions simulated
sim_ops                                      89404977                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196578                       # Number of seconds simulated
sim_ticks                                196578159000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.252484                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6061922                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8389915                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3888                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            339252                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9625945                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             301727                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1469837                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1168110                       # Number of indirect misses.
system.cpu.branchPred.lookups                10787537                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  471684                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65023                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469768                       # Number of instructions committed
system.cpu.committedOps                      84469768                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.647974                       # CPI: cycles per instruction
system.cpu.discardedOps                       1259921                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17050734                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32132516                       # DTB hits
system.cpu.dtb.data_misses                      35676                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3633951                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8711141                       # DTB read hits
system.cpu.dtb.read_misses                       9473                       # DTB read misses
system.cpu.dtb.write_accesses                13416783                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23421375                       # DTB write hits
system.cpu.dtb.write_misses                     26203                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4400                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49211818                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9463021                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24002703                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       287816648                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.215148                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12042634                       # ITB accesses
system.cpu.itb.fetch_acv                           71                       # ITB acv
system.cpu.itb.fetch_hits                    12041651                       # ITB hits
system.cpu.itb.fetch_misses                       983                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54470     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1044      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63812                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88766                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29529     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     201      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32983     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62838                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28236     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      201      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28236     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56798                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180179265000     91.66%     91.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               240875000      0.12%     91.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               230393000      0.12%     91.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15930406000      8.10%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         196580939000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956213                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856077                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903880                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6507                      
system.cpu.kern.mode_good::user                  6507                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6507                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796353                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886633                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       117923255500     59.99%     59.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78657683500     40.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        392613258                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026406      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44676257     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61188      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708622     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428536     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564107      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469768                       # Class of committed instruction
system.cpu.quiesceCycles                       543060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       104796610                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          815                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2881364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5762034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20980050533                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20980050533                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20980050533                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20980050533                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118011.309107                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118011.309107                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118011.309107                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118011.309107                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1280                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   40                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12081132726                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12081132726                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12081132726                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12081132726                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67955.522140                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67955.522140                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67955.522140                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67955.522140                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43633129                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43633129                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117293.357527                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117293.357527                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25033129                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25033129                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67293.357527                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67293.357527                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20936417404                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20936417404                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118012.814552                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118012.814552                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12056099597                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12056099597                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67956.910607                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67956.910607                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1022221                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893878                       # Transaction distribution
system.membus.trans_dist::WritebackClean       416035                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570754                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682554                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682554                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         416036                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604670                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1248107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1248107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6860569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6868353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8472027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53252544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     53252544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256211584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256220257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320827361                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              381                       # Total snoops (count)
system.membus.snoopTraffic                      24384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2884589                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000281                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016765                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2883778     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     811      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2884589                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7337000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15512007811                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12085990500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2193263250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26626304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146357504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172984256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26626304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26626304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121208192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121208192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          416036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2286836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2702879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135448944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         744525764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             879976987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135448944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135448944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      616590330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            616590330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      616590330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135448944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        744525764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1496567317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2306740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    332903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2279760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000165324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142770                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142770                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7259237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2170430                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2702879                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2309733                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2702879                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2309733                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90209                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2993                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            201569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           180630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            155776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            166987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            125966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           130650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           145084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151151                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25635115750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13063350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74622678250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9811.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28561.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       670                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2278143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2002299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2702879                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2309733                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2561867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2210                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       638959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    492.741174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   297.522249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.379675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       154751     24.22%     24.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118006     18.47%     42.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58811      9.20%     51.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38606      6.04%     57.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21638      3.39%     61.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18004      2.82%     64.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15161      2.37%     66.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12488      1.95%     68.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201494     31.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       638959                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.299811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.157409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129187     90.49%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11102      7.78%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1253      0.88%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          639      0.45%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          505      0.35%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           43      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           22      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142770                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.156994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.725223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135943     95.22%     95.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5768      4.04%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           947      0.66%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            62      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            28      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142770                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167210880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5773376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147630976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172984256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147822912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       751.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    879.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  196578159000                       # Total gap between requests
system.mem_ctrls.avgGap                      39216.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21305792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145904640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147630976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 108383312.308871507645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 742222028.847060203552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2278.991736818534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 751003960.719766378403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       416036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2286836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2309733                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11413956750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63207980500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       741000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4883086035500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27435.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27639.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    105857.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2114134.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2298865800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1221845790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9305754780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5927863320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15517816080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77427735810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10286544960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121986426540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.549237                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25565555250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6564220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164455768750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2263879800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1203254085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9349451580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6113872800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15517816080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77997235920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9806993280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122252503545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.902780                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24244270250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6564220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 165777124500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8673                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365761                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1151000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5407000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926334533                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5491500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              539000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797765.363128                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283560.664891                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    198587654000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24722400                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24722400                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24722400                       # number of overall hits
system.cpu.icache.overall_hits::total        24722400                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       416036                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         416036                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       416036                       # number of overall misses
system.cpu.icache.overall_misses::total        416036                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24698963500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24698963500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24698963500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24698963500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25138436                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25138436                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25138436                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25138436                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016550                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016550                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016550                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016550                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59367.370853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59367.370853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59367.370853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59367.370853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       416035                       # number of writebacks
system.cpu.icache.writebacks::total            416035                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       416036                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       416036                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       416036                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       416036                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24282927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24282927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24282927500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24282927500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016550                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016550                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016550                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016550                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58367.370853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58367.370853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58367.370853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58367.370853                       # average overall mshr miss latency
system.cpu.icache.replacements                 416035                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24722400                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24722400                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       416036                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        416036                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24698963500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24698963500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25138436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25138436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016550                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016550                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59367.370853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59367.370853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       416036                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       416036                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24282927500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24282927500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58367.370853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58367.370853                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24955501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            416035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.984138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50692908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50692908                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27651828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27651828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27651828                       # number of overall hits
system.cpu.dcache.overall_hits::total        27651828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4147440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4147440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4147440                       # number of overall misses
system.cpu.dcache.overall_misses::total       4147440                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254782013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254782013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254782013500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254782013500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31799268                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31799268                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31799268                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31799268                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130426                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130426                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130426                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130426                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61431.151144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61431.151144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61431.151144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61431.151144                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716470                       # number of writebacks
system.cpu.dcache.writebacks::total           1716470                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865755                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865755                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865755                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865755                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2281685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2281685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2281685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2281685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3892                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3892                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134841116500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134841116500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134841116500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134841116500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254775000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254775000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071753                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071753                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071753                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071753                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59097.165691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59097.165691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59097.165691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59097.165691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65461.202467                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65461.202467                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2286852                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7717079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7717079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       800917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        800917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48750490500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48750490500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8517996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8517996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60868.342787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60868.342787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35756059500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35756059500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254775000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254775000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59681.661890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59681.661890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168168.316832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168168.316832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206031523000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206031523000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.847000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.847000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663951                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663951                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99085057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99085057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58889.044273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58889.044273                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    396887000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    396887000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76192.551353                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76192.551353                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5196                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5196                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    390732000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    390732000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047890                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047890                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75198.614319                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75198.614319                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108403                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108403                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108403                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108403                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198873254000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29756315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2286852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.011911                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66319190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66319190                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3134186312500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 563199                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   563198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1491.22                       # Real time elapsed on the host
host_tick_rate                              263677762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   839852897                       # Number of instructions simulated
sim_ops                                     839852897                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.393202                       # Number of seconds simulated
sim_ticks                                393201589000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.056611                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                23772794                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             28281885                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              24349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4562677                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          43850483                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             166884                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1217472                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1050588                       # Number of indirect misses.
system.cpu.branchPred.lookups                47079704                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  507439                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        86808                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   750447920                       # Number of instructions committed
system.cpu.committedOps                     750447920                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.047912                       # CPI: cycles per instruction
system.cpu.discardedOps                      10632355                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                131118587                       # DTB accesses
system.cpu.dtb.data_acv                             8                       # DTB access violations
system.cpu.dtb.data_hits                    134331418                       # DTB hits
system.cpu.dtb.data_misses                      47642                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                104526494                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    105549028                       # DTB read hits
system.cpu.dtb.read_misses                      39337                       # DTB read misses
system.cpu.dtb.write_accesses                26592093                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    28782390                       # DTB write hits
system.cpu.dtb.write_misses                      8305                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              262166                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          621380750                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         113871792                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         31996658                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       211967380                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.954279                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               115978272                       # ITB accesses
system.cpu.itb.fetch_acv                         3941                       # ITB acv
system.cpu.itb.fetch_hits                   115961281                       # ITB hits
system.cpu.itb.fetch_misses                     16991                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   794      1.52%      1.52% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.01%      1.53% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19012     36.43%     37.97% # number of callpals executed
system.cpu.kern.callpal::rdps                    1390      2.66%     40.63% # number of callpals executed
system.cpu.kern.callpal::rti                     2873      5.51%     46.13% # number of callpals executed
system.cpu.kern.callpal::callsys                  916      1.76%     47.89% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.01%     47.90% # number of callpals executed
system.cpu.kern.callpal::rdunique               27187     52.10%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  52182                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      94055                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8986     40.32%     40.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     403      1.81%     42.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12899     57.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22288                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8986     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      403      2.19%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8986     48.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18375                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             383763654500     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               614980500      0.16%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8442788000      2.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         392821423000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696643                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824435                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2846                      
system.cpu.kern.mode_good::user                  2846                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3667                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2846                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.776111                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.873944                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33858737000      8.62%      8.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         358962634000     91.38%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      794                       # number of times the context was actually changed
system.cpu.numCycles                        786403178                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            26294954      3.50%      3.50% # Class of committed instruction
system.cpu.op_class_0::IntAlu               591190772     78.78%     82.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                  87867      0.01%     82.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 85848      0.01%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 23832      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7944      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.31% # Class of committed instruction
system.cpu.op_class_0::MemRead              103529624     13.80%     96.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28635484      3.82%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             30828      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            30640      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::IprAccess               530127      0.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                750447920                       # Class of committed instruction
system.cpu.tickCycles                       574435798                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1966302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3932605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1463469                       # Transaction distribution
system.membus.trans_dist::WriteReq                403                       # Transaction distribution
system.membus.trans_dist::WriteResp               403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       795797                       # Transaction distribution
system.membus.trans_dist::WritebackClean       626230                       # Transaction distribution
system.membus.trans_dist::CleanEvict           544275                       # Transaction distribution
system.membus.trans_dist::ReadExReq            502833                       # Transaction distribution
system.membus.trans_dist::ReadExResp           502833                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         626230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        837240                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1878690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1878690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      4020216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      4021024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5899714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     80157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     80157440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    136695616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    136698840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               216856280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1966706                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000026                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005142                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1966654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      52      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1966706                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1007500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10033962500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         7135856500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3314969748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       40078720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       85764608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          125843328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     40078720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      40078720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50931008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50931008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          626230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1340072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1966302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       795797                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             795797                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         101929191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218118671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             320047862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    101929191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101929191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      129528998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            129528998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      129528998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        101929191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218118671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            449576861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1405246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    552608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1306340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000418736750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        84498                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        84498                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5144798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1321974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1966302                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1422006                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1966302                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 107354                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16760                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            127516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            104064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             92387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             92272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            148541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             92298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           101187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           148943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            114571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            104261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             80986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            102409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             70114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            125621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            67602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            94212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            80409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           108348                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21244273250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9294740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             56099548250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11428.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30178.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1404829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1074507                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1966302                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422006                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1760546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  78541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  84787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  85838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  85404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  85437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  85951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  85209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  85221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  85248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  85523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  84965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  84941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  84768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  84535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  84510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  84501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       784873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.171286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.939841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.736100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       283119     36.07%     36.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       218742     27.87%     63.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        98577     12.56%     76.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48892      6.23%     82.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30697      3.91%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21735      2.77%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22841      2.91%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15226      1.94%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45044      5.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       784873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        84498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.999858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.900023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.447739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10447     12.36%     12.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         65476     77.49%     89.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4700      5.56%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1818      2.15%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           856      1.01%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           470      0.56%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          278      0.33%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          181      0.21%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          133      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           63      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           36      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           19      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           13      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         84498                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        84498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.630536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.602580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.984721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58586     69.33%     69.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1484      1.76%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22178     26.25%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1678      1.99%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              468      0.55%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               91      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         84498                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              118972672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6870656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                89935808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               125843328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91008384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       228.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    320.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  393199946000                       # Total gap between requests
system.mem_ctrls.avgGap                     116046.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     35366912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     83605760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     89935808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 89946004.770596176386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 212628235.335030645132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 228726969.869900494814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       626230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1340072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422006                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  17626477250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  38473071000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9403134428250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28146.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28709.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6612584.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2880790080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1531206600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6528865980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3363658380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31039320000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     134716739490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37543734720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       217604315250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.416673                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96343203250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13130000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 283728385750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2723103180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1447386435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6744022740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3971730960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31039320000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     135630563490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36774198720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       218330325525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.263080                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  94333260750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13130000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 285738328250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 403                       # Transaction distribution
system.iobus.trans_dist::WriteResp                403                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1007500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              403000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    393201589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    117468601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        117468601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    117468601                       # number of overall hits
system.cpu.icache.overall_hits::total       117468601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       626229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         626229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       626229                       # number of overall misses
system.cpu.icache.overall_misses::total        626229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  38107813500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  38107813500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  38107813500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  38107813500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    118094830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    118094830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    118094830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    118094830                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005303                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005303                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005303                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005303                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60852.840574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60852.840574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60852.840574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60852.840574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       626230                       # number of writebacks
system.cpu.icache.writebacks::total            626230                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       626229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       626229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       626229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       626229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  37481583500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37481583500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  37481583500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37481583500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59852.838977                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59852.838977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59852.838977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59852.838977                       # average overall mshr miss latency
system.cpu.icache.replacements                 626230                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    117468601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       117468601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       626229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        626229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  38107813500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  38107813500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    118094830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    118094830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60852.840574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60852.840574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       626229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       626229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  37481583500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37481583500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59852.838977                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59852.838977                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           118328741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            626742                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            188.799763                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         236815890                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        236815890                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    131079141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        131079141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    131079141                       # number of overall hits
system.cpu.dcache.overall_hits::total       131079141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1936735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1936735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1936735                       # number of overall misses
system.cpu.dcache.overall_misses::total       1936735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 118450013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 118450013500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 118450013500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 118450013500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    133015876                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    133015876                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    133015876                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    133015876                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014560                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61159.639032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61159.639032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61159.639032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61159.639032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       795797                       # number of writebacks
system.cpu.dcache.writebacks::total            795797                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       602157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       602157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       602157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       602157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1334578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1334578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1334578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1334578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          403                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          403                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  80161472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80161472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  80161472000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80161472000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010033                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60065.033291                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60065.033291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60065.033291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60065.033291                       # average overall mshr miss latency
system.cpu.dcache.replacements                1340072                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    103502450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       103502450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       948611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        948611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  59042344000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59042344000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    104451061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    104451061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62240.838447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62240.838447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       116861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       116861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       831750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       831750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  50959217000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50959217000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61267.468590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61267.468590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27576691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27576691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       988124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       988124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  59407669500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59407669500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28564815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28564815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60121.674506                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60121.674506                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       485296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       485296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       502828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       502828                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          403                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          403                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29202255000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29202255000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58076.031963                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58076.031963                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        83352                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        83352                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5495                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5495                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    389860500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    389860500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        88847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        88847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061848                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061848                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70948.225660                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70948.225660                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5495                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5495                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    384365500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    384365500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.061848                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.061848                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69948.225660                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69948.225660                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        88790                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        88790                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        88790                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        88790                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393201589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           133018643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1341096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.186518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         267727098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        267727098                       # Number of data accesses

---------- End Simulation Statistics   ----------
