// Seed: 1946956309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(id_8),
        .id_9(1)
    ),
    id_10,
    id_11,
    id_12
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_4 = 0;
  output wire id_2;
  output wire id_1;
  parameter id_13 = -1 <-> -1'b0;
endmodule
module module_1 (
    inout wor id_0,
    output logic id_1,
    output wand id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    output supply1 id_8
    , id_13,
    output wor id_9,
    output supply1 id_10,
    inout tri0 id_11
);
  always id_1 = id_3;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
