
// Library name: cse463_project
// Cell name: mux_extracted_test
// View name: schematic
I0 (net2 net3 net2 net7 net8 net5 net6) \
        cse463_project_3_1_mux_alt_extracted
V4 (net6 0) vsource type=dc dc=0
V3 (net8 0) vsource type=dc dc=5
V2 (net7 0) vsource type=dc dc=0
V1 (net5 0) vsource type=dc dc=5
V0 (vdd! 0) vsource type=dc dc=5
C0 (net2 0) capacitor c=100f m=1
V5 (net3 0) vsource type=pulse val0=0 val1=5 period=200n width=100n
