// Seed: 72591665
module module_0;
  initial assume (1 - id_1.id_1);
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_7;
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_0
      id_1 = 1'd0;
    end
  end
  wire id_8;
  module_0 modCall_1 ();
  assign #(id_3) id_1 = ~(id_4) == (1 - id_7);
endmodule
