{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560813641206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560813641206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 02:20:40 2019 " "Processing started: Tue Jun 18 02:20:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560813641206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560813641206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAMController -c SDRAMController " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAMController -c SDRAMController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560813641206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560813641867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.v(54) " "Verilog HDL warning at testbench.v(54): extended using \"x\" or \"z\"" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.v(167) " "Verilog HDL warning at testbench.v(167): extended using \"x\" or \"z\"" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641940 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.v(168) " "Verilog HDL warning at testbench.v(168): extended using \"x\" or \"z\"" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641940 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.v(169) " "Verilog HDL warning at testbench.v(169): extended using \"x\" or \"z\"" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813641942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813641942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMController " "Found entity 1: SDRAMController" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813641947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813641947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(46) " "Verilog HDL warning at sm_sdram_controller.v(46): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(86) " "Verilog HDL warning at sm_sdram_controller.v(86): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(87) " "Verilog HDL warning at sm_sdram_controller.v(87): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(88) " "Verilog HDL warning at sm_sdram_controller.v(88): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(103) " "Verilog HDL warning at sm_sdram_controller.v(103): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(104) " "Verilog HDL warning at sm_sdram_controller.v(104): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(120) " "Verilog HDL warning at sm_sdram_controller.v(120): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(121) " "Verilog HDL warning at sm_sdram_controller.v(121): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(123) " "Verilog HDL warning at sm_sdram_controller.v(123): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_sdram_controller.v(124) " "Verilog HDL warning at sm_sdram_controller.v(124): extended using \"x\" or \"z\"" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1560813641952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_sdram_controller " "Found entity 1: sm_sdram_controller" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813641953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813641953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_altpll " "Found entity 1: sm_altpll" {  } { { "sm_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_altpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813641957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813641957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAMController " "Elaborating entity \"SDRAMController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560813642053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_altpll sm_altpll:altpll " "Elaborating entity \"sm_altpll\" for hierarchy \"sm_altpll:altpll\"" {  } { { "SDRAMController.v" "altpll" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sm_altpll:altpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sm_altpll:altpll\|altpll:altpll_component\"" {  } { { "sm_altpll.v" "altpll_component" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_altpll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sm_altpll:altpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sm_altpll:altpll\|altpll:altpll_component\"" {  } { { "sm_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_altpll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560813642204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sm_altpll:altpll\|altpll:altpll_component " "Instantiated megafunction \"sm_altpll:altpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sm_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sm_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642205 ""}  } { { "sm_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_altpll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560813642205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sm_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sm_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_altpll_altpll " "Found entity 1: sm_altpll_altpll" {  } { { "db/sm_altpll_altpll.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/db/sm_altpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560813642571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560813642571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_altpll_altpll sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated " "Elaborating entity \"sm_altpll_altpll\" for hierarchy \"sm_altpll:altpll\|altpll:altpll_component\|sm_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_sdram_controller sm_sdram_controller:ram_ctrl " "Elaborating entity \"sm_sdram_controller\" for hierarchy \"sm_sdram_controller:ram_ctrl\"" {  } { { "SDRAMController.v" "ram_ctrl" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560813642584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sm_sdram_controller.v(69) " "Verilog HDL assignment warning at sm_sdram_controller.v(69): truncated value with size 32 to match size of target (5)" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1560813642587 "|SDRAMController|sm_sdram_controller:ram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sm_sdram_controller.v(73) " "Verilog HDL assignment warning at sm_sdram_controller.v(73): truncated value with size 32 to match size of target (4)" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1560813642587 "|SDRAMController|sm_sdram_controller:ram_ctrl"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[2\]~0 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[2\]~0\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[1\]~1 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[1\]~1\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[0\]~2 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[0\]~2\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[3\]~3 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[3\]~3\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[4\]~4 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[4\]~4\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[5\]~5 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[5\]~5\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[6\]~6 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[6\]~6\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[7\]~7 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[7\]~7\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[8\]~8 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[8\]~8\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[9\]~9 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[9\]~9\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[10\]~10 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[10\]~10\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[11\]~11 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[11\]~11\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[12\]~12 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[12\]~12\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[13\]~13 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[13\]~13\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[14\]~14 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[14\]~14\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rdata\[15\]~15 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rdata\[15\]~15\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[0\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[0\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[1\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[1\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[2\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[2\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[3\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[3\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[4\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[4\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[5\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[5\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[6\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[6\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[7\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[7\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[8\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[8\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[9\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[9\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[10\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[10\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[11\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[11\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[12\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[12\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[13\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[13\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[14\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[14\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[15\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[15\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[16\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[16\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[17\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[17\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[18\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[18\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|rd\[19\] " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|rd\[19\]\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[0\]~0 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[0\]~0\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[1\]~1 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[1\]~1\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[2\]~2 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[2\]~2\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[3\]~3 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[3\]~3\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[4\]~4 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[4\]~4\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[5\]~5 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[5\]~5\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[6\]~6 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[6\]~6\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[7\]~7 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[7\]~7\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[8\]~8 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[8\]~8\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[9\]~9 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[9\]~9\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[10\]~10 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[10\]~10\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[11\]~11 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[11\]~11\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[12\]~12 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[12\]~12\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[13\]~13 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[13\]~13\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[14\]~14 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[14\]~14\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[15\]~15 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[15\]~15\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[16\]~16 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[16\]~16\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[17\]~17 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[17\]~17\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[18\]~18 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[18\]~18\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[19\]~19 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[19\]~19\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[20\]~20 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[20\]~20\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[21\]~21 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[21\]~21\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[22\]~22 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[22\]~22\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[23\]~23 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[23\]~23\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[24\]~24 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[24\]~24\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[25\]~25 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[25\]~25\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[26\]~26 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[26\]~26\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[27\]~27 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[27\]~27\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[28\]~28 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[28\]~28\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[29\]~29 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[29\]~29\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[30\]~30 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[30\]~30\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sm_sdram_controller:ram_ctrl\|wmem\[31\]~31 " "Converted tri-state buffer \"sm_sdram_controller:ram_ctrl\|wmem\[31\]~31\" feeding internal logic into a wire" {  } { { "sm_sdram_controller.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/sm_sdram_controller.v" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1560813642960 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1560813642960 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CKE VCC " "Pin \"SD_CKE\" is stuck at VCC" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|SD_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_LDQM GND " "Pin \"SD_LDQM\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|SD_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_UDQM GND " "Pin \"SD_UDQM\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|SD_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_BS\[0\] VCC " "Pin \"SD_BS\[0\]\" is stuck at VCC" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|SD_BS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_BS\[1\] GND " "Pin \"SD_BS\[1\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|SD_BS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[2\] GND " "Pin \"S_A\[2\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[4\] GND " "Pin \"S_A\[4\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[5\] GND " "Pin \"S_A\[5\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[6\] GND " "Pin \"S_A\[6\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[7\] GND " "Pin \"S_A\[7\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[8\] GND " "Pin \"S_A\[8\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[9\] GND " "Pin \"S_A\[9\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[10\] GND " "Pin \"S_A\[10\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[11\] GND " "Pin \"S_A\[11\]\" is stuck at GND" {  } { { "SDRAMController.v" "" { Text "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/SDRAMController.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560813643845 "|SDRAMController|S_A[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560813643845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1560813644122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1560813644583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/output_files/SDRAMController.map.smsg " "Generated suppressed messages file C:/Users/AllenDomar/Documents/Quartus_II_Projects/SDRAMController/output_files/SDRAMController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1560813644724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560813645008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560813645008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560813645170 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560813645170 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1560813645170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560813645170 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1560813645170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560813645170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560813645244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 02:20:45 2019 " "Processing ended: Tue Jun 18 02:20:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560813645244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560813645244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560813645244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560813645244 ""}
