# RK3566 SoC

## Overview
Rockchip RK3566 System-on-Chip
- Quad-core ARM Cortex-A55 @ 1.8 GHz
- H.265/H.264 hardware video encoder (1080p60)
- MIPI CSI-2 interface for camera input
- DDR3L/DDR4/LPDDR4 memory controller
- USB, SDMMC, UART, I2C, SPI interfaces

## Power Requirements

### Note on Power Specifications
The RK3566 datasheet provides voltage specifications but **does not include current consumption data** for any operating modes. Power consumption estimates require:
- Contacting Rockchip for detailed power application notes
- Measuring actual boards under specific workload conditions
- Consulting reference designs from board manufacturers

### Core Power Rails

#### VDD_LOGIC Rail (Main Core)
- **Voltage:** 0.9V (typical), range 0.81V - 0.99V
- **Standby Current:** Not specified in datasheet
- **Record Current (1080p60 H.265 encoding):** Not specified in datasheet
- **Description:** Powers main CPU, GPU, NPU, and core logic

#### VDD_IO Rail (I/O and Peripherals)
- **Voltage:** 1.8V (typical), range 1.62V - 1.98V
- **Standby Current:** Not specified in datasheet
- **Record Current:** Not specified in datasheet
- **Description:** Powers GPIO banks (VCCIO1-7), peripheral I/O, level translators

#### USB_AVDD Rail (USB PHY)
- **Voltage:** 3.3V (typical), range 2.97V - 3.63V
- **Standby Current:** Not specified in datasheet
- **Record Current:** Not specified in datasheet
- **Description:** Powers USB 2.0/3.0 PHY analog circuits

### Analog Power Rails (0.9V)
Multiple 0.9V analog rails for PLLs and interface PHYs:
- **Voltage:** 0.9V (typical), range 0.81V - 0.99V
- **Rails:** PMUPLL_AVDD, SYSPLL_AVDD, MIPI_CSI_RX_AVDD, etc.
- **Current:** Not specified in datasheet

### Analog Power Rails (1.8V)
Multiple 1.8V analog rails for PLLs and interface PHYs:
- **Voltage:** 1.8V (typical), range 1.62V - 1.98V
- **Rails:** PMUPLL_AVDD_1V8, SYSPLL_AVDD_1V8, MIPI_CSI_RX_AVDD_1V8, SARADC_AVDD_1V8, etc.
- **Current:** Not specified in datasheet

### DDR Power Rail
- **Voltage:** 1.35V (for DDR3L), range 1.283V - 1.417V
- **Standby Current:** Not specified in datasheet (see DDR3L RAM component)
- **Record Current:** Not specified in datasheet (see DDR3L RAM component)
- **Description:** Powers DDR PHY VDDQ; DDR memory powered separately

## Estimated Power Consumption

**Note:** The RK3566 datasheet does not include current consumption specifications. The following estimates are derived using multiple methodologies and should be considered approximate. Actual values will vary based on workload, temperature, software power management, and peripheral usage.

### Estimation Methodology

These estimates are based on:
1. **PMIC Design Margins**: Firefly reference design uses 2.5A rails for VDD_CPU and VDD_LOGIC, with typical 20-30% design margin
2. **ARM Cortex-A55 Specifications**: Published power characteristics for 22nm ARM Cortex-A55 cores
3. **Similar SoC Comparison**: Cross-reference with documented power consumption from similar ARM-based SoCs (RK3568, MT8183)
4. **Component-Level Analysis**: Individual power domain estimation based on architecture

### Standby Mode (Deep Sleep)

#### VDD_LOGIC Rail (0.9V)
- **Standby Current:** 75 mA (estimated typical), 100 mA (estimated max)
- **Standby Power:** 68 mW (typical), 90 mW (max)
- **Components:** SoC interconnect, peripheral logic, leakage current

#### VDD_CPU Rail (0.9V)
- **Standby Current:** 30 mA (estimated typical), 50 mA (estimated max)
- **Standby Power:** 27 mW (typical), 45 mW (max)
- **Components:** CPU power domain (cores in WFI/off), leakage current

#### VDD_IO Rail (1.8V)
- **Standby Current:** 7.5 mA (estimated typical), 10 mA (estimated max)
- **Standby Power:** 13.5 mW (typical), 18 mW (max)
- **Components:** GPIO banks, minimal peripheral I/O activity

#### USB_AVDD Rail (3.3V)
- **Standby Current:** 0 mA (typically disabled in standby)
- **Standby Power:** 0 mW

#### Analog Rails (0.9V + 1.8V combined)
- **Standby Current:** 10 mA equivalent @ 1.35V (estimated typical), 15 mA (estimated max)
- **Standby Power:** 13.5 mW (typical), 20 mW (max)
- **Components:** Minimal PLL/PHY activity, leakage current

**Total Standby Power: 120 mW (estimated typical), 170 mW (estimated max)**

### Record Mode (1080p60 H.265 Encoding)

#### VDD_LOGIC Rail (0.9V)
- **Record Current:** 1000 mA (estimated typical), 1400 mA (estimated max)
- **Record Power:** 900 mW (typical), 1260 mW (max)
- **Components:** VPU (H.265 encoder), MIPI CSI receiver, interconnect, memory controller

#### VDD_CPU Rail (0.9V)
- **Record Current:** 800 mA (estimated typical), 1200 mA (estimated max)
- **Record Power:** 720 mW (typical), 1080 mW (max)
- **Components:** 2-3 active ARM Cortex-A55 cores @ moderate load

#### VDD_IO Rail (1.8V)
- **Record Current:** 75 mA (estimated typical), 100 mA (estimated max)
- **Record Power:** 135 mW (typical), 180 mW (max)
- **Components:** GPIO activity, UART, I2C, SDMMC interfaces

#### USB_AVDD Rail (3.3V)
- **Record Current:** 20 mA (estimated typical), 30 mA (estimated max) if used
- **Record Power:** 66 mW (typical), 99 mW (max)
- **Components:** USB PHY (if USB active for debugging/transfer)

#### Analog Rails (0.9V + 1.8V combined)
- **Record Current:** 35 mA equivalent @ 1.35V (estimated typical), 50 mA (estimated max)
- **Record Power:** 47 mW (typical), 68 mW (max)
- **Components:** Active PLLs, MIPI CSI PHY, SARADC, system clocks

**Total Record Power (excluding USB): 1.8W (estimated typical), 2.6W (estimated max)**
**Total Record Power (including USB): 1.9W (estimated typical), 2.7W (estimated max)**

### Basis for Estimates

#### PMIC Reference Capacity
Firefly reference design uses:
- VDD_CPU: 2.5A max capacity → estimated 1.6-2.0A typical usage (2.25W capacity)
- VDD_LOGIC: 2.5A max capacity → estimated 1.6-2.0A typical usage (2.25W capacity)

PMICs are typically designed with 20-30% margin, suggesting typical worst-case around 1.75-2.0A per rail.

#### ARM Cortex-A55 Core Power (22nm process)
Per-core power at 1.8 GHz:
- Idle: ~1-2 mW/core
- Light load: ~30-50 mW/core
- Full load: ~150-250 mW/core

Video encoding typically uses 2-3 cores at moderate load: 400-600 mW total.

#### H.265 VPU Encoder
Hardware video encoders typically consume 500-800 mW at 1080p60 H.265 encoding.

### Estimation Confidence

- **Standby Mode**: Moderate confidence (±30%) - based on leakage/static power characteristics
- **Record Mode**: Moderate confidence (±40%) - workload-dependent, varies with encoding parameters
- **Peak Power**: Low confidence (±50%) - highly dependent on burst workload and thermal conditions

**For accurate measurements**: Use current monitoring on actual hardware under specific workloads.

## Power Rail Summary Table

| Rail                | Voltage | Usage                |
|---------------------|---------|----------------------|
| VDD_LOGIC           | 0.9V    | CPU/GPU/NPU Core     |
| VDD_IO              | 1.8V    | GPIO, Peripherals    |
| USB_AVDD            | 3.3V    | USB PHY              |
| AVDD_0V9 (multiple) | 0.9V    | PLLs, CSI, etc.      |
| AVDD_1V8 (multiple) | 1.8V    | PLLs, CSI, ADC, etc. |
| DDRPHY_VDDQ         | 1.35V   | DDR3L PHY            |

## Notes
- RK3566 is highly integrated with many power domains
- Actual power consumption heavily depends on software power management
- Video encoding power depends on bitrate, resolution, frame rate, and codec efficiency
- Peripheral power (USB, SDMMC) depends on connected devices and transfer rates
- Many analog rails can be tied together with appropriate filtering

## Datasheet Reference
- `/home/erichandley/UVR/srad-camera/datasheets/html/RK3566-Datasheet-html.html`
- `/home/erichandley/UVR/srad-camera/datasheets/html/RK3566-Hardware-Design-html.html`
