<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: pci.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>pci.h</h1><a href="../../d4/d4/pci_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Module Name:</span>
00004 <span class="comment"></span>
00005 <span class="comment">    pci.h</span>
00006 <span class="comment"></span>
00007 <span class="comment">Abstract:</span>
00008 <span class="comment"></span>
00009 <span class="comment">    This is the PCI bus specific header file used by device drivers.</span>
00010 <span class="comment"></span>
00011 <span class="comment">Author:</span>
00012 <span class="comment"></span>
00013 <span class="comment">Revision History:</span>
00014 <span class="comment"></span>
00015 <span class="comment">--*/</span>
00016 
00017 <span class="preprocessor">#ifndef _PCI_</span>
00018 <span class="preprocessor"></span><span class="preprocessor">#define _PCI_</span>
00019 <span class="preprocessor"></span>
00020 <span class="comment">// begin_ntddk</span>
00021 
00022 <span class="comment">//</span>
00023 <span class="comment">// A PCI driver can read the complete 256 bytes of configuration</span>
00024 <span class="comment">// information for any PCI device by calling:</span>
00025 <span class="comment">//</span>
00026 <span class="comment">//      ULONG</span>
00027 <span class="comment">//      HalGetBusData (</span>
00028 <span class="comment">//          IN BUS_DATA_TYPE        PCIConfiguration,</span>
00029 <span class="comment">//          IN ULONG                PciBusNumber,</span>
00030 <span class="comment">//          IN PCI_SLOT_NUMBER      VirtualSlotNumber,</span>
00031 <span class="comment">//          IN PPCI_COMMON_CONFIG   &amp;PCIDeviceConfig,</span>
00032 <span class="comment">//          IN ULONG                sizeof (PCIDeviceConfig)</span>
00033 <span class="comment">//      );</span>
00034 <span class="comment">//</span>
00035 <span class="comment">//      A return value of 0 means that the specified PCI bus does not exist.</span>
00036 <span class="comment">//</span>
00037 <span class="comment">//      A return value of 2, with a VendorID of PCI_INVALID_VENDORID means</span>
00038 <span class="comment">//      that the PCI bus does exist, but there is no device at the specified</span>
00039 <span class="comment">//      VirtualSlotNumber (PCI Device/Function number).</span>
00040 <span class="comment">//</span>
00041 <span class="comment">//</span>
00042 
00043 <span class="comment">// begin_wdm begin_ntminiport begin_ntndis</span>
00044 
<a name="l00045"></a><a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html">00045</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html">_PCI_SLOT_NUMBER</a> {
00046     <span class="keyword">union </span>{
00047         <span class="keyword">struct </span>{
<a name="l00048"></a><a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html#o0">00048</a>             ULONG   <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html#o0">DeviceNumber</a>:5;
<a name="l00049"></a><a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html#o1">00049</a>             ULONG   <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html#o1">FunctionNumber</a>:3;
<a name="l00050"></a><a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html#o2">00050</a>             ULONG   <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html#o2">Reserved</a>:24;
00051         } bits;
<a name="l00052"></a><a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html#o4">00052</a>         ULONG   <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html#o4">AsULONG</a>;
00053     } u;
00054 } <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html">PCI_SLOT_NUMBER</a>, *<a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html">PPCI_SLOT_NUMBER</a>;
00055 
00056 
<a name="l00057"></a><a class="code" href="../../d4/d4/pci_8h.html#a0">00057</a> <span class="preprocessor">#define PCI_TYPE0_ADDRESSES             6</span>
<a name="l00058"></a><a class="code" href="../../d4/d4/pci_8h.html#a1">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_TYPE1_ADDRESSES             2</span>
<a name="l00059"></a><a class="code" href="../../d4/d4/pci_8h.html#a2">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_TYPE2_ADDRESSES             5</span>
00060 <span class="preprocessor"></span>
<a name="l00061"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html">00061</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html">_PCI_COMMON_CONFIG</a> {
<a name="l00062"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o0">00062</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o0">VendorID</a>;                   <span class="comment">// (ro)</span>
<a name="l00063"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o1">00063</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o1">DeviceID</a>;                   <span class="comment">// (ro)</span>
<a name="l00064"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o2">00064</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o2">Command</a>;                    <span class="comment">// Device control</span>
<a name="l00065"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o3">00065</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o3">Status</a>;
<a name="l00066"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o4">00066</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o4">RevisionID</a>;                 <span class="comment">// (ro)</span>
<a name="l00067"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o5">00067</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o5">ProgIf</a>;                     <span class="comment">// (ro)</span>
<a name="l00068"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o6">00068</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o6">SubClass</a>;                   <span class="comment">// (ro)</span>
<a name="l00069"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o7">00069</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o7">BaseClass</a>;                  <span class="comment">// (ro)</span>
<a name="l00070"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o8">00070</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o8">CacheLineSize</a>;              <span class="comment">// (ro+)</span>
<a name="l00071"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o9">00071</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o9">LatencyTimer</a>;               <span class="comment">// (ro+)</span>
<a name="l00072"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o10">00072</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o10">HeaderType</a>;                 <span class="comment">// (ro)</span>
<a name="l00073"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o11">00073</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o11">BIST</a>;                       <span class="comment">// Built in self test</span>
00074 
00075     <span class="keyword">union </span>{
00076         <span class="keyword">struct </span>_PCI_HEADER_TYPE_0 {
00077             ULONG   BaseAddresses[<a class="code" href="../../d4/d4/pci_8h.html#a0">PCI_TYPE0_ADDRESSES</a>];
<a name="l00078"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o13">00078</a>             ULONG   CIS;
<a name="l00079"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o14">00079</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  SubVendorID;
<a name="l00080"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o15">00080</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  SubSystemID;
00081             ULONG   ROMBaseAddress;
00082             UCHAR   CapabilitiesPtr;
00083             UCHAR   <a class="code" href="../../d1/d9/arc_8h.html#a313a149">Reserved1</a>[3];
<a name="l00084"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o19">00084</a>             ULONG   <a class="code" href="../../d1/d9/arc_8h.html#a313a160">Reserved2</a>;
00085             UCHAR   InterruptLine;      <span class="comment">//</span>
00086             UCHAR   InterruptPin;       <span class="comment">// (ro)</span>
<a name="l00087"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o22">00087</a>             UCHAR   MinimumGrant;       <span class="comment">// (ro)</span>
<a name="l00088"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o23">00088</a>             UCHAR   MaximumLatency;     <span class="comment">// (ro)</span>
00089         } type0;
00090 
00091 <span class="comment">// end_wdm end_ntminiport end_ntndis</span>
00092 
00093         <span class="comment">//</span>
00094         <span class="comment">// PCI to PCI Bridge</span>
00095         <span class="comment">//</span>
00096 
00097         <span class="keyword">struct </span>_PCI_HEADER_TYPE_1 {
<a name="l00098"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o12">00098</a>             ULONG   BaseAddresses[<a class="code" href="../../d4/d4/pci_8h.html#a1">PCI_TYPE1_ADDRESSES</a>];
00099             UCHAR   PrimaryBus;
00100             UCHAR   SecondaryBus;
00101             UCHAR   SubordinateBus;
00102             UCHAR   SecondaryLatency;
<a name="l00103"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o29">00103</a>             UCHAR   IOBase;
<a name="l00104"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o30">00104</a>             UCHAR   IOLimit;
00105             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  SecondaryStatus;
<a name="l00106"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o32">00106</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  MemoryBase;
<a name="l00107"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o33">00107</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  MemoryLimit;
<a name="l00108"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o34">00108</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  PrefetchBase;
<a name="l00109"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o35">00109</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  PrefetchLimit;
<a name="l00110"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o36">00110</a>             ULONG   PrefetchBaseUpper32;
<a name="l00111"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o37">00111</a>             ULONG   PrefetchLimitUpper32;
<a name="l00112"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o38">00112</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  IOBaseUpper16;
<a name="l00113"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o39">00113</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  IOLimitUpper16;
00114             UCHAR   CapabilitiesPtr;
<a name="l00115"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o18">00115</a>             UCHAR   <a class="code" href="../../d1/d9/arc_8h.html#a313a149">Reserved1</a>[3];
<a name="l00116"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o16">00116</a>             ULONG   ROMBaseAddress;
00117             UCHAR   InterruptLine;
00118             UCHAR   InterruptPin;
00119             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  BridgeControl;
00120         } type1;
00121 
00122         <span class="comment">//</span>
00123         <span class="comment">// PCI to CARDBUS Bridge</span>
00124         <span class="comment">//</span>
00125 
00126         <span class="keyword">struct </span>_PCI_HEADER_TYPE_2 {
<a name="l00127"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o42">00127</a>             ULONG   SocketRegistersBaseAddress;
<a name="l00128"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o17">00128</a>             UCHAR   CapabilitiesPtr;
<a name="l00129"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o43">00129</a>             UCHAR   Reserved;
<a name="l00130"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o31">00130</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  SecondaryStatus;
<a name="l00131"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o25">00131</a>             UCHAR   PrimaryBus;
<a name="l00132"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o26">00132</a>             UCHAR   SecondaryBus;
<a name="l00133"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o27">00133</a>             UCHAR   SubordinateBus;
<a name="l00134"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o28">00134</a>             UCHAR   SecondaryLatency;
00135             <span class="keyword">struct  </span>{
<a name="l00136"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o44">00136</a>                 ULONG   Base;
<a name="l00137"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o45">00137</a>                 ULONG   Limit;
00138             }       Range[<a class="code" href="../../d4/d4/pci_8h.html#a2">PCI_TYPE2_ADDRESSES</a>-1];
<a name="l00139"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o20">00139</a>             UCHAR   InterruptLine;
<a name="l00140"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o21">00140</a>             UCHAR   InterruptPin;
<a name="l00141"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o40">00141</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  BridgeControl;
00142         } type2;
00143 
00144 <span class="comment">// begin_wdm begin_ntminiport begin_ntndis</span>
00145 
00146     } <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o48">u</a>;
00147 
<a name="l00148"></a><a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o49">00148</a>     UCHAR   <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html#o49">DeviceSpecific</a>[192];
00149 
00150 } <a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html">PCI_COMMON_CONFIG</a>, *<a class="code" href="../../d1/d0/struct__PCI__COMMON__CONFIG.html">PPCI_COMMON_CONFIG</a>;
00151 
00152 
<a name="l00153"></a><a class="code" href="../../d4/d4/pci_8h.html#a3">00153</a> <span class="preprocessor">#define PCI_COMMON_HDR_LENGTH (FIELD_OFFSET (PCI_COMMON_CONFIG, DeviceSpecific))</span>
00154 <span class="preprocessor"></span>
<a name="l00155"></a><a class="code" href="../../d4/d4/pci_8h.html#a4">00155</a> <span class="preprocessor">#define PCI_MAX_DEVICES                     32</span>
<a name="l00156"></a><a class="code" href="../../d4/d4/pci_8h.html#a5">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_MAX_FUNCTION                    8</span>
<a name="l00157"></a><a class="code" href="../../d4/d4/pci_8h.html#a6">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_MAX_BRIDGE_NUMBER               0xFF</span>
00158 <span class="preprocessor"></span>
<a name="l00159"></a><a class="code" href="../../d4/d4/pci_8h.html#a7">00159</a> <span class="preprocessor">#define PCI_INVALID_VENDORID                0xFFFF</span>
00160 <span class="preprocessor"></span>
00161 <span class="comment">//</span>
00162 <span class="comment">// Bit encodings for  PCI_COMMON_CONFIG.HeaderType</span>
00163 <span class="comment">//</span>
00164 
<a name="l00165"></a><a class="code" href="../../d4/d4/pci_8h.html#a8">00165</a> <span class="preprocessor">#define PCI_MULTIFUNCTION                   0x80</span>
<a name="l00166"></a><a class="code" href="../../d4/d4/pci_8h.html#a9">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_TYPE                     0x00</span>
<a name="l00167"></a><a class="code" href="../../d4/d4/pci_8h.html#a10">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_BRIDGE_TYPE                     0x01</span>
<a name="l00168"></a><a class="code" href="../../d4/d4/pci_8h.html#a11">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CARDBUS_BRIDGE_TYPE             0x02</span>
00169 <span class="preprocessor"></span>
<a name="l00170"></a><a class="code" href="../../d4/d4/pci_8h.html#a12">00170</a> <span class="preprocessor">#define PCI_CONFIGURATION_TYPE(PciData) \</span>
00171 <span class="preprocessor">    (((PPCI_COMMON_CONFIG)(PciData))-&gt;HeaderType &amp; ~PCI_MULTIFUNCTION)</span>
00172 <span class="preprocessor"></span>
<a name="l00173"></a><a class="code" href="../../d4/d4/pci_8h.html#a13">00173</a> <span class="preprocessor">#define PCI_MULTIFUNCTION_DEVICE(PciData) \</span>
00174 <span class="preprocessor">    ((((PPCI_COMMON_CONFIG)(PciData))-&gt;HeaderType &amp; PCI_MULTIFUNCTION) != 0)</span>
00175 <span class="preprocessor"></span>
00176 <span class="comment">//</span>
00177 <span class="comment">// Bit encodings for PCI_COMMON_CONFIG.Command</span>
00178 <span class="comment">//</span>
00179 
<a name="l00180"></a><a class="code" href="../../d4/d4/pci_8h.html#a14">00180</a> <span class="preprocessor">#define PCI_ENABLE_IO_SPACE                 0x0001</span>
<a name="l00181"></a><a class="code" href="../../d4/d4/pci_8h.html#a15">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_MEMORY_SPACE             0x0002</span>
<a name="l00182"></a><a class="code" href="../../d4/d4/pci_8h.html#a16">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_BUS_MASTER               0x0004</span>
<a name="l00183"></a><a class="code" href="../../d4/d4/pci_8h.html#a17">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_SPECIAL_CYCLES           0x0008</span>
<a name="l00184"></a><a class="code" href="../../d4/d4/pci_8h.html#a18">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_WRITE_AND_INVALIDATE     0x0010</span>
<a name="l00185"></a><a class="code" href="../../d4/d4/pci_8h.html#a19">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_VGA_COMPATIBLE_PALETTE   0x0020</span>
<a name="l00186"></a><a class="code" href="../../d4/d4/pci_8h.html#a20">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_PARITY                   0x0040  // (ro+)</span>
<a name="l00187"></a><a class="code" href="../../d4/d4/pci_8h.html#a21">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_WAIT_CYCLE               0x0080  // (ro+)</span>
<a name="l00188"></a><a class="code" href="../../d4/d4/pci_8h.html#a22">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_SERR                     0x0100  // (ro+)</span>
<a name="l00189"></a><a class="code" href="../../d4/d4/pci_8h.html#a23">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_FAST_BACK_TO_BACK        0x0200  // (ro)</span>
00190 <span class="preprocessor"></span>
00191 <span class="comment">//</span>
00192 <span class="comment">// Bit encodings for PCI_COMMON_CONFIG.Status</span>
00193 <span class="comment">//</span>
00194 
<a name="l00195"></a><a class="code" href="../../d4/d4/pci_8h.html#a24">00195</a> <span class="preprocessor">#define PCI_STATUS_CAPABILITIES_LIST        0x0010  // (ro)</span>
<a name="l00196"></a><a class="code" href="../../d4/d4/pci_8h.html#a25">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_66MHZ_CAPABLE            0x0020  // (ro)</span>
<a name="l00197"></a><a class="code" href="../../d4/d4/pci_8h.html#a26">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_UDF_SUPPORTED            0x0040  // (ro)</span>
<a name="l00198"></a><a class="code" href="../../d4/d4/pci_8h.html#a27">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_FAST_BACK_TO_BACK        0x0080  // (ro)</span>
<a name="l00199"></a><a class="code" href="../../d4/d4/pci_8h.html#a28">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_DATA_PARITY_DETECTED     0x0100</span>
<a name="l00200"></a><a class="code" href="../../d4/d4/pci_8h.html#a29">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_DEVSEL                   0x0600  // 2 bits wide</span>
<a name="l00201"></a><a class="code" href="../../d4/d4/pci_8h.html#a30">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_SIGNALED_TARGET_ABORT    0x0800</span>
<a name="l00202"></a><a class="code" href="../../d4/d4/pci_8h.html#a31">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_RECEIVED_TARGET_ABORT    0x1000</span>
<a name="l00203"></a><a class="code" href="../../d4/d4/pci_8h.html#a32">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_RECEIVED_MASTER_ABORT    0x2000</span>
<a name="l00204"></a><a class="code" href="../../d4/d4/pci_8h.html#a33">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_SIGNALED_SYSTEM_ERROR    0x4000</span>
<a name="l00205"></a><a class="code" href="../../d4/d4/pci_8h.html#a34">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS_DETECTED_PARITY_ERROR    0x8000</span>
00206 <span class="preprocessor"></span>
00207 <span class="comment">//</span>
00208 <span class="comment">// The NT PCI Driver uses a WhichSpace parameter on its CONFIG_READ/WRITE</span>
00209 <span class="comment">// routines.   The following values are defined-</span>
00210 <span class="comment">//</span>
00211 
<a name="l00212"></a><a class="code" href="../../d4/d4/pci_8h.html#a35">00212</a> <span class="preprocessor">#define PCI_WHICHSPACE_CONFIG               0x0</span>
<a name="l00213"></a><a class="code" href="../../d4/d4/pci_8h.html#a36">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_WHICHSPACE_ROM                  0x52696350</span>
00214 <span class="preprocessor"></span>
00215 <span class="comment">// end_wdm</span>
00216 <span class="comment">//</span>
00217 <span class="comment">// PCI Capability IDs</span>
00218 <span class="comment">//</span>
00219 
<a name="l00220"></a><a class="code" href="../../d4/d4/pci_8h.html#a37">00220</a> <span class="preprocessor">#define PCI_CAPABILITY_ID_POWER_MANAGEMENT  0x01</span>
<a name="l00221"></a><a class="code" href="../../d4/d4/pci_8h.html#a38">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CAPABILITY_ID_AGP               0x02</span>
<a name="l00222"></a><a class="code" href="../../d4/d4/pci_8h.html#a39">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CAPABILITY_ID_MSI               0x05</span>
00223 <span class="preprocessor"></span>
00224 <span class="comment">//</span>
00225 <span class="comment">// All PCI Capability structures have the following header.</span>
00226 <span class="comment">//</span>
00227 <span class="comment">// CapabilityID is used to identify the type of the structure (is</span>
00228 <span class="comment">// one of the PCI_CAPABILITY_ID values above.</span>
00229 <span class="comment">//</span>
00230 <span class="comment">// Next is the offset in PCI Configuration space (0x40 - 0xfc) of the</span>
00231 <span class="comment">// next capability structure in the list, or 0x00 if there are no more</span>
00232 <span class="comment">// entries.</span>
00233 <span class="comment">//</span>
<a name="l00234"></a><a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html">00234</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html">_PCI_CAPABILITIES_HEADER</a> {
<a name="l00235"></a><a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html#o0">00235</a>     UCHAR   <a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html#o0">CapabilityID</a>;
<a name="l00236"></a><a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html#o1">00236</a>     UCHAR   <a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html#o1">Next</a>;
00237 } <a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html">PCI_CAPABILITIES_HEADER</a>, *<a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html">PPCI_CAPABILITIES_HEADER</a>;
00238 
00239 <span class="comment">//</span>
00240 <span class="comment">// Power Management Capability</span>
00241 <span class="comment">//</span>
00242 
<a name="l00243"></a><a class="code" href="../../d9/d1/struct__PCI__PMC.html">00243</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d9/d1/struct__PCI__PMC.html">_PCI_PMC</a> {
<a name="l00244"></a><a class="code" href="../../d9/d1/struct__PCI__PMC.html#o0">00244</a>     UCHAR       <a class="code" href="../../d9/d1/struct__PCI__PMC.html#o0">Version</a>:3;
<a name="l00245"></a><a class="code" href="../../d9/d1/struct__PCI__PMC.html#o1">00245</a>     UCHAR       <a class="code" href="../../d9/d1/struct__PCI__PMC.html#o1">PMEClock</a>:1;
<a name="l00246"></a><a class="code" href="../../d9/d1/struct__PCI__PMC.html#o2">00246</a>     UCHAR       <a class="code" href="../../d9/d1/struct__PCI__PMC.html#o2">Rsvd1</a>:1;
<a name="l00247"></a><a class="code" href="../../d9/d1/struct__PCI__PMC.html#o3">00247</a>     UCHAR       <a class="code" href="../../d9/d1/struct__PCI__PMC.html#o3">DeviceSpecificInitialization</a>:1;
<a name="l00248"></a><a class="code" href="../../d9/d1/struct__PCI__PMC.html#o4">00248</a>     UCHAR       <a class="code" href="../../d9/d1/struct__PCI__PMC.html#o4">Rsvd2</a>:2;
<a name="l00249"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html">00249</a>     <span class="keyword">struct </span><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html">_PM_SUPPORT</a> {
<a name="l00250"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o0">00250</a>         UCHAR   <a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o0">Rsvd2</a>:1;
<a name="l00251"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o1">00251</a>         UCHAR   <a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o1">D1</a>:1;
<a name="l00252"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o2">00252</a>         UCHAR   <a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o2">D2</a>:1;
<a name="l00253"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o3">00253</a>         UCHAR   <a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o3">PMED0</a>:1;
<a name="l00254"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o4">00254</a>         UCHAR   <a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o4">PMED1</a>:1;
<a name="l00255"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o5">00255</a>         UCHAR   <a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o5">PMED2</a>:1;
<a name="l00256"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o6">00256</a>         UCHAR   <a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o6">PMED3Hot</a>:1;
<a name="l00257"></a><a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o7">00257</a>         UCHAR   <a class="code" href="../../d0/d2/struct__PCI__PMC_1_1__PM__SUPPORT.html#o7">PMED3Cold</a>:1;
00258     } <a class="code" href="../../d9/d1/struct__PCI__PMC.html#o5">Support</a>;
00259 } <a class="code" href="../../d9/d1/struct__PCI__PMC.html">PCI_PMC</a>, *<a class="code" href="../../d9/d1/struct__PCI__PMC.html">PPCI_PMC</a>;
00260 
<a name="l00261"></a><a class="code" href="../../d1/d2/struct__PCI__PMCSR.html">00261</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d2/struct__PCI__PMCSR.html">_PCI_PMCSR</a> {
<a name="l00262"></a><a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o0">00262</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>      <a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o0">PowerState</a>:2;
<a name="l00263"></a><a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o1">00263</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>      <a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o1">Rsvd1</a>:6;
<a name="l00264"></a><a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o2">00264</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>      <a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o2">PMEEnable</a>:1;
<a name="l00265"></a><a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o3">00265</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>      <a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o3">DataSelect</a>:4;
<a name="l00266"></a><a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o4">00266</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>      <a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o4">DataScale</a>:2;
<a name="l00267"></a><a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o5">00267</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>      <a class="code" href="../../d1/d2/struct__PCI__PMCSR.html#o5">PMEStatus</a>:1;
00268 } <a class="code" href="../../d1/d2/struct__PCI__PMCSR.html">PCI_PMCSR</a>, *<a class="code" href="../../d1/d2/struct__PCI__PMCSR.html">PPCI_PMCSR</a>;
00269 
00270 
<a name="l00271"></a><a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html">00271</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html">_PCI_PMCSR_BSE</a> {
<a name="l00272"></a><a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html#o0">00272</a>     UCHAR       <a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html#o0">Rsvd1</a>:6;
<a name="l00273"></a><a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html#o1">00273</a>     UCHAR       <a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html#o1">D3HotSupportsStopClock</a>:1;       <span class="comment">// B2_B3#</span>
<a name="l00274"></a><a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html#o2">00274</a>     UCHAR       <a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html#o2">BusPowerClockControlEnabled</a>:1;  <span class="comment">// BPCC_EN</span>
00275 } <a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html">PCI_PMCSR_BSE</a>, *<a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html">PPCI_PMCSR_BSE</a>;
00276 
00277 
<a name="l00278"></a><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html">00278</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html">_PCI_PM_CAPABILITY</a> {
00279 
<a name="l00280"></a><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o0">00280</a>     <a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html">PCI_CAPABILITIES_HEADER</a> <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o0">Header</a>;
00281 
00282     <span class="comment">//</span>
00283     <span class="comment">// Power Management Capabilities (Offset = 2)</span>
00284     <span class="comment">//</span>
00285 
00286     <span class="keyword">union </span>{
<a name="l00287"></a><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o1">00287</a>         <a class="code" href="../../d9/d1/struct__PCI__PMC.html">PCI_PMC</a>         <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o1">Capabilities</a>;
00288         <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>          <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o2">AsUSHORT</a>;
00289     } PMC;
00290 
00291     <span class="comment">//</span>
00292     <span class="comment">// Power Management Control/Status (Offset = 4)</span>
00293     <span class="comment">//</span>
00294 
00295     <span class="keyword">union </span>{
<a name="l00296"></a><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o4">00296</a>         <a class="code" href="../../d1/d2/struct__PCI__PMCSR.html">PCI_PMCSR</a>       <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o4">ControlStatus</a>;
<a name="l00297"></a><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o2">00297</a>         <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>          <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o2">AsUSHORT</a>;
00298     } PMCSR;
00299 
00300     <span class="comment">//</span>
00301     <span class="comment">// PMCSR PCI-PCI Bridge Support Extensions</span>
00302     <span class="comment">//</span>
00303 
00304     <span class="keyword">union </span>{
<a name="l00305"></a><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o6">00305</a>         <a class="code" href="../../d2/d2/struct__PCI__PMCSR__BSE.html">PCI_PMCSR_BSE</a>   <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o6">BridgeSupport</a>;
<a name="l00306"></a><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o7">00306</a>         UCHAR           <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o7">AsUCHAR</a>;
00307     } PMCSR_BSE;
00308 
00309     <span class="comment">//</span>
00310     <span class="comment">// Optional read only 8 bit Data register.  Contents controlled by</span>
00311     <span class="comment">// DataSelect and DataScale in ControlStatus.</span>
00312     <span class="comment">//</span>
00313 
<a name="l00314"></a><a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o9">00314</a>     UCHAR   <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html#o9">Data</a>;
00315 
00316 } <a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html">PCI_PM_CAPABILITY</a>, *<a class="code" href="../../d5/d1/struct__PCI__PM__CAPABILITY.html">PPCI_PM_CAPABILITY</a>;
00317 
00318 <span class="comment">//</span>
00319 <span class="comment">// AGP Capability</span>
00320 <span class="comment">//</span>
00321 
<a name="l00322"></a><a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html">00322</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html">_PCI_AGP_CAPABILITY</a> {
00323 
<a name="l00324"></a><a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o0">00324</a>     <a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html">PCI_CAPABILITIES_HEADER</a> <a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o0">Header</a>;
00325 
<a name="l00326"></a><a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o1">00326</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o1">Minor</a>:4;
<a name="l00327"></a><a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o2">00327</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o2">Major</a>:4;
<a name="l00328"></a><a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o3">00328</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o3">Rsvd1</a>:8;
00329 
<a name="l00330"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html">00330</a>     <span class="keyword">struct  </span><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html">_PCI_AGP_STATUS</a> {
<a name="l00331"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o0">00331</a>         ULONG   <a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o0">Rate</a>:3;
<a name="l00332"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o1">00332</a>         ULONG   <a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o1">Rsvd1</a>:1;
<a name="l00333"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o2">00333</a>         ULONG   <a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o2">FastWrite</a>:1;
<a name="l00334"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o3">00334</a>         ULONG   <a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o3">FourGB</a>:1;
<a name="l00335"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o4">00335</a>         ULONG   <a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o4">Rsvd2</a>:3;
<a name="l00336"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o5">00336</a>         ULONG   <a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o5">SideBandAddressing</a>:1;                   <span class="comment">// SBA</span>
<a name="l00337"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o6">00337</a>         ULONG   <a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o6">Rsvd3</a>:14;
<a name="l00338"></a><a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o7">00338</a>         ULONG   <a class="code" href="../../d7/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__STATUS.html#o7">RequestQueueDepthMaximum</a>:8;             <span class="comment">// RQ</span>
00339     } <a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o4">AGPStatus</a>;
00340 
<a name="l00341"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html">00341</a>     <span class="keyword">struct  </span><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html">_PCI_AGP_COMMAND</a> {
<a name="l00342"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o0">00342</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o0">Rate</a>:3;
<a name="l00343"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o1">00343</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o1">Rsvd1</a>:1;
<a name="l00344"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o2">00344</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o2">FastWriteEnable</a>:1;
<a name="l00345"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o3">00345</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o3">FourGBEnable</a>:1;
<a name="l00346"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o4">00346</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o4">Rsvd2</a>:2;
<a name="l00347"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o5">00347</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o5">AGPEnable</a>:1;
<a name="l00348"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o6">00348</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o6">SBAEnable</a>:1;
<a name="l00349"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o7">00349</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o7">Rsvd3</a>:14;
<a name="l00350"></a><a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o8">00350</a>         ULONG   <a class="code" href="../../d6/d9/struct__PCI__AGP__CAPABILITY_1_1__PCI__AGP__COMMAND.html#o8">RequestQueueDepth</a>:8;
00351     } <a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html#o5">AGPCommand</a>;
00352 
00353 } <a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html">PCI_AGP_CAPABILITY</a>, *<a class="code" href="../../d5/d9/struct__PCI__AGP__CAPABILITY.html">PPCI_AGP_CAPABILITY</a>;
00354 
<a name="l00355"></a><a class="code" href="../../d4/d4/pci_8h.html#a40">00355</a> <span class="preprocessor">#define PCI_AGP_RATE_1X     0x1</span>
<a name="l00356"></a><a class="code" href="../../d4/d4/pci_8h.html#a41">00356</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_AGP_RATE_2X     0x2</span>
<a name="l00357"></a><a class="code" href="../../d4/d4/pci_8h.html#a42">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_AGP_RATE_4X     0x4</span>
00358 <span class="preprocessor"></span>
00359 <span class="comment">//</span>
00360 <span class="comment">// MSI (Message Signalled Interrupts) Capability</span>
00361 <span class="comment">//</span>
00362 
<a name="l00363"></a><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html">00363</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html">_PCI_MSI_CAPABILITY</a> {
00364 
<a name="l00365"></a><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o0">00365</a>       <a class="code" href="../../d9/d9/struct__PCI__CAPABILITIES__HEADER.html">PCI_CAPABILITIES_HEADER</a> <a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o0">Header</a>;
00366 
<a name="l00367"></a><a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html">00367</a>       <span class="keyword">struct </span><a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html">_PCI_MSI_MESSAGE_CONTROL</a> {
<a name="l00368"></a><a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o0">00368</a>          <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o0">MSIEnable</a>:1;
<a name="l00369"></a><a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o1">00369</a>          <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o1">MultipleMessageCapable</a>:3;
<a name="l00370"></a><a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o2">00370</a>          <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o2">MultipleMessageEnable</a>:3;
<a name="l00371"></a><a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o3">00371</a>          <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o3">CapableOf64Bits</a>:1;
<a name="l00372"></a><a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o4">00372</a>          <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d4/d1/struct__PCI__MSI__CAPABILITY_1_1__PCI__MSI__MESSAGE__CONTROL.html#o4">Reserved</a>:8;
00373       } <a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o1">MessageControl</a>;
00374 
00375       <span class="keyword">union </span>{
00376             <span class="keyword">struct </span>_PCI_MSI_MESSAGE_ADDRESS {
<a name="l00377"></a><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o2">00377</a>                ULONG_PTR Reserved:2;              <span class="comment">// always zero, DWORD aligned address</span>
<a name="l00378"></a><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o3">00378</a>                ULONG_PTR Address:30;
00379             } Register;
<a name="l00380"></a><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o5">00380</a>             ULONG_PTR <a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o5">Raw</a>;
00381       } MessageAddress;
00382 
00383       <span class="comment">//</span>
00384       <span class="comment">// The rest of the Capability structure differs depending on whether</span>
00385       <span class="comment">// 32bit or 64bit addressing is being used.</span>
00386       <span class="comment">//</span>
00387       <span class="comment">// (The CapableOf64Bits bit above determines this)</span>
00388       <span class="comment">//</span>
00389 
00390       <span class="keyword">union </span>{
00391 
00392          <span class="comment">// For 64 bit devices</span>
00393 
00394          <span class="keyword">struct </span>_PCI_MSI_64BIT_DATA {
<a name="l00395"></a><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o7">00395</a>             ULONG MessageUpperAddress;
00396             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> MessageData;
00397          } Bit64;
00398 
00399          <span class="comment">// For 32 bit devices</span>
00400 
00401          <span class="keyword">struct </span>_PCI_MSI_32BIT_DATA {
<a name="l00402"></a><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o8">00402</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> MessageData;
<a name="l00403"></a><a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o10">00403</a>             ULONG Unused;
00404          } Bit32;
00405       } <a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html#o12">Data</a>;
00406 
00407 } <a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html">PCI_MSI_CAPABILITY</a>, *<a class="code" href="../../d8/d0/struct__PCI__MSI__CAPABILITY.html">PPCI_PCI_CAPABILITY</a>;
00408 
00409 <span class="comment">// begin_wdm</span>
00410 <span class="comment">//</span>
00411 <span class="comment">// Base Class Code encodings for Base Class (from PCI spec rev 2.1).</span>
00412 <span class="comment">//</span>
00413 
<a name="l00414"></a><a class="code" href="../../d4/d4/pci_8h.html#a43">00414</a> <span class="preprocessor">#define PCI_CLASS_PRE_20                    0x00</span>
<a name="l00415"></a><a class="code" href="../../d4/d4/pci_8h.html#a44">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_MASS_STORAGE_CTLR         0x01</span>
<a name="l00416"></a><a class="code" href="../../d4/d4/pci_8h.html#a45">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_NETWORK_CTLR              0x02</span>
<a name="l00417"></a><a class="code" href="../../d4/d4/pci_8h.html#a46">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_DISPLAY_CTLR              0x03</span>
<a name="l00418"></a><a class="code" href="../../d4/d4/pci_8h.html#a47">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_MULTIMEDIA_DEV            0x04</span>
<a name="l00419"></a><a class="code" href="../../d4/d4/pci_8h.html#a48">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_MEMORY_CTLR               0x05</span>
<a name="l00420"></a><a class="code" href="../../d4/d4/pci_8h.html#a49">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_BRIDGE_DEV                0x06</span>
<a name="l00421"></a><a class="code" href="../../d4/d4/pci_8h.html#a50">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_SIMPLE_COMMS_CTLR         0x07</span>
<a name="l00422"></a><a class="code" href="../../d4/d4/pci_8h.html#a51">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_BASE_SYSTEM_DEV           0x08</span>
<a name="l00423"></a><a class="code" href="../../d4/d4/pci_8h.html#a52">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_INPUT_DEV                 0x09</span>
<a name="l00424"></a><a class="code" href="../../d4/d4/pci_8h.html#a53">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_DOCKING_STATION           0x0a</span>
<a name="l00425"></a><a class="code" href="../../d4/d4/pci_8h.html#a54">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_PROCESSOR                 0x0b</span>
<a name="l00426"></a><a class="code" href="../../d4/d4/pci_8h.html#a55">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_SERIAL_BUS_CTLR           0x0c</span>
00427 <span class="preprocessor"></span>
00428 <span class="comment">// 0d thru fe reserved</span>
00429 
<a name="l00430"></a><a class="code" href="../../d4/d4/pci_8h.html#a56">00430</a> <span class="preprocessor">#define PCI_CLASS_NOT_DEFINED               0xff</span>
00431 <span class="preprocessor"></span>
00432 <span class="comment">//</span>
00433 <span class="comment">// Sub Class Code encodings (PCI rev 2.1).</span>
00434 <span class="comment">//</span>
00435 
00436 <span class="comment">// Class 00 - PCI_CLASS_PRE_20</span>
00437 
<a name="l00438"></a><a class="code" href="../../d4/d4/pci_8h.html#a57">00438</a> <span class="preprocessor">#define PCI_SUBCLASS_PRE_20_NON_VGA         0x00</span>
<a name="l00439"></a><a class="code" href="../../d4/d4/pci_8h.html#a58">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_PRE_20_VGA             0x01</span>
00440 <span class="preprocessor"></span>
00441 <span class="comment">// Class 01 - PCI_CLASS_MASS_STORAGE_CTLR</span>
00442 
<a name="l00443"></a><a class="code" href="../../d4/d4/pci_8h.html#a59">00443</a> <span class="preprocessor">#define PCI_SUBCLASS_MSC_SCSI_BUS_CTLR      0x00</span>
<a name="l00444"></a><a class="code" href="../../d4/d4/pci_8h.html#a60">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MSC_IDE_CTLR           0x01</span>
<a name="l00445"></a><a class="code" href="../../d4/d4/pci_8h.html#a61">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MSC_FLOPPY_CTLR        0x02</span>
<a name="l00446"></a><a class="code" href="../../d4/d4/pci_8h.html#a62">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MSC_IPI_CTLR           0x03</span>
<a name="l00447"></a><a class="code" href="../../d4/d4/pci_8h.html#a63">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MSC_RAID_CTLR          0x04</span>
<a name="l00448"></a><a class="code" href="../../d4/d4/pci_8h.html#a64">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MSC_OTHER              0x80</span>
00449 <span class="preprocessor"></span>
00450 <span class="comment">// Class 02 - PCI_CLASS_NETWORK_CTLR</span>
00451 
<a name="l00452"></a><a class="code" href="../../d4/d4/pci_8h.html#a65">00452</a> <span class="preprocessor">#define PCI_SUBCLASS_NET_ETHERNET_CTLR      0x00</span>
<a name="l00453"></a><a class="code" href="../../d4/d4/pci_8h.html#a66">00453</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_NET_TOKEN_RING_CTLR    0x01</span>
<a name="l00454"></a><a class="code" href="../../d4/d4/pci_8h.html#a67">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_NET_FDDI_CTLR          0x02</span>
<a name="l00455"></a><a class="code" href="../../d4/d4/pci_8h.html#a68">00455</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_NET_ATM_CTLR           0x03</span>
<a name="l00456"></a><a class="code" href="../../d4/d4/pci_8h.html#a69">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_NET_OTHER              0x80</span>
00457 <span class="preprocessor"></span>
00458 <span class="comment">// Class 03 - PCI_CLASS_DISPLAY_CTLR</span>
00459 
00460 <span class="comment">// N.B. Sub Class 00 could be VGA or 8514 depending on Interface byte</span>
00461 
<a name="l00462"></a><a class="code" href="../../d4/d4/pci_8h.html#a70">00462</a> <span class="preprocessor">#define PCI_SUBCLASS_VID_VGA_CTLR           0x00</span>
<a name="l00463"></a><a class="code" href="../../d4/d4/pci_8h.html#a71">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_VID_XGA_CTLR           0x01</span>
<a name="l00464"></a><a class="code" href="../../d4/d4/pci_8h.html#a72">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_VID_OTHER              0x80</span>
00465 <span class="preprocessor"></span>
00466 <span class="comment">// Class 04 - PCI_CLASS_MULTIMEDIA_DEV</span>
00467 
<a name="l00468"></a><a class="code" href="../../d4/d4/pci_8h.html#a73">00468</a> <span class="preprocessor">#define PCI_SUBCLASS_MM_VIDEO_DEV           0x00</span>
<a name="l00469"></a><a class="code" href="../../d4/d4/pci_8h.html#a74">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MM_AUDIO_DEV           0x01</span>
<a name="l00470"></a><a class="code" href="../../d4/d4/pci_8h.html#a75">00470</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MM_OTHER               0x80</span>
00471 <span class="preprocessor"></span>
00472 <span class="comment">// Class 05 - PCI_CLASS_MEMORY_CTLR</span>
00473 
<a name="l00474"></a><a class="code" href="../../d4/d4/pci_8h.html#a76">00474</a> <span class="preprocessor">#define PCI_SUBCLASS_MEM_RAM                0x00</span>
<a name="l00475"></a><a class="code" href="../../d4/d4/pci_8h.html#a77">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MEM_FLASH              0x01</span>
<a name="l00476"></a><a class="code" href="../../d4/d4/pci_8h.html#a78">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_MEM_OTHER              0x80</span>
00477 <span class="preprocessor"></span>
00478 <span class="comment">// Class 06 - PCI_CLASS_BRIDGE_DEV</span>
00479 
<a name="l00480"></a><a class="code" href="../../d4/d4/pci_8h.html#a79">00480</a> <span class="preprocessor">#define PCI_SUBCLASS_BR_HOST                0x00</span>
<a name="l00481"></a><a class="code" href="../../d4/d4/pci_8h.html#a80">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_BR_ISA                 0x01</span>
<a name="l00482"></a><a class="code" href="../../d4/d4/pci_8h.html#a81">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_BR_EISA                0x02</span>
<a name="l00483"></a><a class="code" href="../../d4/d4/pci_8h.html#a82">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_BR_MCA                 0x03</span>
<a name="l00484"></a><a class="code" href="../../d4/d4/pci_8h.html#a83">00484</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_BR_PCI_TO_PCI          0x04</span>
<a name="l00485"></a><a class="code" href="../../d4/d4/pci_8h.html#a84">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_BR_PCMCIA              0x05</span>
<a name="l00486"></a><a class="code" href="../../d4/d4/pci_8h.html#a85">00486</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_BR_NUBUS               0x06</span>
<a name="l00487"></a><a class="code" href="../../d4/d4/pci_8h.html#a86">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_BR_CARDBUS             0x07</span>
<a name="l00488"></a><a class="code" href="../../d4/d4/pci_8h.html#a87">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_BR_OTHER               0x80</span>
00489 <span class="preprocessor"></span>
00490 <span class="comment">// Class 07 - PCI_CLASS_SIMPLE_COMMS_CTLR</span>
00491 
00492 <span class="comment">// N.B. Sub Class 00 and 01 additional info in Interface byte</span>
00493 
<a name="l00494"></a><a class="code" href="../../d4/d4/pci_8h.html#a88">00494</a> <span class="preprocessor">#define PCI_SUBCLASS_COM_SERIAL             0x00</span>
<a name="l00495"></a><a class="code" href="../../d4/d4/pci_8h.html#a89">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_COM_PARALLEL           0x01</span>
<a name="l00496"></a><a class="code" href="../../d4/d4/pci_8h.html#a90">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_COM_OTHER              0x80</span>
00497 <span class="preprocessor"></span>
00498 <span class="comment">// Class 08 - PCI_CLASS_BASE_SYSTEM_DEV</span>
00499 
00500 <span class="comment">// N.B. See Interface byte for additional info.</span>
00501 
<a name="l00502"></a><a class="code" href="../../d4/d4/pci_8h.html#a91">00502</a> <span class="preprocessor">#define PCI_SUBCLASS_SYS_INTERRUPT_CTLR     0x00</span>
<a name="l00503"></a><a class="code" href="../../d4/d4/pci_8h.html#a92">00503</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_SYS_DMA_CTLR           0x01</span>
<a name="l00504"></a><a class="code" href="../../d4/d4/pci_8h.html#a93">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_SYS_SYSTEM_TIMER       0x02</span>
<a name="l00505"></a><a class="code" href="../../d4/d4/pci_8h.html#a94">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_SYS_REAL_TIME_CLOCK    0x03</span>
<a name="l00506"></a><a class="code" href="../../d4/d4/pci_8h.html#a95">00506</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_SYS_OTHER              0x80</span>
00507 <span class="preprocessor"></span>
00508 <span class="comment">// Class 09 - PCI_CLASS_INPUT_DEV</span>
00509 
<a name="l00510"></a><a class="code" href="../../d4/d4/pci_8h.html#a96">00510</a> <span class="preprocessor">#define PCI_SUBCLASS_INP_KEYBOARD           0x00</span>
<a name="l00511"></a><a class="code" href="../../d4/d4/pci_8h.html#a97">00511</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_INP_DIGITIZER          0x01</span>
<a name="l00512"></a><a class="code" href="../../d4/d4/pci_8h.html#a98">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_INP_MOUSE              0x02</span>
<a name="l00513"></a><a class="code" href="../../d4/d4/pci_8h.html#a99">00513</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_INP_OTHER              0x80</span>
00514 <span class="preprocessor"></span>
00515 <span class="comment">// Class 0a - PCI_CLASS_DOCKING_STATION</span>
00516 
<a name="l00517"></a><a class="code" href="../../d4/d4/pci_8h.html#a100">00517</a> <span class="preprocessor">#define PCI_SUBCLASS_DOC_GENERIC            0x00</span>
<a name="l00518"></a><a class="code" href="../../d4/d4/pci_8h.html#a101">00518</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_DOC_OTHER              0x80</span>
00519 <span class="preprocessor"></span>
00520 <span class="comment">// Class 0b - PCI_CLASS_PROCESSOR</span>
00521 
<a name="l00522"></a><a class="code" href="../../d4/d4/pci_8h.html#a102">00522</a> <span class="preprocessor">#define PCI_SUBCLASS_PROC_386               0x00</span>
<a name="l00523"></a><a class="code" href="../../d4/d4/pci_8h.html#a103">00523</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_PROC_486               0x01</span>
<a name="l00524"></a><a class="code" href="../../d4/d4/pci_8h.html#a104">00524</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_PROC_PENTIUM           0x02</span>
<a name="l00525"></a><a class="code" href="../../d4/d4/pci_8h.html#a105">00525</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_PROC_ALPHA             0x10</span>
<a name="l00526"></a><a class="code" href="../../d4/d4/pci_8h.html#a106">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_PROC_POWERPC           0x20</span>
<a name="l00527"></a><a class="code" href="../../d4/d4/pci_8h.html#a107">00527</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_PROC_COPROCESSOR       0x40</span>
00528 <span class="preprocessor"></span>
00529 <span class="comment">// Class 0c - PCI_CLASS_SERIAL_BUS_CTLR</span>
00530 
<a name="l00531"></a><a class="code" href="../../d4/d4/pci_8h.html#a108">00531</a> <span class="preprocessor">#define PCI_SUBCLASS_SB_IEEE1394            0x00</span>
<a name="l00532"></a><a class="code" href="../../d4/d4/pci_8h.html#a109">00532</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_SB_ACCESS              0x01</span>
<a name="l00533"></a><a class="code" href="../../d4/d4/pci_8h.html#a110">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_SB_SSA                 0x02</span>
<a name="l00534"></a><a class="code" href="../../d4/d4/pci_8h.html#a111">00534</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_SB_USB                 0x03</span>
<a name="l00535"></a><a class="code" href="../../d4/d4/pci_8h.html#a112">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUBCLASS_SB_FIBRE_CHANNEL       0x04</span>
00536 <span class="preprocessor"></span>
00537 
00538 <span class="comment">// end_ntndis</span>
00539 
00540 <span class="comment">//</span>
00541 <span class="comment">// Bit encodes for PCI_COMMON_CONFIG.u.type0.BaseAddresses</span>
00542 <span class="comment">//</span>
00543 
<a name="l00544"></a><a class="code" href="../../d4/d4/pci_8h.html#a113">00544</a> <span class="preprocessor">#define PCI_ADDRESS_IO_SPACE                0x00000001  // (ro)</span>
<a name="l00545"></a><a class="code" href="../../d4/d4/pci_8h.html#a114">00545</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ADDRESS_MEMORY_TYPE_MASK        0x00000006  // (ro)</span>
<a name="l00546"></a><a class="code" href="../../d4/d4/pci_8h.html#a115">00546</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ADDRESS_MEMORY_PREFETCHABLE     0x00000008  // (ro)</span>
00547 <span class="preprocessor"></span>
<a name="l00548"></a><a class="code" href="../../d4/d4/pci_8h.html#a116">00548</a> <span class="preprocessor">#define PCI_ADDRESS_IO_ADDRESS_MASK         0xfffffffc</span>
<a name="l00549"></a><a class="code" href="../../d4/d4/pci_8h.html#a117">00549</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ADDRESS_MEMORY_ADDRESS_MASK     0xfffffff0</span>
<a name="l00550"></a><a class="code" href="../../d4/d4/pci_8h.html#a118">00550</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ADDRESS_ROM_ADDRESS_MASK        0xfffff800</span>
00551 <span class="preprocessor"></span>
<a name="l00552"></a><a class="code" href="../../d4/d4/pci_8h.html#a119">00552</a> <span class="preprocessor">#define PCI_TYPE_32BIT      0</span>
<a name="l00553"></a><a class="code" href="../../d4/d4/pci_8h.html#a120">00553</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_TYPE_20BIT      2</span>
<a name="l00554"></a><a class="code" href="../../d4/d4/pci_8h.html#a121">00554</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_TYPE_64BIT      4</span>
00555 <span class="preprocessor"></span>
00556 <span class="comment">//</span>
00557 <span class="comment">// Bit encodes for PCI_COMMON_CONFIG.u.type0.ROMBaseAddresses</span>
00558 <span class="comment">//</span>
00559 
<a name="l00560"></a><a class="code" href="../../d4/d4/pci_8h.html#a122">00560</a> <span class="preprocessor">#define PCI_ROMADDRESS_ENABLED              0x00000001</span>
00561 <span class="preprocessor"></span>
00562 
00563 <span class="comment">//</span>
00564 <span class="comment">// Reference notes for PCI configuration fields:</span>
00565 <span class="comment">//</span>
00566 <span class="comment">// ro   these field are read only.  changes to these fields are ignored</span>
00567 <span class="comment">//</span>
00568 <span class="comment">// ro+  these field are intended to be read only and should be initialized</span>
00569 <span class="comment">//      by the system to their proper values.  However, driver may change</span>
00570 <span class="comment">//      these settings.</span>
00571 <span class="comment">//</span>
00572 <span class="comment">// ---</span>
00573 <span class="comment">//</span>
00574 <span class="comment">//      All resources comsumed by a PCI device start as unitialized</span>
00575 <span class="comment">//      under NT.  An uninitialized memory or I/O base address can be</span>
00576 <span class="comment">//      determined by checking it's corrisponding enabled bit in the</span>
00577 <span class="comment">//      PCI_COMMON_CONFIG.Command value.  An InterruptLine is unitialized</span>
00578 <span class="comment">//      if it contains the value of -1.</span>
00579 <span class="comment">//</span>
00580 
00581 <span class="comment">// end_ntminiport</span>
00582 
00583 <span class="comment">// end_ntddk end_wdm</span>
00584 
00585 <span class="comment">//</span>
00586 <span class="comment">// PCI_REGISTRY_INFO - this structure is passed into the HAL from</span>
00587 <span class="comment">// the firmware.  It signifies how many PCI bus(es) are present and</span>
00588 <span class="comment">// what style of access the PCI bus(es) support.</span>
00589 <span class="comment">//</span>
00590 
<a name="l00591"></a><a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html">00591</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html">_PCI_REGISTRY_INFO</a> {
<a name="l00592"></a><a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html#o0">00592</a>     UCHAR       <a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html#o0">MajorRevision</a>;
<a name="l00593"></a><a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html#o1">00593</a>     UCHAR       <a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html#o1">MinorRevision</a>;
<a name="l00594"></a><a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html#o2">00594</a>     UCHAR       <a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html#o2">NoBuses</a>;
<a name="l00595"></a><a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html#o3">00595</a>     UCHAR       <a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html#o3">HardwareMechanism</a>;
00596 } <a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html">PCI_REGISTRY_INFO</a>, *<a class="code" href="../../d4/d2/struct__PCI__REGISTRY__INFO.html">PPCI_REGISTRY_INFO</a>;
00597 
00598 <span class="comment">//</span>
00599 <span class="comment">// PCI definitions for IOBase &amp; IOLimit</span>
00600 <span class="comment">// PCIBridgeIO2Base(a,b)  - convert IOBase  &amp; IOBaseUpper16 to ULONG IOBase</span>
00601 <span class="comment">// PCIBridgeIO2Limit(a,b) - convert IOLimit &amp; IOLimitUpper6 to ULONG IOLimit</span>
00602 <span class="comment">//</span>
00603 
<a name="l00604"></a><a class="code" href="../../d4/d4/pci_8h.html#a123">00604</a> <span class="preprocessor">#define PciBridgeIO2Base(a,b)   \</span>
00605 <span class="preprocessor">        ( ((a &gt;&gt; 4) &lt;&lt; 12) + (((a &amp; 0xf) == 1) ? (b &lt;&lt; 16) : 0) )</span>
00606 <span class="preprocessor"></span>
<a name="l00607"></a><a class="code" href="../../d4/d4/pci_8h.html#a124">00607</a> <span class="preprocessor">#define PciBridgeIO2Limit(a,b)  (PciBridgeIO2Base(a,b) | 0xfff)</span>
00608 <span class="preprocessor"></span>
<a name="l00609"></a><a class="code" href="../../d4/d4/pci_8h.html#a125">00609</a> <span class="preprocessor">#define PciBridgeMemory2Base(a)  (ULONG) ((a &amp; 0xfff0) &lt;&lt; 16)</span>
<a name="l00610"></a><a class="code" href="../../d4/d4/pci_8h.html#a126">00610</a> <span class="preprocessor"></span><span class="preprocessor">#define PciBridgeMemory2Limit(a) (PciBridgeMemory2Base(a) | 0xfffff)</span>
00611 <span class="preprocessor"></span>
00612 <span class="comment">//</span>
00613 <span class="comment">// Bit encodes for PCI_COMMON_CONFIG.u.type1/2.BridgeControl</span>
00614 <span class="comment">//</span>
00615 
<a name="l00616"></a><a class="code" href="../../d4/d4/pci_8h.html#a127">00616</a> <span class="preprocessor">#define PCI_ENABLE_BRIDGE_PARITY_ERROR        0x0001</span>
<a name="l00617"></a><a class="code" href="../../d4/d4/pci_8h.html#a128">00617</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_BRIDGE_SERR                0x0002</span>
<a name="l00618"></a><a class="code" href="../../d4/d4/pci_8h.html#a129">00618</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_BRIDGE_ISA                 0x0004</span>
<a name="l00619"></a><a class="code" href="../../d4/d4/pci_8h.html#a130">00619</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_BRIDGE_VGA                 0x0008</span>
<a name="l00620"></a><a class="code" href="../../d4/d4/pci_8h.html#a131">00620</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_BRIDGE_MASTER_ABORT_SERR   0x0020</span>
<a name="l00621"></a><a class="code" href="../../d4/d4/pci_8h.html#a132">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ASSERT_BRIDGE_RESET               0x0040</span>
00622 <span class="preprocessor"></span>
00623 <span class="comment">//</span>
00624 <span class="comment">// Bit encodes for PCI_COMMON_CONFIG.u.type1.BridgeControl</span>
00625 <span class="comment">//</span>
00626 
<a name="l00627"></a><a class="code" href="../../d4/d4/pci_8h.html#a133">00627</a> <span class="preprocessor">#define PCI_ENABLE_BRIDGE_FAST_BACK_TO_BACK   0x0080</span>
00628 <span class="preprocessor"></span>
00629 <span class="comment">//</span>
00630 <span class="comment">// Bit encodes for PCI_COMMON_CONFIG.u.type2.BridgeControl</span>
00631 <span class="comment">//</span>
00632 
<a name="l00633"></a><a class="code" href="../../d4/d4/pci_8h.html#a134">00633</a> <span class="preprocessor">#define PCI_ENABLE_CARDBUS_IRQ_ROUTING        0x0080</span>
<a name="l00634"></a><a class="code" href="../../d4/d4/pci_8h.html#a135">00634</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_CARDBUS_MEM0_PREFETCH      0x0100</span>
<a name="l00635"></a><a class="code" href="../../d4/d4/pci_8h.html#a136">00635</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_CARDBUS_MEM1_PREFETCH      0x0200</span>
<a name="l00636"></a><a class="code" href="../../d4/d4/pci_8h.html#a137">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_ENABLE_CARDBUS_WRITE_POSTING      0x0400</span>
00637 <span class="preprocessor"></span>
00638 <span class="comment">//</span>
00639 <span class="comment">//  Definitions needed for Access to Hardware Type 1</span>
00640 <span class="comment">//</span>
00641 
<a name="l00642"></a><a class="code" href="../../d4/d4/pci_8h.html#a138">00642</a> <span class="preprocessor">#define PCI_TYPE1_ADDR_PORT     ((PULONG) 0xCF8)</span>
<a name="l00643"></a><a class="code" href="../../d4/d4/pci_8h.html#a139">00643</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_TYPE1_DATA_PORT     0xCFC</span>
00644 <span class="preprocessor"></span>
<a name="l00645"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html">00645</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html">_PCI_TYPE1_CFG_BITS</a> {
00646     <span class="keyword">union </span>{
00647         <span class="keyword">struct </span>{
<a name="l00648"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o0">00648</a>             ULONG   <a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o0">Reserved1</a>:2;
<a name="l00649"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o1">00649</a>             ULONG   <a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o1">RegisterNumber</a>:6;
<a name="l00650"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o2">00650</a>             ULONG   <a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o2">FunctionNumber</a>:3;
<a name="l00651"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o3">00651</a>             ULONG   <a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o3">DeviceNumber</a>:5;
<a name="l00652"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o4">00652</a>             ULONG   <a class="code" href="../../d2/d7/hal_8h.html#a75">BusNumber</a>:8;
<a name="l00653"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o5">00653</a>             ULONG   <a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o5">Reserved2</a>:7;
<a name="l00654"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o6">00654</a>             ULONG   <a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o6">Enable</a>:1;
00655         } bits;
00656 
<a name="l00657"></a><a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o8">00657</a>         ULONG   <a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html#o8">AsULONG</a>;
00658     } u;
00659 } <a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html">PCI_TYPE1_CFG_BITS</a>, *<a class="code" href="../../d1/d3/struct__PCI__TYPE1__CFG__BITS.html">PPCI_TYPE1_CFG_BITS</a>;
00660 
00661 
00662 <span class="comment">//</span>
00663 <span class="comment">//  Definitions needed for Access to Hardware Type 2</span>
00664 <span class="comment">//</span>
00665 
<a name="l00666"></a><a class="code" href="../../d4/d4/pci_8h.html#a140">00666</a> <span class="preprocessor">#define PCI_TYPE2_CSE_PORT              ((PUCHAR) 0xCF8)</span>
<a name="l00667"></a><a class="code" href="../../d4/d4/pci_8h.html#a141">00667</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_TYPE2_FORWARD_PORT          ((PUCHAR) 0xCFA)</span>
<a name="l00668"></a><a class="code" href="../../d4/d4/pci_8h.html#a142">00668</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_TYPE2_ADDRESS_BASE          0xC</span>
00669 <span class="preprocessor"></span>
00670 
<a name="l00671"></a><a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html">00671</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html">_PCI_TYPE2_CSE_BITS</a> {
00672     <span class="keyword">union </span>{
00673         <span class="keyword">struct </span>{
<a name="l00674"></a><a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html#o0">00674</a>             UCHAR   <a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html#o0">Enable</a>:1;
<a name="l00675"></a><a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html#o1">00675</a>             UCHAR   <a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html#o1">FunctionNumber</a>:3;
<a name="l00676"></a><a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html#o2">00676</a>             UCHAR   <a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html#o2">Key</a>:4;
00677         } bits;
<a name="l00678"></a><a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html#o4">00678</a>         UCHAR   <a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html#o4">AsUCHAR</a>;
00679     } u;
00680 } <a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html">PCI_TYPE2_CSE_BITS</a>, <a class="code" href="../../d0/d4/struct__PCI__TYPE2__CSE__BITS.html">PPCI_TYPE2_CSE_BITS</a>;
00681 
00682 
<a name="l00683"></a><a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html">00683</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html">_PCI_TYPE2_ADDRESS_BITS</a> {
00684     <span class="keyword">union </span>{
00685         <span class="keyword">struct </span>{
<a name="l00686"></a><a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html#o0">00686</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html#o0">RegisterNumber</a>:8;
<a name="l00687"></a><a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html#o1">00687</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html#o1">Agent</a>:4;
<a name="l00688"></a><a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html#o2">00688</a>             <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html#o2">AddressBase</a>:4;
00689         } bits;
<a name="l00690"></a><a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html#o4">00690</a>         <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a>  <a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html#o4">AsUSHORT</a>;
00691     } u;
00692 } <a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html">PCI_TYPE2_ADDRESS_BITS</a>, *<a class="code" href="../../d7/d3/struct__PCI__TYPE2__ADDRESS__BITS.html">PPCI_TYPE2_ADDRESS_BITS</a>;
00693 
00694 
00695 <span class="comment">//</span>
00696 <span class="comment">// Definitions for the config cycle format on the PCI bus.</span>
00697 <span class="comment">//</span>
00698 
<a name="l00699"></a><a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html">00699</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html">_PCI_TYPE0_CFG_CYCLE_BITS</a> {
00700     <span class="keyword">union </span>{
00701         <span class="keyword">struct </span>{
<a name="l00702"></a><a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o0">00702</a>             ULONG   <a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o0">Reserved1</a>:2;
<a name="l00703"></a><a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o1">00703</a>             ULONG   <a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o1">RegisterNumber</a>:6;
<a name="l00704"></a><a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o2">00704</a>             ULONG   <a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o2">FunctionNumber</a>:3;
<a name="l00705"></a><a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o3">00705</a>             ULONG   <a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o3">Reserved2</a>:21;
00706         } bits;
<a name="l00707"></a><a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o5">00707</a>         ULONG   <a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html#o5">AsULONG</a>;
00708     } u;
00709 } <a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html">PCI_TYPE0_CFG_CYCLE_BITS</a>, *<a class="code" href="../../d8/d2/struct__PCI__TYPE0__CFG__CYCLE__BITS.html">PPCI_TYPE0_CFG_CYCLE_BITS</a>;
00710 
<a name="l00711"></a><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html">00711</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html">_PCI_TYPE1_CFG_CYCLE_BITS</a> {
00712     <span class="keyword">union </span>{
00713         <span class="keyword">struct </span>{
<a name="l00714"></a><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o0">00714</a>             ULONG   <a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o0">Reserved1</a>:2;
<a name="l00715"></a><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o1">00715</a>             ULONG   <a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o1">RegisterNumber</a>:6;
<a name="l00716"></a><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o2">00716</a>             ULONG   <a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o2">FunctionNumber</a>:3;
<a name="l00717"></a><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o3">00717</a>             ULONG   <a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o3">DeviceNumber</a>:5;
<a name="l00718"></a><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o4">00718</a>             ULONG   <a class="code" href="../../d2/d7/hal_8h.html#a75">BusNumber</a>:8;
<a name="l00719"></a><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o5">00719</a>             ULONG   <a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o5">Reserved2</a>:8;
00720         } bits;
<a name="l00721"></a><a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o7">00721</a>         ULONG   <a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html#o7">AsULONG</a>;
00722     } u;
00723 } <a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html">PCI_TYPE1_CFG_CYCLE_BITS</a>, *<a class="code" href="../../d4/d3/struct__PCI__TYPE1__CFG__CYCLE__BITS.html">PPCI_TYPE1_CFG_CYCLE_BITS</a>;
00724 
00725 
00726 <span class="comment">// begin_ntddk</span>
00727 
00728 <span class="comment">//</span>
00729 <span class="comment">// Portable portion of HAL &amp; HAL bus extender definitions for BUSHANDLER</span>
00730 <span class="comment">// BusData for installed PCI buses.</span>
00731 <span class="comment">//</span>
00732 
00733 <span class="keyword">typedef</span> <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00734"></a><a class="code" href="../../d4/d4/pci_8h.html#a179">00734</a> (*PciPin2Line) (
00735     IN <span class="keyword">struct </span><a class="code" href="../../d6/d5/struct__BUS__HANDLER.html">_BUS_HANDLER</a>  *BusHandler,
00736     IN <span class="keyword">struct </span><a class="code" href="../../d6/d5/struct__BUS__HANDLER.html">_BUS_HANDLER</a>  *RootHandler,
00737     IN <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html">PCI_SLOT_NUMBER</a>      SlotNumber,
00738     IN <a class="code" href="../../d4/d4/pci_8h.html#a152">PPCI_COMMON_CONFIG</a>   PciData
00739     );
00740 
00741 <span class="keyword">typedef</span> <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00742"></a><a class="code" href="../../d4/d4/pci_8h.html#a180">00742</a> (*PciLine2Pin) (
00743     IN <span class="keyword">struct </span><a class="code" href="../../d6/d5/struct__BUS__HANDLER.html">_BUS_HANDLER</a>  *BusHandler,
00744     IN <span class="keyword">struct </span><a class="code" href="../../d6/d5/struct__BUS__HANDLER.html">_BUS_HANDLER</a>  *RootHandler,
00745     IN <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html">PCI_SLOT_NUMBER</a>      SlotNumber,
00746     IN <a class="code" href="../../d4/d4/pci_8h.html#a152">PPCI_COMMON_CONFIG</a>   PciNewData,
00747     IN <a class="code" href="../../d4/d4/pci_8h.html#a152">PPCI_COMMON_CONFIG</a>   PciOldData
00748     );
00749 
00750 <span class="keyword">typedef</span> <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00751"></a><a class="code" href="../../d4/d4/pci_8h.html#a181">00751</a> (*PciReadWriteConfig) (
00752     IN <span class="keyword">struct </span><a class="code" href="../../d6/d5/struct__BUS__HANDLER.html">_BUS_HANDLER</a> *BusHandler,
00753     IN <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html">PCI_SLOT_NUMBER</a> Slot,
00754     IN PVOID <a class="code" href="../../d6/d2/rtqkey_8c.html#a3">Buffer</a>,
00755     IN ULONG <a class="code" href="../../d4/d9/heapdbg_8c.html#a3">Offset</a>,
00756     IN ULONG Length
00757     );
00758 
<a name="l00759"></a><a class="code" href="../../d4/d4/pci_8h.html#a143">00759</a> <span class="preprocessor">#define PCI_DATA_TAG            ' ICP'</span>
<a name="l00760"></a><a class="code" href="../../d4/d4/pci_8h.html#a144">00760</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_DATA_VERSION        1</span>
00761 <span class="preprocessor"></span>
<a name="l00762"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html">00762</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html">_PCIBUSDATA</a> {
<a name="l00763"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o0">00763</a>     ULONG                   <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o0">Tag</a>;
<a name="l00764"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o1">00764</a>     ULONG                   <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o1">Version</a>;
<a name="l00765"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o2">00765</a>     <a class="code" href="../../d4/d4/pci_8h.html#a181">PciReadWriteConfig</a>      <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o2">ReadConfig</a>;
<a name="l00766"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o3">00766</a>     <a class="code" href="../../d4/d4/pci_8h.html#a181">PciReadWriteConfig</a>      <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o3">WriteConfig</a>;
<a name="l00767"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o4">00767</a>     <a class="code" href="../../d4/d4/pci_8h.html#a179">PciPin2Line</a>             <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o4">Pin2Line</a>;
<a name="l00768"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o5">00768</a>     <a class="code" href="../../d4/d4/pci_8h.html#a180">PciLine2Pin</a>             <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o5">Line2Pin</a>;
<a name="l00769"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o6">00769</a>     <a class="code" href="../../d5/d2/struct__PCI__SLOT__NUMBER.html">PCI_SLOT_NUMBER</a>         <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o6">ParentSlot</a>;
<a name="l00770"></a><a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o7">00770</a>     PVOID                   <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html#o7">Reserved</a>[4];
00771 } <a class="code" href="../../d3/d4/struct__PCIBUSDATA.html">PCIBUSDATA</a>, *<a class="code" href="../../d3/d4/struct__PCIBUSDATA.html">PPCIBUSDATA</a>;
00772 
<a name="l00773"></a><a class="code" href="../../d4/d4/pci_8h.html#a184">00773</a> <span class="keyword">typedef</span> ULONG (*<a class="code" href="../../d4/d4/pci_8h.html#a184">PCI_READ_WRITE_CONFIG</a>)(
00774     IN PVOID Context,
00775     IN UCHAR BusOffset,
00776     IN ULONG Slot,
00777     IN PVOID <a class="code" href="../../d6/d2/rtqkey_8c.html#a3">Buffer</a>,
00778     IN ULONG <a class="code" href="../../d4/d9/heapdbg_8c.html#a3">Offset</a>,
00779     IN ULONG Length
00780     );
00781 
<a name="l00782"></a><a class="code" href="../../d4/d4/pci_8h.html#a185">00782</a> <span class="keyword">typedef</span> <a class="code" href="../../d0/d6/iop_8h.html#a145">VOID</a> (*<a class="code" href="../../d4/d4/pci_8h.html#a185">PCI_PIN_TO_LINE</a>)(
00783     IN PVOID Context,
00784     IN <a class="code" href="../../d4/d4/pci_8h.html#a152">PPCI_COMMON_CONFIG</a> PciData
00785     );
00786 
<a name="l00787"></a><a class="code" href="../../d4/d4/pci_8h.html#a186">00787</a> <span class="keyword">typedef</span> <a class="code" href="../../d0/d6/iop_8h.html#a145">VOID</a> (*<a class="code" href="../../d4/d4/pci_8h.html#a186">PCI_LINE_TO_PIN</a>)(
00788     IN PVOID Context,
00789     IN <a class="code" href="../../d4/d4/pci_8h.html#a152">PPCI_COMMON_CONFIG</a> PciNewData,
00790     IN <a class="code" href="../../d4/d4/pci_8h.html#a152">PPCI_COMMON_CONFIG</a> PciOldData
00791     );
00792 
<a name="l00793"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html">00793</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html">_PCI_BUS_INTERFACE_STANDARD</a> {
00794     <span class="comment">//</span>
00795     <span class="comment">// generic interface header</span>
00796     <span class="comment">//</span>
<a name="l00797"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o0">00797</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> <a class="code" href="../../d8/d7/lh__open_2pi__mem_8h.html#a0">Size</a>;
<a name="l00798"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o1">00798</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> <a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o1">Version</a>;
<a name="l00799"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o2">00799</a>     PVOID Context;
<a name="l00800"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o3">00800</a>     PINTERFACE_REFERENCE <a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o3">InterfaceReference</a>;
<a name="l00801"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o4">00801</a>     PINTERFACE_DEREFERENCE <a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o4">InterfaceDereference</a>;
00802     <span class="comment">//</span>
00803     <span class="comment">// standard PCI bus interfaces</span>
00804     <span class="comment">//</span>
<a name="l00805"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o5">00805</a>     <a class="code" href="../../d4/d4/pci_8h.html#a184">PCI_READ_WRITE_CONFIG</a> <a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o5">ReadConfig</a>;
<a name="l00806"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o6">00806</a>     <a class="code" href="../../d4/d4/pci_8h.html#a184">PCI_READ_WRITE_CONFIG</a> <a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o6">WriteConfig</a>;
<a name="l00807"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o7">00807</a>     <a class="code" href="../../d4/d4/pci_8h.html#a185">PCI_PIN_TO_LINE</a> <a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o7">PinToLine</a>;
<a name="l00808"></a><a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o8">00808</a>     <a class="code" href="../../d4/d4/pci_8h.html#a186">PCI_LINE_TO_PIN</a> <a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html#o8">LineToPin</a>;
00809 } <a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html">PCI_BUS_INTERFACE_STANDARD</a>, *<a class="code" href="../../d8/d9/struct__PCI__BUS__INTERFACE__STANDARD.html">PPCI_BUS_INTERFACE_STANDARD</a>;
00810 
<a name="l00811"></a><a class="code" href="../../d4/d4/pci_8h.html#a145">00811</a> <span class="preprocessor">#define PCI_BUS_INTERFACE_STANDARD_VERSION 1</span>
00812 <span class="preprocessor"></span>
<a name="l00813"></a><a class="code" href="../../d4/d4/pci_8h.html#a146">00813</a> <span class="preprocessor">#define PCI_DEVICE_PRESENT_INTERFACE_VERSION 1</span>
00814 <span class="preprocessor"></span>
00815 <span class="keyword">typedef</span>
00816 BOOLEAN
<a name="l00817"></a><a class="code" href="../../d4/d4/pci_8h.html#a189">00817</a> (*PPCI_IS_DEVICE_PRESENT) (
00818     IN <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> VendorID,
00819     IN <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> DeviceID,
00820     IN UCHAR RevisionID,
00821     IN <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> SubVendorID,
00822     IN <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> SubSystemID,
00823     IN ULONG Flags
00824 );
00825 
<a name="l00826"></a><a class="code" href="../../d4/d4/pci_8h.html#a147">00826</a> <span class="preprocessor">#define PCI_USE_SUBSYSTEM_IDS   0x00000001</span>
<a name="l00827"></a><a class="code" href="../../d4/d4/pci_8h.html#a148">00827</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_USE_REVISION        0x00000002</span>
00828 <span class="preprocessor"></span>
00829 
<a name="l00830"></a><a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html">00830</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html">_PCI_DEVICE_PRESENT_INTERFACE</a> {
00831     <span class="comment">//</span>
00832     <span class="comment">// generic interface header</span>
00833     <span class="comment">//</span>
<a name="l00834"></a><a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o0">00834</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> <a class="code" href="../../d8/d7/lh__open_2pi__mem_8h.html#a0">Size</a>;
<a name="l00835"></a><a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o1">00835</a>     <a class="code" href="../../d4/d5/aug98_2dll32_2icc__i386_8h.html#a14">USHORT</a> <a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o1">Version</a>;
<a name="l00836"></a><a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o2">00836</a>     PVOID Context;
<a name="l00837"></a><a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o3">00837</a>     PINTERFACE_REFERENCE <a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o3">InterfaceReference</a>;
<a name="l00838"></a><a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o4">00838</a>     PINTERFACE_DEREFERENCE <a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o4">InterfaceDereference</a>;
00839     <span class="comment">//</span>
00840     <span class="comment">// pci device info</span>
00841     <span class="comment">//</span>
<a name="l00842"></a><a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o5">00842</a>     <a class="code" href="../../d4/d4/pci_8h.html#a189">PPCI_IS_DEVICE_PRESENT</a> <a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html#o5">IsDevicePresent</a>;
00843 } <a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html">PCI_DEVICE_PRESENT_INTERFACE</a>, *<a class="code" href="../../d7/d0/struct__PCI__DEVICE__PRESENT__INTERFACE.html">PPCI_DEVICE_PRESENT_INTERFACE</a>;
00844 
00845 
00846 <span class="comment">// end_ntddk</span>
00847 <span class="preprocessor">#endif</span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:41:08 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
