<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: depctl_data Union Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>depctl_data Union Reference</h1><!-- doxytag: class="depctl_data" -->This union represents the bit fields in the Device EP Control Register.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c3d4448663382417e50e23c05ff11a09"></a><!-- doxytag: member="depctl_data::d32" ref="c3d4448663382417e50e23c05ff11a09" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondepctl__data.html#c3d4448663382417e50e23c05ff11a09">d32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">raw register data <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="92b47fc74de50f45d781d16e33176766"></a><!-- doxytag: member="depctl_data::b" ref="92b47fc74de50f45d781d16e33176766" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#5899d20333186341271c2d0b7781b98c">mps</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum Packet Size IN/OUT EPn IN/OUT EP0 - 2 bits 2'b00: 64 Bytes 2'b01: 32 2'b10: 16 2'b11: 8. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#3bdea97ec728985cbc4b9305f3ed8e96">nextep</a>:4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Next Endpoint IN EPn/IN EP0 OUT EPn/OUT EP0 - reserved. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#2ddb1e68ac29dfc383dacd94f76b4710">usbactep</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB Active Endpoint. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#ea2f031d4f4dd0580caa5707d50dd0c1">dpid</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint DPID (INTR/Bulk IN and OUT endpoints) This field contains the PID of the packet going to be received or transmitted on this endpoint.  <a href="#af1a491d20a3fa5c391bb7068c9a359e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#98d3916b91f9d3d6c460d0ffaffd7b8b">naksts</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NAK Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#f119782e7db731a3d4bf6c500b4ba5d2">eptype</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint Type 2'b00: Control 2'b01: Isochronous 2'b10: Bulk 2'b11: Interrupt. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#27d9b0c9fa7b2c1a053d1ec7a1f69962">snp</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Snoop Mode OUT EPn/OUT EP0 IN EPn/IN EP0 - reserved. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#f7ad1bcf91d28b8a4aa8d3a343dd83e4">stall</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stall Handshake. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#89fd2f9f2183a32181e9a04bf3251c43">txfnum</a>:4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tx Fifo Number IN EPn/IN EP0 OUT EPn/OUT EP0 - reserved. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#0b87d0914ceee7a20ffd2d7510b6a72e">cnak</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear NAK. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#ccf6e60ac8cabde8da36edb19504ba2b">snak</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set NAK. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#90d89b642aafd60a6c62db5bf8396de9">setd0pid</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set DATA0 PID (INTR/Bulk IN and OUT endpoints) Writing to this field sets the Endpoint DPID (DPID) field in this register to DATA0.  <a href="#190e93e7f574508e8e09c1bf1f6f6d47"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#9c0962acc0c23fe46a7738ad36634c25">setd1pid</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set DATA1 PID (INTR/Bulk IN and OUT endpoints) Writing to this field sets the Endpoint DPID (DPID) field in this register to DATA1 Set Odd (micro)frame (SetOddFr) (ISO IN and OUT Endpoints) Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to odd (micro) frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#4d76ba4ebd506d3175ec5cdc0d811654">epdis</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint Disable. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondepctl__data.html#337ceb41a9e0735e144e684b1f9e5368">epena</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint Enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondepctl__data.html#92b47fc74de50f45d781d16e33176766">b</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">register bits <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This union represents the bit fields in the Device EP Control Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01304">1304</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="ea2f031d4f4dd0580caa5707d50dd0c1"></a><!-- doxytag: member="depctl_data::dpid" ref="ea2f031d4f4dd0580caa5707d50dd0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="uniondepctl__data.html#ea2f031d4f4dd0580caa5707d50dd0c1">depctl_data::dpid</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Endpoint DPID (INTR/Bulk IN and OUT endpoints) This field contains the PID of the packet going to be received or transmitted on this endpoint. 
<p>
The application should program the PID of the first packet going to be received or transmitted on this endpoint , after the endpoint is activated. Application use the SetD1PID and SetD0PID fields of this register to program either D0 or D1 PID.<p>
The encoding for this field is<ul>
<li>0: D0</li><li>1: D1 </li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01344">1344</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="90d89b642aafd60a6c62db5bf8396de9"></a><!-- doxytag: member="depctl_data::setd0pid" ref="90d89b642aafd60a6c62db5bf8396de9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="uniondepctl__data.html#90d89b642aafd60a6c62db5bf8396de9">depctl_data::setd0pid</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set DATA0 PID (INTR/Bulk IN and OUT endpoints) Writing to this field sets the Endpoint DPID (DPID) field in this register to DATA0. 
<p>
Set Even (micro)frame (SetEvenFr) (ISO IN and OUT Endpoints) Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro) frame. 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01381">1381</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
