# MUX-Verilog
Designing MUX 4:1 using verilog HDL
