{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 23:33:56 2020 " "Info: Processing started: Fri Sep 11 23:33:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up -c up " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off up -c up" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/opmux/modelsim/constants.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file ../../UAL/opmux/modelsim/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constants " "Info: Found design unit 1: Constants" {  } { { "../../UAL/opmux/modelsim/constants.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/modelsim/constants.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Constants-body " "Info: Found design unit 2: Constants-body" {  } { { "../../UAL/opmux/modelsim/constants.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/modelsim/constants.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../mux/source/mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../mux/source/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_up-RTL " "Info: Found design unit 1: mux_up-RTL" {  } { { "../../mux/source/mux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/mux/source/mux.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_up " "Info: Found entity 1: mux_up" {  } { { "../../mux/source/mux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/mux/source/mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../source/up.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../source/up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up-RTL " "Info: Found design unit 1: up-RTL" {  } { { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 up " "Info: Found entity 1: up" {  } { { "../source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/registre_1/source/registre_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/registre_1/source/registre_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_1-RTL " "Info: Found design unit 1: registre_1-RTL" {  } { { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registre_1 " "Info: Found entity 1: registre_1" {  } { { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/opmux/source/opmux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/opmux/source/opmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opmux-RTL " "Info: Found design unit 1: opmux-RTL" {  } { { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 opmux " "Info: Found entity 1: opmux" {  } { { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/multiplexeur_1/source/multiplexeur_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/multiplexeur_1/source/multiplexeur_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_1-RTL " "Info: Found design unit 1: multiplexeur_1-RTL" {  } { { "../../UAL/multiplexeur_1/source/multiplexeur_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/multiplexeur_1/source/multiplexeur_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_1 " "Info: Found entity 1: multiplexeur_1" {  } { { "../../UAL/multiplexeur_1/source/multiplexeur_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/multiplexeur_1/source/multiplexeur_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/flag/source/flag.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/flag/source/flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag-RTL " "Info: Found design unit 1: flag-RTL" {  } { { "../../UAL/flag/source/flag.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/flag/source/flag.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flag " "Info: Found entity 1: flag" {  } { { "../../UAL/flag/source/flag.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/flag/source/flag.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/alu/source/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/alu/source/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-RTL " "Info: Found design unit 1: alu-RTL" {  } { { "../../UAL/alu/source/alu.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/alu/source/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../../UAL/alu/source/alu.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/alu/source/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../PC/pc/source/pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../PC/pc/source/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-RTL " "Info: Found design unit 1: pc-RTL" {  } { { "../../PC/pc/source/pc.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/pc/source/pc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../../PC/pc/source/pc.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/pc/source/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd " "Warning: Entity \"mux\" obtained from \"E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../PC/multiplexeur/source/mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../PC/multiplexeur/source/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-RTL " "Info: Found design unit 1: mux-RTL" {  } { { "../../PC/multiplexeur/source/mux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "../../PC/multiplexeur/source/mux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/multiplexeur_4/source/multiplexeur_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_4/source/multiplexeur_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_4_ioh-RTL " "Info: Found design unit 1: multiplexeur_4_ioh-RTL" {  } { { "../../input_output/multiplexeur_4/source/multiplexeur_4.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_4/source/multiplexeur_4.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_4_ioh " "Info: Found entity 1: multiplexeur_4_ioh" {  } { { "../../input_output/multiplexeur_4/source/multiplexeur_4.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_4/source/multiplexeur_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/multiplexeur_3/source/multiplexeur_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_3/source/multiplexeur_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_3_ioh-RTL " "Info: Found design unit 1: multiplexeur_3_ioh-RTL" {  } { { "../../input_output/multiplexeur_3/source/multiplexeur_3.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_3/source/multiplexeur_3.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_3_ioh " "Info: Found entity 1: multiplexeur_3_ioh" {  } { { "../../input_output/multiplexeur_3/source/multiplexeur_3.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_3/source/multiplexeur_3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_2_ioh-RTL " "Info: Found design unit 1: multiplexeur_2_ioh-RTL" {  } { { "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_2/source/multiplexeur_2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_2_ioh " "Info: Found entity 1: multiplexeur_2_ioh" {  } { { "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_2/source/multiplexeur_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/multiplexeur_1/source/multiplexeur_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_1/source/multiplexeur_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_1_ioh-RTL " "Info: Found design unit 1: multiplexeur_1_ioh-RTL" {  } { { "../../input_output/multiplexeur_1/source/multiplexeur_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_1/source/multiplexeur_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_1_ioh " "Info: Found entity 1: multiplexeur_1_ioh" {  } { { "../../input_output/multiplexeur_1/source/multiplexeur_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_1/source/multiplexeur_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/ioh/source/ioh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/ioh/source/ioh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ioh-RTL " "Info: Found design unit 1: ioh-RTL" {  } { { "../../input_output/ioh/source/ioh.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/ioh/source/ioh.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ioh " "Info: Found entity 1: ioh" {  } { { "../../input_output/ioh/source/ioh.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/ioh/source/ioh.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../fetch &opcode manager/top/source/top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/top/source/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-RTL " "Info: Found design unit 1: top-RTL" {  } { { "../../fetch &opcode manager/top/source/top.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/top/source/top.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../../fetch &opcode manager/top/source/top.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/top/source/top.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../fetch &opcode manager/registre/source/registre.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/registre/source/registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-RTL " "Info: Found design unit 1: registre-RTL" {  } { { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Info: Found entity 1: registre" {  } { { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur-RTL " "Info: Found design unit 1: multiplexeur-RTL" {  } { { "../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur " "Info: Found entity 1: multiplexeur" {  } { { "../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../fetch &opcode manager/fetch/source/registre_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/fetch/source/registre_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_2-RTL " "Info: Found design unit 1: registre_2-RTL" {  } { { "../../fetch &opcode manager/fetch/source/registre_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/fetch/source/registre_2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registre_2 " "Info: Found entity 1: registre_2" {  } { { "../../fetch &opcode manager/fetch/source/registre_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/fetch/source/registre_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "up " "Info: Elaborating entity \"up\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:u0 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:u0\"" {  } { { "../source/up.vhd" "u0" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opmux alu:u0\|opmux:u0 " "Info: Elaborating entity \"opmux\" for hierarchy \"alu:u0\|opmux:u0\"" {  } { { "../../UAL/alu/source/alu.vhd" "u0" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/alu/source/alu.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexeur_1 alu:u0\|multiplexeur_1:u1 " "Info: Elaborating entity \"multiplexeur_1\" for hierarchy \"alu:u0\|multiplexeur_1:u1\"" {  } { { "../../UAL/alu/source/alu.vhd" "u1" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/alu/source/alu.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre_1 alu:u0\|registre_1:u3 " "Info: Elaborating entity \"registre_1\" for hierarchy \"alu:u0\|registre_1:u3\"" {  } { { "../../UAL/alu/source/alu.vhd" "u3" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/alu/source/alu.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag alu:u0\|flag:u6 " "Info: Elaborating entity \"flag\" for hierarchy \"alu:u0\|flag:u6\"" {  } { { "../../UAL/alu/source/alu.vhd" "u6" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/alu/source/alu.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:u1 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:u1\"" {  } { { "../source/up.vhd" "u1" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux pc:u1\|mux:u0 " "Info: Elaborating entity \"mux\" for hierarchy \"pc:u1\|mux:u0\"" {  } { { "../../PC/pc/source/pc.vhd" "u0" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/pc/source/pc.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_up mux_up:u2 " "Info: Elaborating entity \"mux_up\" for hierarchy \"mux_up:u2\"" {  } { { "../source/up.vhd" "u2" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:u3 " "Info: Elaborating entity \"top\" for hierarchy \"top:u3\"" {  } { { "../source/up.vhd" "u3" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexeur top:u3\|multiplexeur:u0 " "Info: Elaborating entity \"multiplexeur\" for hierarchy \"top:u3\|multiplexeur:u0\"" {  } { { "../../fetch &opcode manager/top/source/top.vhd" "u0" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/top/source/top.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre top:u3\|registre:u1 " "Info: Elaborating entity \"registre\" for hierarchy \"top:u3\|registre:u1\"" {  } { { "../../fetch &opcode manager/top/source/top.vhd" "u1" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/top/source/top.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre_2 top:u3\|registre_2:u2 " "Info: Elaborating entity \"registre_2\" for hierarchy \"top:u3\|registre_2:u2\"" {  } { { "../../fetch &opcode manager/top/source/top.vhd" "u2" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/top/source/top.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ioh ioh:u4 " "Info: Elaborating entity \"ioh\" for hierarchy \"ioh:u4\"" {  } { { "../source/up.vhd" "u4" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexeur_1_ioh ioh:u4\|multiplexeur_1_ioh:u0 " "Info: Elaborating entity \"multiplexeur_1_ioh\" for hierarchy \"ioh:u4\|multiplexeur_1_ioh:u0\"" {  } { { "../../input_output/ioh/source/ioh.vhd" "u0" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/ioh/source/ioh.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexeur_2_ioh ioh:u4\|multiplexeur_2_ioh:u1 " "Info: Elaborating entity \"multiplexeur_2_ioh\" for hierarchy \"ioh:u4\|multiplexeur_2_ioh:u1\"" {  } { { "../../input_output/ioh/source/ioh.vhd" "u1" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/ioh/source/ioh.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexeur_3_ioh ioh:u4\|multiplexeur_3_ioh:u2 " "Info: Elaborating entity \"multiplexeur_3_ioh\" for hierarchy \"ioh:u4\|multiplexeur_3_ioh:u2\"" {  } { { "../../input_output/ioh/source/ioh.vhd" "u2" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/ioh/source/ioh.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexeur_4_ioh ioh:u4\|multiplexeur_4_ioh:u3 " "Info: Elaborating entity \"multiplexeur_4_ioh\" for hierarchy \"ioh:u4\|multiplexeur_4_ioh:u3\"" {  } { { "../../input_output/ioh/source/ioh.vhd" "u3" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/ioh/source/ioh.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../fetch &opcode manager/fetch/source/registre_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/fetch/source/registre_2.vhd" 7 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Info: Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Info: Implemented 130 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 23:34:07 2020 " "Info: Processing ended: Fri Sep 11 23:34:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
