#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 26 10:20:38 2021
# Process ID: 10137
# Current directory: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm
# Command line: xsim -source {xsim.dir/tb_fsm_test/xsim_script.tcl}
# Log file: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm/xsim.log
# Journal file: /home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb_fsm_test/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/commit/vivado/Vivado/2019.2/data/ip'.
# xsim {tb_fsm_test} -wdb {simulate_xsim_tb_fsm_test.wdb} -autoloadwcfg
Vivado Simulator 2019.2
Time resolution is 1 ps
add_wave {{/tb_fsm_test/u_fsm_test/clk}} {{/tb_fsm_test/u_fsm_test/reset_n}} {{/tb_fsm_test/u_fsm_test/i_run}} {{/tb_fsm_test/u_fsm_test/o_done}} {{/tb_fsm_test/u_fsm_test/c_state}} {{/tb_fsm_test/u_fsm_test/n_state}} {{/tb_fsm_test/u_fsm_test/is_done}} {{/tb_fsm_test/u_fsm_test/S_IDLE}} {{/tb_fsm_test/u_fsm_test/S_RUN}} {{/tb_fsm_test/u_fsm_test/S_DONE}} 
run all
initialize value [                   0]
Reset! [                   0]
Start! [                 125]
Finish! [                 235]
$finish called at time : 235 ns : File "/home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm/tb_fsm_test.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 823 ; free virtual = 23777
exit
INFO: [Common 17-206] Exiting xsim at Fri Feb 26 13:14:32 2021...
