library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity FSM_Main is
port( Clock		: in std_logic;
		Reset 	: in std_logic;
		Time_exp : in std_logic;
		Fanta		: in std_logic;
		Sumo_Lim : in std_logic;
		Sel_word : out std_logic_vector(2 downto 0);
		Ledr 		: out std_logic;
		Ledg		: out std_logic);
end FSM_Main;

architecture Behavorial of FSM_Main is
type state is (e0,e1,e2,e3,e4,e5,e6);
signal PS : state;
begin
	Moore
	if reset = '1' then 
