-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_C_0_AWVALID : OUT STD_LOGIC;
    m_axi_C_0_AWREADY : IN STD_LOGIC;
    m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WVALID : OUT STD_LOGIC;
    m_axi_C_0_WREADY : IN STD_LOGIC;
    m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_WLAST : OUT STD_LOGIC;
    m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARVALID : OUT STD_LOGIC;
    m_axi_C_0_ARREADY : IN STD_LOGIC;
    m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RVALID : IN STD_LOGIC;
    m_axi_C_0_RREADY : OUT STD_LOGIC;
    m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_RLAST : IN STD_LOGIC;
    m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BVALID : IN STD_LOGIC;
    m_axi_C_0_BREADY : OUT STD_LOGIC;
    m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    scale_lane_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    sext_ln86 : IN STD_LOGIC_VECTOR (61 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln86_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal C_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal first_iter_2_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_2_reg_2097 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln89_fu_1264_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln89_reg_2141 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln89_reg_2141_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_reg_2146 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_reg_2146_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln92_3_fu_1667_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln92_3_reg_2151 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_cast_fu_992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal k_fu_276 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln89_fu_1308_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal b_fu_280 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal select_ln87_fu_960_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten29_fu_284 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln87_1_fu_1320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_fu_288 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln86_1_fu_928_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten50_fu_292 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal add_ln86_1_fu_875_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1_fu_296 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3_fu_300 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5_fu_304 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7_fu_308 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9_fu_312 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11_fu_316 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13_fu_320 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15_fu_324 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal icmp_ln87_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln89_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln86_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln86_fu_890_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln86_fu_902_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln86_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln87_fu_940_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_mid2_fu_952_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln87_fu_936_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_974_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln87_cast_fu_982_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_25_fu_986_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_1008_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln87_1_fu_1004_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_1072_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_1104_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_1136_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_1168_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_7_fu_1200_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_1232_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_fu_1008_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_1040_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_1072_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_1104_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_1136_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_1168_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_7_fu_1200_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_1232_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_1268_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_1268_p18 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln87_1_fu_1314_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1417_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_fu_1417_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln92_fu_830_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_11_fu_1483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_1473_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln92_fu_1499_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln92_fu_1503_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_13_fu_1509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1537_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_16_fu_1551_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln92_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_1_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_2_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_1_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln92_1_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln92_fu_1571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_2_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln92_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_3_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln92_1_fu_1591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln92_2_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln92_4_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln92_2_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_4_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln92_3_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln92_5_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln92_1_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln92_2_fu_1653_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_1_fu_1008_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1008_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1008_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1008_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1008_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1008_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1008_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_1008_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1040_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1072_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1072_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1072_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1072_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1072_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1072_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1072_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1072_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1104_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1104_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1104_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1104_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1104_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1104_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1104_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1104_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1136_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1136_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1136_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1136_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1136_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1136_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1136_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1136_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1168_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1168_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1168_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1168_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1168_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1168_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1168_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1168_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1200_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1200_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1200_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1200_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1200_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1200_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1200_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_1200_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1232_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1232_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1232_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1232_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1232_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1232_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1232_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1232_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1268_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1417_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1417_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1417_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1417_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1417_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1417_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1417_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1417_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_17_3_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U247 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_10_reg_2146_pp0_iter2_reg,
        din1 => tmp_9_fu_1417_p19,
        dout => mul_ln92_fu_830_p2);

    sparsemux_17_3_24_1_1_U248 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_lane_reload,
        din1 => scale_lane_1_reload,
        din2 => scale_lane_2_reload,
        din3 => scale_lane_3_reload,
        din4 => scale_lane_4_reload,
        din5 => scale_lane_5_reload,
        din6 => scale_lane_6_reload,
        din7 => scale_lane_7_reload,
        def => tmp_1_fu_1008_p17,
        sel => trunc_ln87_1_fu_1004_p1,
        dout => tmp_1_fu_1008_p19);

    sparsemux_17_3_24_1_1_U249 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_lane_8_reload,
        din1 => scale_lane_9_reload,
        din2 => scale_lane_10_reload,
        din3 => scale_lane_11_reload,
        din4 => scale_lane_12_reload,
        din5 => scale_lane_13_reload,
        din6 => scale_lane_14_reload,
        din7 => scale_lane_15_reload,
        def => tmp_2_fu_1040_p17,
        sel => trunc_ln87_1_fu_1004_p1,
        dout => tmp_2_fu_1040_p19);

    sparsemux_17_3_24_1_1_U250 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_lane_16_reload,
        din1 => scale_lane_17_reload,
        din2 => scale_lane_18_reload,
        din3 => scale_lane_19_reload,
        din4 => scale_lane_20_reload,
        din5 => scale_lane_21_reload,
        din6 => scale_lane_22_reload,
        din7 => scale_lane_23_reload,
        def => tmp_3_fu_1072_p17,
        sel => trunc_ln87_1_fu_1004_p1,
        dout => tmp_3_fu_1072_p19);

    sparsemux_17_3_24_1_1_U251 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_lane_24_reload,
        din1 => scale_lane_25_reload,
        din2 => scale_lane_26_reload,
        din3 => scale_lane_27_reload,
        din4 => scale_lane_28_reload,
        din5 => scale_lane_29_reload,
        din6 => scale_lane_30_reload,
        din7 => scale_lane_31_reload,
        def => tmp_4_fu_1104_p17,
        sel => trunc_ln87_1_fu_1004_p1,
        dout => tmp_4_fu_1104_p19);

    sparsemux_17_3_24_1_1_U252 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_lane_32_reload,
        din1 => scale_lane_33_reload,
        din2 => scale_lane_34_reload,
        din3 => scale_lane_35_reload,
        din4 => scale_lane_36_reload,
        din5 => scale_lane_37_reload,
        din6 => scale_lane_38_reload,
        din7 => scale_lane_39_reload,
        def => tmp_5_fu_1136_p17,
        sel => trunc_ln87_1_fu_1004_p1,
        dout => tmp_5_fu_1136_p19);

    sparsemux_17_3_24_1_1_U253 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_lane_40_reload,
        din1 => scale_lane_41_reload,
        din2 => scale_lane_42_reload,
        din3 => scale_lane_43_reload,
        din4 => scale_lane_44_reload,
        din5 => scale_lane_45_reload,
        din6 => scale_lane_46_reload,
        din7 => scale_lane_47_reload,
        def => tmp_6_fu_1168_p17,
        sel => trunc_ln87_1_fu_1004_p1,
        dout => tmp_6_fu_1168_p19);

    sparsemux_17_3_24_1_1_U254 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_lane_48_reload,
        din1 => scale_lane_49_reload,
        din2 => scale_lane_50_reload,
        din3 => scale_lane_51_reload,
        din4 => scale_lane_52_reload,
        din5 => scale_lane_53_reload,
        din6 => scale_lane_54_reload,
        din7 => scale_lane_55_reload,
        def => tmp_7_fu_1200_p17,
        sel => trunc_ln87_1_fu_1004_p1,
        dout => tmp_7_fu_1200_p19);

    sparsemux_17_3_24_1_1_U255 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => scale_lane_56_reload,
        din1 => scale_lane_57_reload,
        din2 => scale_lane_58_reload,
        din3 => scale_lane_59_reload,
        din4 => scale_lane_60_reload,
        din5 => scale_lane_61_reload,
        din6 => scale_lane_62_reload,
        din7 => scale_lane_63_reload,
        def => tmp_8_fu_1232_p17,
        sel => trunc_ln87_1_fu_1004_p1,
        dout => tmp_8_fu_1232_p19);

    sparsemux_17_3_24_1_1_U256 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_1_fu_1008_p19,
        din1 => tmp_2_fu_1040_p19,
        din2 => tmp_3_fu_1072_p19,
        din3 => tmp_4_fu_1104_p19,
        din4 => tmp_5_fu_1136_p19,
        din5 => tmp_6_fu_1168_p19,
        din6 => tmp_7_fu_1200_p19,
        din7 => tmp_8_fu_1232_p19,
        def => tmp_10_fu_1268_p17,
        sel => tmp_10_fu_1268_p18,
        dout => tmp_10_fu_1268_p19);

    sparsemux_17_3_24_1_1_U257 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15_fu_324,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13_fu_320,
        din2 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11_fu_316,
        din3 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9_fu_312,
        din4 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7_fu_308,
        din5 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5_fu_304,
        din6 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3_fu_300,
        din7 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1_fu_296,
        def => tmp_9_fu_1417_p17,
        sel => trunc_ln89_reg_2141_pp0_iter2_reg,
        dout => tmp_9_fu_1417_p19);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    b_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    b_fu_280 <= ap_const_lv4_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln86_fu_869_p2 = ap_const_lv1_0))) then 
                    b_fu_280 <= select_ln87_fu_960_p3;
                end if;
            end if; 
        end if;
    end process;

    i_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_288 <= ap_const_lv9_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln86_fu_869_p2 = ap_const_lv1_0))) then 
                    i_fu_288 <= select_ln86_1_fu_928_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten29_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten29_fu_284 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln86_fu_869_p2 = ap_const_lv1_0))) then 
                    indvar_flatten29_fu_284 <= select_ln87_1_fu_1320_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten50_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten50_fu_292 <= ap_const_lv15_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln86_fu_869_p2 = ap_const_lv1_0))) then 
                    indvar_flatten50_fu_292 <= add_ln86_1_fu_875_p2;
                end if;
            end if; 
        end if;
    end process;

    k_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_276 <= ap_const_lv4_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln86_fu_869_p2 = ap_const_lv1_0))) then 
                    k_fu_276 <= add_ln89_fu_1308_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                first_iter_2_reg_2097 <= first_iter_2_fu_968_p2;
                tmp_10_reg_2146 <= tmp_10_fu_1268_p19;
                trunc_ln89_reg_2141 <= trunc_ln89_fu_1264_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                select_ln92_3_reg_2151 <= select_ln92_3_fu_1667_p3;
                tmp_10_reg_2146_pp0_iter2_reg <= tmp_10_reg_2146;
                trunc_ln89_reg_2141_pp0_iter2_reg <= trunc_ln89_reg_2141;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (first_iter_2_reg_2097 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9_fu_312 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7_fu_308 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5_fu_304 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3_fu_300 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1_fu_296 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13_fu_320 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11_fu_316 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15_fu_324 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    C_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_C_0_WREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            C_blk_n_W <= m_axi_C_0_WREADY;
        else 
            C_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln86_1_fu_875_p2 <= std_logic_vector(unsigned(indvar_flatten50_fu_292) + unsigned(ap_const_lv15_1));
    add_ln86_fu_890_p2 <= std_logic_vector(unsigned(i_fu_288) + unsigned(ap_const_lv9_1));
    add_ln87_1_fu_1314_p2 <= std_logic_vector(unsigned(indvar_flatten29_fu_284) + unsigned(ap_const_lv8_1));
    add_ln87_fu_940_p2 <= std_logic_vector(unsigned(select_ln86_fu_902_p3) + unsigned(ap_const_lv4_1));
    add_ln89_fu_1308_p2 <= std_logic_vector(unsigned(k_mid2_fu_952_p3) + unsigned(ap_const_lv4_1));
    add_ln92_fu_1503_p2 <= std_logic_vector(unsigned(trunc_ln7_fu_1473_p4) + unsigned(zext_ln92_fu_1499_p1));
    and_ln86_fu_922_p2 <= (xor_ln86_fu_910_p2 and icmp_ln89_fu_916_p2);
    and_ln92_1_fu_1585_p2 <= (xor_ln92_1_fu_1579_p2 and icmp_ln92_fu_1545_p2);
    and_ln92_2_fu_1599_p2 <= (icmp_ln92_1_fu_1559_p2 and and_ln92_fu_1523_p2);
    and_ln92_3_fu_1623_p2 <= (xor_ln92_3_fu_1617_p2 and or_ln92_fu_1611_p2);
    and_ln92_4_fu_1629_p2 <= (tmp_13_fu_1509_p3 and select_ln92_1_fu_1591_p3);
    and_ln92_5_fu_1647_p2 <= (xor_ln92_4_fu_1641_p2 and tmp_fu_1465_p3);
    and_ln92_fu_1523_p2 <= (xor_ln92_fu_1517_p2 and tmp_12_fu_1491_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln86_fu_869_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln86_fu_869_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    empty_25_fu_986_p2 <= std_logic_vector(unsigned(tmp_s_fu_974_p3) + unsigned(select_ln87_cast_fu_982_p1));
    empty_fu_946_p2 <= (icmp_ln87_fu_896_p2 or and_ln86_fu_922_p2);
    first_iter_2_fu_968_p2 <= "1" when (k_mid2_fu_952_p3 = ap_const_lv4_0) else "0";
    icmp_ln86_fu_869_p2 <= "1" when (indvar_flatten50_fu_292 = ap_const_lv15_4000) else "0";
    icmp_ln87_fu_896_p2 <= "1" when (indvar_flatten29_fu_284 = ap_const_lv8_40) else "0";
    icmp_ln89_fu_916_p2 <= "1" when (k_fu_276 = ap_const_lv4_8) else "0";
    icmp_ln92_1_fu_1559_p2 <= "1" when (tmp_16_fu_1551_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln92_2_fu_1565_p2 <= "1" when (tmp_16_fu_1551_p3 = ap_const_lv10_0) else "0";
    icmp_ln92_fu_1545_p2 <= "1" when (tmp_15_fu_1537_p3 = ap_const_lv9_1FF) else "0";
    k_mid2_fu_952_p3 <= 
        ap_const_lv4_0 when (empty_fu_946_p2(0) = '1') else 
        k_fu_276;
    m_axi_C_0_ARADDR <= ap_const_lv64_0;
    m_axi_C_0_ARBURST <= ap_const_lv2_0;
    m_axi_C_0_ARCACHE <= ap_const_lv4_0;
    m_axi_C_0_ARID <= ap_const_lv1_0;
    m_axi_C_0_ARLEN <= ap_const_lv32_0;
    m_axi_C_0_ARLOCK <= ap_const_lv2_0;
    m_axi_C_0_ARPROT <= ap_const_lv3_0;
    m_axi_C_0_ARQOS <= ap_const_lv4_0;
    m_axi_C_0_ARREGION <= ap_const_lv4_0;
    m_axi_C_0_ARSIZE <= ap_const_lv3_0;
    m_axi_C_0_ARUSER <= ap_const_lv1_0;
    m_axi_C_0_ARVALID <= ap_const_logic_0;
    m_axi_C_0_AWADDR <= ap_const_lv64_0;
    m_axi_C_0_AWBURST <= ap_const_lv2_0;
    m_axi_C_0_AWCACHE <= ap_const_lv4_0;
    m_axi_C_0_AWID <= ap_const_lv1_0;
    m_axi_C_0_AWLEN <= ap_const_lv32_0;
    m_axi_C_0_AWLOCK <= ap_const_lv2_0;
    m_axi_C_0_AWPROT <= ap_const_lv3_0;
    m_axi_C_0_AWQOS <= ap_const_lv4_0;
    m_axi_C_0_AWREGION <= ap_const_lv4_0;
    m_axi_C_0_AWSIZE <= ap_const_lv3_0;
    m_axi_C_0_AWUSER <= ap_const_lv1_0;
    m_axi_C_0_AWVALID <= ap_const_logic_0;
    m_axi_C_0_BREADY <= ap_const_logic_0;
    m_axi_C_0_RREADY <= ap_const_logic_0;
    m_axi_C_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln92_3_reg_2151),32));
    m_axi_C_0_WID <= ap_const_lv1_0;
    m_axi_C_0_WLAST <= ap_const_logic_0;
    m_axi_C_0_WSTRB <= ap_const_lv4_F;
    m_axi_C_0_WUSER <= ap_const_lv1_0;

    m_axi_C_0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            m_axi_C_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln92_1_fu_1661_p2 <= (and_ln92_5_fu_1647_p2 or and_ln92_3_fu_1623_p2);
    or_ln92_2_fu_1635_p2 <= (and_ln92_4_fu_1629_p2 or and_ln92_2_fu_1599_p2);
    or_ln92_fu_1611_p2 <= (xor_ln92_2_fu_1605_p2 or tmp_13_fu_1509_p3);
    p_cast_fu_992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_25_fu_986_p2),64));
    select_ln86_1_fu_928_p3 <= 
        add_ln86_fu_890_p2 when (icmp_ln87_fu_896_p2(0) = '1') else 
        i_fu_288;
    select_ln86_fu_902_p3 <= 
        ap_const_lv4_0 when (icmp_ln87_fu_896_p2(0) = '1') else 
        b_fu_280;
    select_ln87_1_fu_1320_p3 <= 
        ap_const_lv8_1 when (icmp_ln87_fu_896_p2(0) = '1') else 
        add_ln87_1_fu_1314_p2;
    select_ln87_cast_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln87_fu_960_p3),11));
    select_ln87_fu_960_p3 <= 
        add_ln87_fu_940_p2 when (and_ln86_fu_922_p2(0) = '1') else 
        select_ln86_fu_902_p3;
    select_ln92_1_fu_1591_p3 <= 
        and_ln92_1_fu_1585_p2 when (and_ln92_fu_1523_p2(0) = '1') else 
        icmp_ln92_1_fu_1559_p2;
    select_ln92_2_fu_1653_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln92_3_fu_1623_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln92_3_fu_1667_p3 <= 
        select_ln92_2_fu_1653_p3 when (or_ln92_1_fu_1661_p2(0) = '1') else 
        add_ln92_fu_1503_p2;
    select_ln92_fu_1571_p3 <= 
        icmp_ln92_1_fu_1559_p2 when (and_ln92_fu_1523_p2(0) = '1') else 
        icmp_ln92_2_fu_1565_p2;
    tmp_10_fu_1268_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_10_fu_1268_p18 <= k_mid2_fu_952_p3(3 - 1 downto 0);
    tmp_11_fu_1483_p3 <= mul_ln92_fu_830_p2(13 downto 13);
    tmp_12_fu_1491_p3 <= mul_ln92_fu_830_p2(37 downto 37);
    tmp_13_fu_1509_p3 <= add_ln92_fu_1503_p2(23 downto 23);
    tmp_14_fu_1529_p3 <= mul_ln92_fu_830_p2(38 downto 38);
    tmp_15_fu_1537_p3 <= mul_ln92_fu_830_p2(47 downto 39);
    tmp_16_fu_1551_p3 <= mul_ln92_fu_830_p2(47 downto 38);
    tmp_1_fu_1008_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_2_fu_1040_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_3_fu_1072_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_4_fu_1104_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_5_fu_1136_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_6_fu_1168_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_7_fu_1200_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_8_fu_1232_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_9_fu_1417_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_fu_1465_p3 <= mul_ln92_fu_830_p2(47 downto 47);
    tmp_s_fu_974_p3 <= (trunc_ln87_fu_936_p1 & ap_const_lv3_0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= p_cast_fu_992_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= p_cast_fu_992_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= p_cast_fu_992_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 <= p_cast_fu_992_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 <= p_cast_fu_992_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 <= p_cast_fu_992_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 <= p_cast_fu_992_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= p_cast_fu_992_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln7_fu_1473_p4 <= mul_ln92_fu_830_p2(37 downto 14);
    trunc_ln87_1_fu_1004_p1 <= select_ln87_fu_960_p3(3 - 1 downto 0);
    trunc_ln87_fu_936_p1 <= select_ln86_1_fu_928_p3(8 - 1 downto 0);
    trunc_ln89_fu_1264_p1 <= k_mid2_fu_952_p3(3 - 1 downto 0);
    xor_ln86_fu_910_p2 <= (icmp_ln87_fu_896_p2 xor ap_const_lv1_1);
    xor_ln92_1_fu_1579_p2 <= (tmp_14_fu_1529_p3 xor ap_const_lv1_1);
    xor_ln92_2_fu_1605_p2 <= (select_ln92_fu_1571_p3 xor ap_const_lv1_1);
    xor_ln92_3_fu_1617_p2 <= (tmp_fu_1465_p3 xor ap_const_lv1_1);
    xor_ln92_4_fu_1641_p2 <= (or_ln92_2_fu_1635_p2 xor ap_const_lv1_1);
    xor_ln92_fu_1517_p2 <= (tmp_13_fu_1509_p3 xor ap_const_lv1_1);
    zext_ln92_fu_1499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1483_p3),24));
end behav;
