Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Wed Jun  9 23:08:33 2021

In performance mode(fast, normal, performance).

Placement started.
Clock region global placement takes 32.33 sec.
Pre global placement takes 33.81 sec.
Global placement takes 29.19 sec.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Macro cell placement takes 0.28 sec.
Post global placement takes 30.25 sec.
Legalization takes 7.98 sec.
Timing-driven detailed placement takes 157.81 sec.
Placement done.
Total placement takes 261.55 sec.

Routing started.
Building routing graph takes 2.58 sec.
Processing design graph takes 2.45 sec.
Total nets for routing : 14442.
Global routing takes 11.08 sec.
Detailed routing takes 146.48 sec.
Finish routing takes 6.78 sec.
Hold violation fix failed. (takes 93.63 sec).
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 265.88 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LED[0]                 | output        | U10     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| LED[1]                 | output        | V10     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| LED[2]                 | output        | U11     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| LED[3]                 | output        | V11     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| RX                     | input         | A12     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| SD_DCLK                | output        | V13     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| SD_MISO                | input         | U13     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| SD_MOSI                | output        | U14     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| SD_nCS                 | output        | V14     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| TX                     | output        | C10     | BANKR0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos_db[0]             | input         | E18     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[1]             | input         | D18     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[2]             | input         | F14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[3]             | input         | F13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[4]             | input         | E17     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[5]             | input         | D17     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[6]             | input         | G14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_db[7]             | input         | G13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_href              | input         | H14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_pclk              | input         | J17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_vsync             | input         | J18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos_xclk              | output        | H13     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ex_clk_50m             | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio_in0               | input         | P17     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| i2c0_sck               | inout         | J14     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| i2c0_sda               | inout         | J15     | BANKR1     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| l0_sgmii_clk_shft      | output        | H17     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| pad_addr_ch0[0]        | output        | M4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[10]       | output        | M6      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[11]       | output        | L1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[12]       | output        | K2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[13]       | output        | K1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[14]       | output        | J2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[15]       | output        | J1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[1]        | output        | M3      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[2]        | output        | P2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[3]        | output        | P1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[4]        | output        | L5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[5]        | output        | M5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[6]        | output        | N2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[7]        | output        | N1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[8]        | output        | K4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[9]        | output        | M1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[0]          | output        | U2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[1]          | output        | U1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[2]          | output        | T2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_casn_ch0           | output        | T1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_cke_ch0            | output        | L4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_csn_ch0            | output        | R1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clk_w          | output        | U3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clkn_w         | output        | V3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[0]     | output        | R8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[1]     | output        | U5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dq_ch0[0]          | inout         | T8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[10]         | inout         | U9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[11]         | inout         | V7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[12]         | inout         | U7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[13]         | inout         | V6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[14]         | inout         | U6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[15]         | inout         | V5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[1]          | inout         | T6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[2]          | inout         | R6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[3]          | inout         | R9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[4]          | inout         | T9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[5]          | inout         | N4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[6]          | inout         | N5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[7]          | inout         | P6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[8]          | inout         | T4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[9]          | inout         | V9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[0]         | inout         | N6      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[1]         | inout         | U8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[0]        | inout         | N7      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[1]        | inout         | V8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in            | input         | P7      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in_h          | input         | V4      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_loop_out           | output        | P8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_loop_out_h         | output        | U4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_odt_ch0            | output        | V2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rasn_ch0           | output        | R2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rstn_ch0           | output        | M2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_wen_ch0            | output        | V1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rx_dv              | input         | L16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rxd0               | input         | M16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rxd1               | input         | M18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rxd2               | input         | K18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rxd3               | input         | K17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_tx_en              | output        | G18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| phy_txd0               | output        | G17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| phy_txd1               | output        | F18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| phy_txd2               | output        | F17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| phy_txd3               | output        | G16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rst_key                | input         | V12     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rx_clki                | input         | H18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| spi0_clk               | output        | C9      | BANKL0     | 3.3       | LVCMOS33       | 4         | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi0_cs                | output        | B8      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi0_miso              | input         | A4      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| spi0_mosi              | output        | B4      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 3        | 30            | 10                  
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 2486     | 3274          | 76                  
|   FF                     | 4224     | 19644         | 22                  
|   LUT                    | 6937     | 13096         | 53                  
|   LUT-FF pairs           | 2455     | 13096         | 19                  
| Use of CLMS              | 859      | 1110          | 77                  
|   FF                     | 1094     | 6660          | 16                  
|   LUT                    | 2404     | 4440          | 54                  
|   LUT-FF pairs           | 565      | 4440          | 13                  
|   Distributed RAM        | 608      | 4440          | 14                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 23       | 48            | 48                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 97       | 240           | 40                  
|   IOBD                   | 48       | 120           | 40                  
|   IOBR                   | 2        | 6             | 33                  
|   IOBS                   | 47       | 114           | 41                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 1        | 24            | 4                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 97       | 240           | 40                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 6        | 24            | 25                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 6        | 20            | 30                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                     | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                              | SiteOfDriverInst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg         | USCM_74_107        | ntclkbufg_0         | 159        | u_DDR3/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_1/gopclkbufg         | USCM_74_106        | ntclkbufg_1         | 222        | u_DDR3/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_2/gopclkbufg         | USCM_74_104        | ntclkbufg_2         | 4931       | u_DDR3/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| cmos_pclkbufg/gopclkbufg     | USCM_74_108        | cmos_pclk_g         | 70         | cmos_pclk_ibuf/opit_1                   | IOL_151_173          
| u_GTP_CLKBUFG/gopclkbufg     | USCM_74_105        | rx_clki_clkbufg     | 461        | u_GTP_IOCLKDELAY/opit_0                 | IOCKDLY_150_185      
| u_cmos_xclk/gopclkbufg       | USCM_74_109        | nt_cmos_xclk        | 1          | cmos_PLL/u_pll_e1/goppll                | PLL_82_319           
+--------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+---------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                      | DriverInst                   | SiteOfDriverInst     
+---------------------------------------------------------------------------------------------------+
| CLKFB      | cmos_PLL/u_pll_e1/ntCLKFB     | cmos_PLL/u_pll_e1/goppll     | PLL_82_319           
| CLKIN1     | nt_ex_clk_50m                 | ex_clk_50m_ibuf/opit_1       | IOL_7_298            
| CLKIN2     | _N1450                        | GND_92                       | CLMA_78_304          
+---------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                                 | DriverInst                              | SiteOfDriverInst     
+-------------------------------------------------------------------------------------------------------------------------+
| CLKFB      | u_DDR3/u_pll_50_400/u_pll_e1/ntCLKFB     | u_DDR3/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| CLKIN1     | nt_ex_clk_50m                            | ex_clk_50m_ibuf/opit_1                  | IOL_7_298            
| CLKIN2     | _N1461                                   | GND_91                                  | CLMS_78_77           
+-------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                        | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| m1_soc_top                                              | 9196     | 5318     | 608                 | 3       | 23      | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 97     | 1           | 1           | 2            | 0        | 0       | 2       | 6        | 0          | 0             | 0         | 0        | 6        
| + cmos_PLL                                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rst_gen                                             | 11       | 10       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sd_top                                              | 1134     | 378      | 512                 | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sd_card_cmd                                       | 190      | 70       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_spi_master                                        | 67       | 44       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_integration_kit_dbg                                 | 5858     | 3508     | 96                  | 3       | 19      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_CortexM1Integration.u_cm1_integration           | 2219     | 1022     | 64                  | 3       | 4       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_cortexm1                                        | 2219     | 1022     | 64                  | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_core                                          | 1615     | 682      | 64                  | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fetch                                       | 36       | 19       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ctrl                                        | 795      | 376      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_decode                                    | 298      | 14       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_excpt                                     | 113      | 73       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dp                                          | 784      | 287      | 64                  | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r_bank                                    | 72       | 8        | 64                  | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_alu_dec                                   | 46       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_mul_shft                                  | 159      | 136      | 0                   | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_shft                                    | 151      | 40       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_mul                                     | 8        | 96       | 0                   | 3       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_mem_ctl                                   | 28       | 6        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rf0_mux                                   | 32       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rf1_mux                                   | 25       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_nvic                                          | 366      | 180      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ahb                                         | 212      | 93       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ahb_os                                      | 82       | 57       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_tree                                        | 54       | 24       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_lvl0                                  | 15       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_num1                                  | 4        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_pri_lvl2                                  | 13       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_main                                        | 18       | 6        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ahb                                           | 238      | 160      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_itcm                                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_dtcm                                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_gpio_0.u_ahb_gpio_0                         | 185      | 109      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ahb_to_gpio                                     | 2        | 7        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_iop_gpio                                        | 183      | 102      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_mem_0.u_cmsdk_ahb_mem                       | 4        | 21       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_icache.u_cmsdk_ahb_icache                   | 449      | 532      | 32                  | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_I_Cache                                         | 215      | 173      | 32                  | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_TAG0                                   | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_TAG1                                   | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_INS0                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ICACHE_INS1                                   | 0        | 0        | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_dcache.u_cmsdk_ahb_dcache                   | 738      | 443      | 0                   | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_D_Cache                                         | 507      | 176      | 0                   | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_TAG                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM0                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM1                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM2                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_DCACHE_SRAM3                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac     | 706      | 596      | 0                   | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Ethernet_DMAC                                   | 537      | 374      | 0                   | 0       | 5       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_TX_FIFO                                       | 57       | 44       | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_RX_RING                                       | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_RX_FIFO                                       | 95       | 53       | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_def_slave                                     | 2        | 2        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_apb_subsystem                                     | 1210     | 772      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ahb_to_apb                                      | 39       | 51       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_apb_slave_mux                                   | 114      | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_timer_0.u_apb_timer_0                     | 138      | 77       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_timer_1.u_apb_timer_1                     | 124      | 77       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_watchdog.u_apb_watchdog                   | 174      | 114      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_apb_watchdog_frc                              | 110      | 78       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_uart_0.u_apb_uart_0                       | 149      | 116      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_uart_1.u_apb_uart_1                       | 134      | 99       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_spi_0.u_apb_spi_0                         | 108      | 79       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gen_apb_i2c_0.u_apb_i2c_0                         | 230      | 159      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + byte_controller                                 | 179      | 98       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + bit_controller                                | 130      | 73       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_decoder                                       | 2        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ahb_mux                                           | 113      | 8        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_TEST_RAM                                            | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_8_16bit_m0                                       | 19       | 26       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos_write_req_gen_m0                                 | 8        | 8        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                                       | 257      | 162      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m0                                   | 202      | 137      | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                           | 96       | 79       | 0                   | 0       | 2       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                 | 106      | 58       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3                                                | 411      | 177      | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54     | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_TSMAC_FIFO_RXCKLI                                   | 51       | 50       | 0                   | 0       | 0.5     | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_tsmac_phy                                           | 1175     | 836      | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 5      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_pgs_tsmac_rgmii_gmii_convert_v1_0                 | 2        | 14       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 5      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_gmii_to_rgmii_v1_0                    | 1        | 10       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 5      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_rgmii_to_gmii_v1_0                    | 1        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_pgs_tsmac_core_v1_1                               | 1173     | 822      | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_rx_sm_v1_1                            | 92       | 121      | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + I_tsmac_data_ram_v1_1                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_apb_modify_v1_0                       | 1        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pgs_tsmac_apb_port_v1_0                         | 4        | 65       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pe_mcxmac                                       | 1076     | 636      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pe_mcxmac_core_1                                | 1056     | 503      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + petmc_top_1                                   | 8        | 18       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + petfn_top_1                                   | 443      | 180      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pecrc_1                                     | 55       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + perfn_top_1                                   | 445      | 219      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pecrc_1                                     | 64       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + permc_top_1                                   | 160      | 86       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pehst_1                                         | 8        | 123      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pecar_1                                         | 12       | 10       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+----------------------------------------------------------------------------------------+
| Type       | File Name                                                                
+----------------------------------------------------------------------------------------+
| Input      | C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top_map.adf         
|            | C:/Users/1/Desktop/jc/FPGA_Pro/pnr/device_map/m1_soc_top.pcf             
| Output     | C:/Users/1/Desktop/jc/FPGA_Pro/pnr/place_route/m1_soc_top_pnr.adf        
|            | C:/Users/1/Desktop/jc/FPGA_Pro/pnr/place_route/m1_soc_top.prr            
|            | C:/Users/1/Desktop/jc/FPGA_Pro/pnr/place_route/m1_soc_top_prr.prt        
|            | C:/Users/1/Desktop/jc/FPGA_Pro/pnr/place_route/clock_utilization.txt     
|            | C:/Users/1/Desktop/jc/FPGA_Pro/pnr/place_route/m1_soc_top_plc.adf        
+----------------------------------------------------------------------------------------+


Flow Command: pnr -parallel 5 -mode {performance} -optimize_multi_corner_timing -fix_hold_violation -optimize_gp_recovery -optimize_dp_recovery -optimize_rp_recovery -optimize_routing_recovery 
Peak memory: 1,149,607,936 bytes
Total CPU  time to pnr completion : 539.734 sec
Total real time to pnr completion : 588.000 sec
