

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Sun Apr 28 16:07:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     4.049|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+----------+
        |                 |       |  Latency  |  Interval | Pipeline |
        |     Instance    | Module| min | max | min | max |   Type   |
        +-----------------+-------+-----+-----+-----+-----+----------+
        |grp_apply_fu_72  |apply  |    ?|    ?|    ?|    ?| dataflow |
        +-----------------+-------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       4|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|      2|    2318|    3965|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      69|    -|
|Register         |        -|      -|       5|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      2|    2323|    4038|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+------+------+
    |     Instance    | Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------+-------+---------+-------+------+------+
    |grp_apply_fu_72  |apply  |        3|      2|  2318|  3965|
    +-----------------+-------+---------+-------+------+------+
    |Total            |       |        3|      2|  2318|  3965|
    +-----------------+-------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_sync_grp_apply_fu_72_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_apply_fu_72_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   4|           2|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  15|          3|    1|          3|
    |cntl_V_write           |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID   |   9|          2|    1|          2|
    |m_axi_inputs_RREADY    |   9|          2|    1|          2|
    |m_axi_outputs_AWVALID  |   9|          2|    1|          2|
    |m_axi_outputs_BREADY   |   9|          2|    1|          2|
    |m_axi_outputs_WVALID   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  69|         15|    7|         15|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  2|   0|    2|          0|
    |ap_sync_reg_grp_apply_fu_72_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_apply_fu_72_ap_ready  |  1|   0|    1|          0|
    |grp_apply_fu_72_ap_start_reg          |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  5|   0|    5|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |       pool      | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |       pool      | return value |
|ap_start                |  in |    1| ap_ctrl_hs |       pool      | return value |
|ap_done                 | out |    1| ap_ctrl_hs |       pool      | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |       pool      | return value |
|ap_ready                | out |    1| ap_ctrl_hs |       pool      | return value |
|m_axi_inputs_AWVALID    | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWREADY    |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWADDR     | out |   32|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWID       | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWLEN      | out |   32|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWSIZE     | out |    3|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWBURST    | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWLOCK     | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWCACHE    | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWPROT     | out |    3|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWQOS      | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWREGION   | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_AWUSER     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WVALID     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WREADY     |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WDATA      | out |   16|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WSTRB      | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WLAST      | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WID        | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_WUSER      | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARVALID    | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARREADY    |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARADDR     | out |   32|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARID       | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARLEN      | out |   32|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARSIZE     | out |    3|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARBURST    | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARLOCK     | out |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARCACHE    | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARPROT     | out |    3|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARQOS      | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARREGION   | out |    4|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_ARUSER     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RVALID     |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RREADY     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RDATA      |  in |   16|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RLAST      |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RID        |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RUSER      |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_RRESP      |  in |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BVALID     |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BREADY     | out |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BRESP      |  in |    2|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BID        |  in |    1|    m_axi   |      inputs     |    pointer   |
|m_axi_inputs_BUSER      |  in |    1|    m_axi   |      inputs     |    pointer   |
|inputs_offset           |  in |   31|   ap_none  |  inputs_offset  |    scalar    |
|inputs_offset1          |  in |   18|   ap_none  |  inputs_offset1 |    scalar    |
|m_axi_outputs_AWVALID   | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWREADY   |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWADDR    | out |   32|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWID      | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWLEN     | out |   32|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWSIZE    | out |    3|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWBURST   | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWLOCK    | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWCACHE   | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWPROT    | out |    3|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWQOS     | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWREGION  | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_AWUSER    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WVALID    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WREADY    |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WDATA     | out |   16|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WSTRB     | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WLAST     | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WID       | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_WUSER     | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARVALID   | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARREADY   |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARADDR    | out |   32|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARID      | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARLEN     | out |   32|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARSIZE    | out |    3|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARBURST   | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARLOCK    | out |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARCACHE   | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARPROT    | out |    3|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARQOS     | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARREGION  | out |    4|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_ARUSER    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RVALID    |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RREADY    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RDATA     |  in |   16|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RLAST     |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RID       |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RUSER     |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_RRESP     |  in |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BVALID    |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BREADY    | out |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BRESP     |  in |    2|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BID       |  in |    1|    m_axi   |     outputs     |    pointer   |
|m_axi_outputs_BUSER     |  in |    1|    m_axi   |     outputs     |    pointer   |
|outputs_offset          |  in |   31|   ap_none  |  outputs_offset |    scalar    |
|outputs_offset2         |  in |   10|   ap_none  | outputs_offset2 |    scalar    |
|cntl_V_din              | out |    1|   ap_fifo  |      cntl_V     |    pointer   |
|cntl_V_full_n           |  in |    1|   ap_fifo  |      cntl_V     |    pointer   |
|cntl_V_write            | out |    1|   ap_fifo  |      cntl_V     |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

