info x 30 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 splitter
term mark 28 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 5 0 36 9 17 0 0 inputinstd_logic_vector
var add 2 31 0 34 10 19 0 0 output0outstd_logic
var add 3 31 0 34 10 28 0 0 output2outstd_logic
var add 4 31 0 34 10 37 0 0 output1outstd_logic
var add 5 31 0 34 10 46 0 0 output3outstd_logic
var add 6 31 0 34 10 55 0 0 output4outstd_logic
var add 7 31 0 34 10 64 0 0 output5outstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 92 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 000010
cell fill 1 2 0 0 0 0 0 0 000100
cell fill 1 4 0 0 0 0 0 0 001000
cell fill 1 6 0 0 0 0 0 0 010000
cell fill 1 8 0 0 0 0 0 0 100000
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 2677605722 29622563 0 0 0 0 0 splitter.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 219 9 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = splitter.vhd
Wed Mar 03 13:27:05 2004
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
