Timing Analyzer report for ECE385
Wed Jun 05 17:58:25 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'ENET1_RX_CLK'
 17. Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'
 18. Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 19. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 23. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'
 25. Slow 1200mV 85C Model Hold: 'ENET1_RX_CLK'
 26. Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 27. Slow 1200mV 85C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'
 29. Slow 1200mV 85C Model Recovery: 'ENET1_RX_CLK'
 30. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 31. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 33. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 34. Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'
 35. Slow 1200mV 85C Model Removal: 'ENET1_RX_CLK'
 36. Slow 1200mV 85C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 46. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 47. Slow 1200mV 0C Model Setup: 'ENET1_RX_CLK'
 48. Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 49. Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 50. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 52. Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 54. Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 55. Slow 1200mV 0C Model Hold: 'ENET1_RX_CLK'
 56. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 58. Slow 1200mV 0C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 60. Slow 1200mV 0C Model Recovery: 'ENET1_RX_CLK'
 61. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 62. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 64. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 66. Slow 1200mV 0C Model Removal: 'ENET1_RX_CLK'
 67. Slow 1200mV 0C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 75. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 76. Fast 1200mV 0C Model Setup: 'ENET1_RX_CLK'
 77. Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 78. Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 79. Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 80. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 82. Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 83. Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 84. Fast 1200mV 0C Model Hold: 'ENET1_RX_CLK'
 85. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 86. Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 87. Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 88. Fast 1200mV 0C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 89. Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 90. Fast 1200mV 0C Model Recovery: 'ENET1_RX_CLK'
 91. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 92. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 94. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Removal: 'ENET1_RX_CLK'
 96. Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 97. Fast 1200mV 0C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. Unconstrained Input Ports
114. Unconstrained Output Ports
115. Unconstrained Input Ports
116. Unconstrained Output Ports
117. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ECE385                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.57        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.5%      ;
;     Processor 3            ;  17.6%      ;
;     Processor 4            ;  12.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------+
; SDC File List                                                                              ;
+--------------------------------------------------------+--------+--------------------------+
; SDC File Path                                          ; Status ; Read at                  ;
+--------------------------------------------------------+--------+--------------------------+
; qsys/synthesis/submodules/altera_reset_controller.sdc  ; OK     ; Wed Jun 05 17:58:04 2019 ;
; qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.sdc ; OK     ; Wed Jun 05 17:58:04 2019 ;
; qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.sdc     ; OK     ; Wed Jun 05 17:58:04 2019 ;
; qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc    ; OK     ; Wed Jun 05 17:58:04 2019 ;
; ECE385.sdc                                             ; OK     ; Wed Jun 05 17:58:04 2019 ;
+--------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                              ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { altera_reserved_tck }                  ;
; CLOCK2_50                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { CLOCK2_50 }                            ;
; CLOCK3_50                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { CLOCK3_50 }                            ;
; CLOCK_50                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { CLOCK_50 }                             ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; Generated ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ECE385_sys|nios2_pll|sd1|pll7|inclk[0] ; { ECE385_sys|nios2_pll|sd1|pll7|clk[0] } ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; ECE385_sys|nios2_pll|sd1|pll7|inclk[0] ; { ECE385_sys|nios2_pll|sd1|pll7|clk[1] } ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ECE385_sys|nios2_pll|sd1|pll7|inclk[0] ; { ECE385_sys|nios2_pll|sd1|pll7|clk[2] } ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ECE385_sys|nios2_pll|sd1|pll7|inclk[0] ; { ECE385_sys|nios2_pll|sd1|pll7|clk[3] } ;
; ENET0_RX_CLK                         ; Base      ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { ENET0_RX_CLK }                         ;
; ENET0_TX_CLK                         ; Base      ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { ENET0_TX_CLK }                         ;
; ENET1_RX_CLK                         ; Base      ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { ENET1_RX_CLK }                         ;
; ENET1_TX_CLK                         ; Base      ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { ENET1_TX_CLK }                         ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 53.74 MHz  ; 53.74 MHz       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ;      ;
; 65.08 MHz  ; 65.08 MHz       ; CLOCK_50                             ;      ;
; 101.3 MHz  ; 101.3 MHz       ; altera_reserved_tck                  ;      ;
; 146.11 MHz ; 146.11 MHz      ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ;      ;
; 166.22 MHz ; 166.22 MHz      ; ENET1_RX_CLK                         ;      ;
; 172.35 MHz ; 172.35 MHz      ; ENET0_RX_CLK                         ;      ;
; 217.63 MHz ; 217.63 MHz      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -8.511 ; -111.236      ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; -6.790 ; -58.764       ;
; CLOCK_50                             ; 0.348  ; 0.000         ;
; ENET1_RX_CLK                         ; 1.145  ; 0.000         ;
; ENET0_RX_CLK                         ; 1.193  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 8.023  ; 0.000         ;
; altera_reserved_tck                  ; 45.064 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 0.277 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.387 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.402 ; 0.000         ;
; altera_reserved_tck                  ; 0.402 ; 0.000         ;
; ENET0_RX_CLK                         ; 0.403 ; 0.000         ;
; ENET1_RX_CLK                         ; 0.403 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.409 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -2.962 ; -733.461      ;
; ENET0_RX_CLK                         ; 0.435  ; 0.000         ;
; ENET1_RX_CLK                         ; 0.437  ; 0.000         ;
; CLOCK_50                             ; 13.597 ; 0.000         ;
; altera_reserved_tck                  ; 47.445 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 1.436 ; 0.000         ;
; altera_reserved_tck                  ; 1.470 ; 0.000         ;
; ENET0_RX_CLK                         ; 2.434 ; 0.000         ;
; ENET1_RX_CLK                         ; 2.454 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 5.139 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ENET1_RX_CLK                         ; 3.635  ; 0.000         ;
; ENET0_RX_CLK                         ; 3.637  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 3.694  ; 0.000         ;
; ENET0_TX_CLK                         ; 4.000  ; 0.000         ;
; ENET1_TX_CLK                         ; 4.000  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 4.700  ; 0.000         ;
; CLOCK_50                             ; 9.413  ; 0.000         ;
; CLOCK2_50                            ; 16.000 ; 0.000         ;
; CLOCK3_50                            ; 16.000 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 19.707 ; 0.000         ;
; altera_reserved_tck                  ; 49.548 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -8.511 ; RESET~_Duplicate_1                                                                                                                                     ; ENET1_RST_N                                                                                                                                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -7.463     ; 2.978      ;
; -8.504 ; RESET                                                                                                                                                  ; ENET0_RST_N                                                                                                                                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -7.436     ; 2.998      ;
; -5.304 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.284      ;
; -5.294 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.274      ;
; -5.285 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.265      ;
; -5.283 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.263      ;
; -5.276 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.256      ;
; -5.265 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.245      ;
; -5.252 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.232      ;
; -5.252 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.232      ;
; -5.245 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.225      ;
; -5.220 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.200      ;
; -1.475 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[0]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 2.112      ;
; -1.399 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[0]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.310     ; 2.037      ;
; -1.359 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.339      ;
; -1.348 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.328      ;
; -1.339 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.319      ;
; -1.337 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.317      ;
; -1.330 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.310      ;
; -1.319 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.299      ;
; -1.314 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.948      ;
; -1.307 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.287      ;
; -1.307 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.287      ;
; -1.299 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.279      ;
; -1.288 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.922      ;
; -1.275 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.255      ;
; -1.140 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.777      ;
; -1.104 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[5]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.738      ;
; -1.104 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[6]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.738      ;
; -1.104 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[3]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.738      ;
; -1.104 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[2]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.738      ;
; -1.104 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.738      ;
; -1.104 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.738      ;
; -1.104 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[4]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.314     ; 1.738      ;
; -1.081 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.718      ;
; -1.081 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.718      ;
; -1.081 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.718      ;
; -1.081 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.718      ;
; -1.081 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.718      ;
; -1.081 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.718      ;
; -1.057 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.694      ;
; -1.037 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.674      ;
; -0.997 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[6]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.312     ; 1.633      ;
; -0.997 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[5]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.312     ; 1.633      ;
; -0.997 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[3]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.312     ; 1.633      ;
; -0.997 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[2]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.312     ; 1.633      ;
; -0.997 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.312     ; 1.633      ;
; -0.997 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.312     ; 1.633      ;
; -0.997 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[4]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.312     ; 1.633      ;
; -0.971 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.608      ;
; -0.971 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.608      ;
; -0.971 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                 ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.311     ; 1.608      ;
; -0.970 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.310     ; 1.608      ;
; -0.970 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.310     ; 1.608      ;
; -0.970 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.310     ; 1.608      ;
; -0.970 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.310     ; 1.608      ;
; -0.970 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.310     ; 1.608      ;
; -0.970 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.310     ; 1.608      ;
; -0.867 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.904     ; 1.911      ;
; -0.482 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.533      ;
; -0.390 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.441      ;
; -0.390 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.441      ;
; -0.390 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.441      ;
; -0.390 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                 ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.441      ;
; 1.156  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.053     ; 6.789      ;
; 1.232  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.321      ; 7.087      ;
; 1.246  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.325      ; 7.077      ;
; 1.270  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.339      ; 7.067      ;
; 1.342  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.321      ; 6.977      ;
; 1.368  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.339      ; 6.969      ;
; 1.376  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.339      ; 6.961      ;
; 1.382  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.339      ; 6.955      ;
; 1.398  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.325      ; 6.925      ;
; 1.503  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.339      ; 6.834      ;
; 1.507  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.340      ; 6.831      ;
; 1.516  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.325      ; 6.807      ;
; 1.646  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated|ddio_outa[0]~DFFHI ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.530     ; 5.415      ;
; 1.646  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.325      ; 6.677      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.683  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.581     ; 5.734      ;
; 1.744  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.339      ; 6.593      ;
; 1.864  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.563     ; 5.571      ;
; 1.884  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.563     ; 5.551      ;
; 1.887  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.563     ; 5.548      ;
; 1.964  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated|ddio_outa[0]~DFFHI ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.119     ; 5.508      ;
; 1.965  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a1~portb_address_reg0             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.179     ; 5.894      ;
; 1.985  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.321      ; 6.334      ;
; 1.992  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a0~portb_address_reg0             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.185     ; 5.861      ;
; 1.994  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.339      ; 6.343      ;
; 2.024  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.567     ; 5.407      ;
; 2.025  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.567     ; 5.406      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                 ;
+--------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -6.790 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.545     ;
; -6.754 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.511     ;
; -6.634 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.389     ;
; -6.633 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.388     ;
; -6.619 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.374     ;
; -6.598 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.355     ;
; -6.597 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.354     ;
; -6.595 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.352     ;
; -6.583 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.340     ;
; -6.555 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.310     ;
; -6.519 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.276     ;
; -6.498 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 16.254     ;
; -6.462 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 16.220     ;
; -6.458 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.215     ;
; -6.439 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.196     ;
; -6.438 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.195     ;
; -6.438 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 16.194     ;
; -6.424 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.181     ;
; -6.421 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.176     ;
; -6.402 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 16.160     ;
; -6.374 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.129     ;
; -6.360 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.117     ;
; -6.348 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.103     ;
; -6.329 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.084     ;
; -6.314 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.069     ;
; -6.312 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.069     ;
; -6.310 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.065     ;
; -6.303 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 16.061     ;
; -6.302 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.059     ;
; -6.301 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.058     ;
; -6.295 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 16.051     ;
; -6.293 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.050     ;
; -6.287 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.044     ;
; -6.278 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.035     ;
; -6.274 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 16.031     ;
; -6.265 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.020     ;
; -6.264 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.019     ;
; -6.259 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 16.017     ;
; -6.250 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 16.005     ;
; -6.243 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 16.001     ;
; -6.223 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.980     ;
; -6.218 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.973     ;
; -6.217 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.972     ;
; -6.209 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.965     ;
; -6.203 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.958     ;
; -6.186 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.941     ;
; -6.173 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 15.931     ;
; -6.166 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 15.924     ;
; -6.153 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.910     ;
; -6.139 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.894     ;
; -6.134 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.891     ;
; -6.132 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.887     ;
; -6.129 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.885     ;
; -6.119 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.876     ;
; -6.115 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.872     ;
; -6.106 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 15.864     ;
; -6.100 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 15.858     ;
; -6.096 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.853     ;
; -6.085 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.840     ;
; -6.082 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.838     ;
; -6.069 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.825     ;
; -6.049 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.806     ;
; -6.022 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.778     ;
; -6.018 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.773     ;
; -6.016 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.773     ;
; -6.014 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 15.772     ;
; -5.997 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.754     ;
; -5.995 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.750     ;
; -5.982 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.739     ;
; -5.982 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.739     ;
; -5.979 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.734     ;
; -5.978 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.735     ;
; -5.963 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 15.721     ;
; -5.960 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.715     ;
; -5.959 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.716     ;
; -5.945 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.700     ;
; -5.941 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.696     ;
; -5.937 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.694     ;
; -5.932 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.687     ;
; -5.929 ; VGA_controller:VGA|h_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.684     ;
; -5.926 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.682     ;
; -5.913 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.668     ;
; -5.898 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.653     ;
; -5.894 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.649     ;
; -5.893 ; VGA_controller:VGA|h_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.650     ;
; -5.890 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.647     ;
; -5.879 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.635     ;
; -5.877 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.240     ; 15.635     ;
; -5.840 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.596     ;
; -5.823 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.580     ;
; -5.809 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.564     ;
; -5.800 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.557     ;
; -5.800 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.557     ;
; -5.793 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.242     ; 15.549     ;
; -5.763 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.518     ;
; -5.753 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.510     ;
; -5.734 ; VGA_controller:VGA|h_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.491     ;
; -5.716 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.471     ;
; -5.716 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.243     ; 15.471     ;
; -5.686 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.241     ; 15.443     ;
+--------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.348 ; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                                                                                     ; DRAM_CLK                                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50    ; 3.000        ; 4.158      ; 4.800      ;
; 0.757 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                         ; SRAM_ADDR[9]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.197     ; 6.946      ;
; 0.795 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]                                                        ; SRAM_ADDR[12]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.188     ; 6.917      ;
; 0.972 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]                                                        ; SRAM_ADDR[19]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.190     ; 6.738      ;
; 0.977 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]                                                        ; SRAM_ADDR[15]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.188     ; 6.735      ;
; 2.016 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[10]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.711      ;
; 2.079 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[9]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.648      ;
; 2.090 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[11]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.637      ;
; 2.301 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[1]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.426      ;
; 2.328 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[8]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.399      ;
; 2.452 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]                                                        ; SRAM_ADDR[14]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.188     ; 5.260      ;
; 2.524 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[14]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.203      ;
; 2.524 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[4]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.203      ;
; 2.541 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[0]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.186      ;
; 2.542 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[3]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.185      ;
; 2.542 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[2]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 5.185      ;
; 2.603 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                         ; SRAM_ADDR[4]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.197     ; 5.100      ;
; 2.604 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]                                                        ; SRAM_ADDR[17]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.190     ; 5.106      ;
; 2.604 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]                                                         ; SRAM_ADDR[7]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.188     ; 5.108      ;
; 2.678 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                         ; SRAM_ADDR[5]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.167     ; 5.055      ;
; 2.710 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]                                                         ; SRAM_ADDR[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.167     ; 5.023      ;
; 2.731 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]                                                        ; SRAM_ADDR[18]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.188     ; 4.981      ;
; 2.746 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                            ; SRAM_OE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 4.981      ;
; 2.767 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                         ; SRAM_ADDR[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.149     ; 4.984      ;
; 2.778 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]                                                        ; SRAM_ADDR[16]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.190     ; 4.932      ;
; 2.780 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]                                                        ; SRAM_ADDR[11]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.188     ; 4.932      ;
; 2.810 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[12]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 4.917      ;
; 2.838 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[15]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 4.889      ;
; 2.838 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[13]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 4.889      ;
; 2.848 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[6]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 4.879      ;
; 2.848 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[5]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 4.879      ;
; 2.913 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]                                                         ; SRAM_ADDR[8]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.203     ; 4.784      ;
; 2.918 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]                                                        ; SRAM_ADDR[10]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.197     ; 4.785      ;
; 2.932 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]                                                         ; SRAM_ADDR[6]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.167     ; 4.801      ;
; 2.947 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[7]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 4.780      ;
; 3.247 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_WE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.173     ; 4.480      ;
; 3.300 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]                                                        ; SRAM_ADDR[13]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.188     ; 4.412      ;
; 3.984 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]                                                         ; SRAM_ADDR[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.240     ; 3.676      ;
; 4.045 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                         ; SRAM_ADDR[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.242     ; 3.613      ;
; 4.634 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.073     ; 15.291     ;
; 4.751 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[28] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.163     ; 15.084     ;
; 4.812 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.150     ; 15.036     ;
; 4.836 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.156     ; 15.006     ;
; 4.840 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.019     ; 15.139     ;
; 4.840 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.107     ; 15.051     ;
; 4.848 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.068     ; 15.082     ;
; 4.858 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.085     ; 15.055     ;
; 4.869 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.150     ; 14.979     ;
; 4.889 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.107     ; 15.002     ;
; 4.908 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.030     ; 15.060     ;
; 4.964 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.097     ; 14.937     ;
; 4.971 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.062     ; 14.965     ;
; 5.011 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.044     ; 14.943     ;
; 5.022 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.123     ; 14.853     ;
; 5.036 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.118     ; 14.844     ;
; 5.040 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.095     ; 14.863     ;
; 5.042 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.102     ; 14.854     ;
; 5.050 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.149     ; 14.799     ;
; 5.050 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.151     ; 14.797     ;
; 5.062 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[21] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.145     ; 14.791     ;
; 5.067 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.125     ; 14.806     ;
; 5.089 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[0]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.146     ; 14.763     ;
; 5.107 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.140     ; 14.751     ;
; 5.110 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.113     ; 14.775     ;
; 5.112 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.150     ; 14.736     ;
; 5.114 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[21] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.135     ; 14.749     ;
; 5.122 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.094     ; 14.782     ;
; 5.133 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[9]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.030     ; 14.835     ;
; 5.143 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.044     ; 14.811     ;
; 5.146 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.058     ; 14.794     ;
; 5.173 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.097     ; 14.728     ;
; 5.174 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.132     ; 14.692     ;
; 5.213 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.127     ; 14.658     ;
; 5.229 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[3]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.078     ; 14.691     ;
; 5.238 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[28] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.075     ; 14.685     ;
; 5.244 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[9]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.035     ; 14.719     ;
; 5.249 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.016     ; 14.733     ;
; 5.258 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.003      ; 14.743     ;
; 5.262 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[13]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[13]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.723      ; 7.379      ;
; 5.263 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[7]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[28] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.080     ; 14.655     ;
; 5.264 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[5]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.077     ; 14.657     ;
; 5.270 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[6]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.101     ; 14.627     ;
; 5.271 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[3]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.136     ; 14.591     ;
; 5.273 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.020     ; 14.705     ;
; 5.280 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.104     ; 14.614     ;
; 5.287 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.146     ; 14.565     ;
; 5.289 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[2]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.135     ; 14.574     ;
; 5.294 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[9]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.072     ; 14.632     ;
; 5.295 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[16] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.131     ; 14.572     ;
; 5.298 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.062     ; 14.638     ;
; 5.304 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[0]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.068     ; 14.626     ;
; 5.313 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.132     ; 14.553     ;
; 5.344 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.003      ; 14.657     ;
; 5.352 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[7]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.024     ; 14.622     ;
; 5.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[8]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.123     ; 14.522     ;
; 5.358 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[8]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.095     ; 14.545     ;
; 5.364 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.132     ; 14.502     ;
; 5.381 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[7]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.067     ; 14.550     ;
; 5.392 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.095     ; 14.511     ;
; 5.399 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.085     ; 14.514     ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; 1.145 ; ENET1_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.955      ; 2.808      ;
; 1.195 ; ENET1_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.974      ; 2.777      ;
; 1.198 ; ENET1_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.974      ; 2.774      ;
; 1.229 ; ENET1_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.959      ; 2.728      ;
; 1.268 ; ENET1_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.970      ; 2.700      ;
; 1.984 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.935      ;
; 2.053 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.866      ;
; 2.089 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 5.829      ;
; 2.103 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.816      ;
; 2.106 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.813      ;
; 2.134 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.785      ;
; 2.135 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.791      ;
; 2.172 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.747      ;
; 2.175 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 5.743      ;
; 2.175 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.744      ;
; 2.198 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.721      ;
; 2.208 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 5.710      ;
; 2.211 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 5.707      ;
; 2.222 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.704      ;
; 2.253 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.666      ;
; 2.254 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.672      ;
; 2.256 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.663      ;
; 2.257 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.662      ;
; 2.257 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.669      ;
; 2.294 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 5.624      ;
; 2.297 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 5.621      ;
; 2.317 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.602      ;
; 2.320 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.599      ;
; 2.341 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.585      ;
; 2.344 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.582      ;
; 2.358 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.561      ;
; 2.376 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.543      ;
; 2.379 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.540      ;
; 2.423 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.503      ;
; 2.469 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.457      ;
; 2.481 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.438      ;
; 2.483 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.436      ;
; 2.542 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.384      ;
; 2.545 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.381      ;
; 2.557 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.369      ;
; 2.562 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.365      ;
; 2.588 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.338      ;
; 2.591 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.335      ;
; 2.625 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.301      ;
; 2.676 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.250      ;
; 2.679 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.247      ;
; 2.681 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.246      ;
; 2.684 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.243      ;
; 2.691 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.073     ; 5.234      ;
; 2.744 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.182      ;
; 2.747 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.179      ;
; 2.791 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.135      ;
; 2.810 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.073     ; 5.115      ;
; 2.813 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.073     ; 5.112      ;
; 2.906 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.099     ; 4.993      ;
; 2.910 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.016      ;
; 2.913 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.013      ;
; 2.915 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.099     ; 4.984      ;
; 2.926 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 4.992      ;
; 3.037 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 4.882      ;
; 3.043 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.165     ; 0.790      ;
; 3.045 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.163     ; 0.790      ;
; 3.045 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.164     ; 0.789      ;
; 3.045 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.164     ; 0.789      ;
; 3.046 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.163     ; 0.789      ;
; 3.049 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 4.869      ;
; 3.051 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 4.867      ;
; 3.066 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.098     ; 4.834      ;
; 3.117 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.098     ; 4.783      ;
; 3.136 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 4.792      ;
; 3.156 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 4.763      ;
; 3.159 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 4.760      ;
; 3.245 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.681      ;
; 3.246 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 4.672      ;
; 3.253 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.099     ; 4.646      ;
; 3.255 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.099     ; 4.644      ;
; 3.255 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 4.673      ;
; 3.258 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 4.670      ;
; 3.262 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.098     ; 4.638      ;
; 3.292 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.099     ; 4.607      ;
; 3.329 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.098     ; 4.571      ;
; 3.345 ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET1_RX_CLK ; 8.000        ; 2.170      ; 6.733      ;
; 3.364 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.562      ;
; 3.367 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.559      ;
; 3.369 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 4.549      ;
; 3.371 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 4.547      ;
; 3.511 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; 0.330      ; 4.817      ;
; 3.550 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.099     ; 4.349      ;
; 3.589 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.098     ; 4.311      ;
; 3.600 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.098     ; 4.300      ;
; 3.626 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 4.302      ;
; 3.638 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.099     ; 4.261      ;
; 3.639 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.098     ; 4.261      ;
; 3.659 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.098     ; 4.241      ;
; 3.667 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.259      ;
; 3.680 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.241      ;
; 3.707 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.213      ;
; 3.721 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.073     ; 4.204      ;
; 3.725 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 4.203      ;
; 3.745 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 4.183      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.193 ; ENET0_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.962      ; 2.767      ;
; 1.216 ; ENET0_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.962      ; 2.744      ;
; 1.230 ; ENET0_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.996      ; 2.764      ;
; 1.280 ; ENET0_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.996      ; 2.714      ;
; 1.291 ; ENET0_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.999      ; 2.706      ;
; 2.198 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.718      ;
; 2.198 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.718      ;
; 2.198 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.718      ;
; 2.472 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.441      ;
; 2.472 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.441      ;
; 2.472 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.441      ;
; 2.516 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.398      ;
; 2.516 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.398      ;
; 2.516 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.398      ;
; 2.561 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.362      ;
; 2.561 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.362      ;
; 2.561 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.362      ;
; 2.586 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.328      ;
; 2.586 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.328      ;
; 2.586 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.328      ;
; 2.632 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.284      ;
; 2.632 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.284      ;
; 2.632 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.284      ;
; 2.639 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.275      ;
; 2.639 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.275      ;
; 2.639 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.275      ;
; 2.662 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 5.260      ;
; 2.662 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 5.260      ;
; 2.662 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 5.260      ;
; 2.673 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.243      ;
; 2.673 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.243      ;
; 2.673 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.243      ;
; 2.685 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.230      ;
; 2.685 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.230      ;
; 2.685 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.230      ;
; 2.704 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.209      ;
; 2.704 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.209      ;
; 2.704 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.209      ;
; 2.714 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.201      ;
; 2.714 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.201      ;
; 2.714 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.201      ;
; 2.762 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.154      ;
; 2.762 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.154      ;
; 2.762 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.154      ;
; 2.808 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.107      ;
; 2.808 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.107      ;
; 2.808 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.107      ;
; 2.832 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.081      ;
; 2.832 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.081      ;
; 2.832 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.081      ;
; 2.869 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.046      ;
; 2.869 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.046      ;
; 2.869 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.046      ;
; 2.879 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.166     ; 0.953      ;
; 2.917 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.932      ;
; 2.917 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.932      ;
; 2.917 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.932      ;
; 2.981 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.934      ;
; 2.981 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.934      ;
; 2.981 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.934      ;
; 2.990 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.097     ; 4.911      ;
; 3.031 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.884      ;
; 3.031 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.884      ;
; 3.031 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.884      ;
; 3.041 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.166     ; 0.791      ;
; 3.043 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.166     ; 0.789      ;
; 3.045 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.163     ; 0.790      ;
; 3.046 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.163     ; 0.789      ;
; 3.054 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.097     ; 4.847      ;
; 3.084 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.832      ;
; 3.084 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.832      ;
; 3.084 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.832      ;
; 3.086 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.104     ; 4.808      ;
; 3.092 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.757      ;
; 3.092 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.757      ;
; 3.092 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.757      ;
; 3.092 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.104     ; 4.802      ;
; 3.107 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.742      ;
; 3.107 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.742      ;
; 3.107 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.742      ;
; 3.152 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.768      ;
; 3.152 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.768      ;
; 3.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.668      ;
; 3.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.668      ;
; 3.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.668      ;
; 3.259 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0]        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.143     ; 4.596      ;
; 3.262 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.587      ;
; 3.262 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.587      ;
; 3.262 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.587      ;
; 3.296 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.553      ;
; 3.296 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.553      ;
; 3.296 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.149     ; 4.553      ;
; 3.313 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.097     ; 4.588      ;
; 3.347 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.567      ;
; 3.347 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.567      ;
; 3.347 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.567      ;
; 3.372 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.097     ; 4.529      ;
; 3.436 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.104     ; 4.458      ;
; 3.440 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.097     ; 4.461      ;
; 3.482 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.439      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                               ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 8.023  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 8.616      ;
; 8.180  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 8.459      ;
; 8.253  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 8.386      ;
; 8.621  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 8.018      ;
; 8.692  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 7.947      ;
; 9.255  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 7.384      ;
; 9.297  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 7.342      ;
; 9.359  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 7.280      ;
; 9.556  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.309     ; 7.083      ;
; 9.686  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.899     ; 7.363      ;
; 9.742  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 6.896      ;
; 9.746  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 6.892      ;
; 9.801  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 6.837      ;
; 9.940  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.898     ; 7.110      ;
; 10.006 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_HS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.308     ; 6.634      ;
; 10.006 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_BLANK_N  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.308     ; 6.634      ;
; 10.006 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_VS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.308     ; 6.634      ;
; 10.368 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 6.270      ;
; 10.368 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 6.270      ;
; 10.369 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 6.269      ;
; 10.539 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 6.099      ;
; 10.677 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 5.961      ;
; 10.677 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.310     ; 5.961      ;
; 33.156 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.761      ;
; 33.306 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.611      ;
; 33.313 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.604      ;
; 33.320 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.597      ;
; 33.347 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.572      ;
; 33.384 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.533      ;
; 33.391 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.528      ;
; 33.399 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.518      ;
; 33.497 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.422      ;
; 33.511 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.408      ;
; 33.518 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.401      ;
; 33.520 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.398      ;
; 33.541 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.378      ;
; 33.549 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.368      ;
; 33.555 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.364      ;
; 33.556 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.361      ;
; 33.562 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.357      ;
; 33.563 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.354      ;
; 33.565 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.353      ;
; 33.575 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.344      ;
; 33.618 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.299      ;
; 33.619 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.300      ;
; 33.627 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.290      ;
; 33.630 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.287      ;
; 33.657 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.260      ;
; 33.689 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.228      ;
; 33.710 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.208      ;
; 33.759 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.159      ;
; 33.794 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.124      ;
; 33.804 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.114      ;
; 33.821 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.098      ;
; 33.823 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.096      ;
; 33.838 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.078     ; 6.082      ;
; 33.861 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.057      ;
; 33.861 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.056      ;
; 33.865 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.054      ;
; 33.867 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 6.052      ;
; 33.873 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.044      ;
; 33.875 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.042      ;
; 33.883 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.078     ; 6.037      ;
; 33.896 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.021      ;
; 33.922 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.995      ;
; 33.924 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.993      ;
; 33.928 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.989      ;
; 33.949 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.969      ;
; 33.975 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.944      ;
; 34.007 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.912      ;
; 34.008 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.909      ;
; 34.009 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.908      ;
; 34.018 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.900      ;
; 34.028 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.078     ; 5.892      ;
; 34.032 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.886      ;
; 34.033 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.885      ;
; 34.096 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.822      ;
; 34.112 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.078     ; 5.808      ;
; 34.114 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.803      ;
; 34.115 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.804      ;
; 34.159 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.760      ;
; 34.161 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.756      ;
; 34.167 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.750      ;
; 34.193 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.726      ;
; 34.200 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.719      ;
; 34.240 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.679      ;
; 34.244 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.675      ;
; 34.247 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.670      ;
; 34.252 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.665      ;
; 34.326 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.593      ;
; 34.341 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.577      ;
; 34.418 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.509     ; 5.071      ;
; 34.428 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.490      ;
; 34.447 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.078     ; 5.473      ;
; 34.472 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.509     ; 5.017      ;
; 34.514 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.078     ; 5.406      ;
; 34.528 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.390      ;
; 34.548 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.371      ;
; 34.601 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.078     ; 5.319      ;
; 34.609 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.507     ; 4.882      ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.064 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 5.052      ;
; 45.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.639      ;
; 45.658 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 4.522      ;
; 45.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.411      ;
; 46.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.919      ;
; 46.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.844      ;
; 46.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.588      ;
; 46.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 3.525      ;
; 46.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.471      ;
; 46.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.378      ;
; 46.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.180      ;
; 46.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.170      ;
; 47.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.073      ;
; 47.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.983      ;
; 47.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.000      ;
; 47.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.988      ;
; 47.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.936      ;
; 47.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.872      ;
; 47.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 2.830      ;
; 47.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.609      ;
; 47.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.552      ;
; 47.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.537      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.516      ;
; 47.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.334      ;
; 47.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.224      ;
; 47.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.240      ;
; 47.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.205      ;
; 48.649 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 1.521      ;
; 49.207 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 0.951      ;
; 94.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.820      ;
; 94.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.689      ;
; 94.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.441      ;
; 94.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.410      ;
; 94.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.406      ;
; 94.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.405      ;
; 94.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.375      ;
; 94.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.368      ;
; 94.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.362      ;
; 94.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.345      ;
; 94.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.239      ;
; 94.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.176      ;
; 94.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.175      ;
; 94.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.152      ;
; 94.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.056      ;
; 94.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.956      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[13]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.953      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.945      ;
; 94.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[14]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.940      ;
; 94.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.916      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.906      ;
; 95.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.888      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.863      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.863      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.863      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.863      ;
; 95.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.847      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.860      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[17]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.849      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[18]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.849      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[19]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.849      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[20]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.849      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[21]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.849      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[22]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.849      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[16]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.849      ;
; 95.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.812      ;
; 95.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.815      ;
; 95.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.799      ;
; 95.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.793      ;
; 95.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.778      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.743      ;
; 95.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.736      ;
; 95.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.731      ;
; 95.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.681      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[34]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.677      ;
; 95.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.670      ;
; 95.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[33]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.663      ;
; 95.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.662      ;
; 95.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[32]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.656      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.653      ;
; 95.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.630      ;
; 95.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.644      ;
; 95.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.644      ;
; 95.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.640      ;
; 95.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.640      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.606      ;
; 95.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.572      ;
; 95.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.572      ;
; 95.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.568      ;
; 95.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.561      ;
; 95.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.562      ;
; 95.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.561      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.518      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.518      ;
; 95.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.538      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.534      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.534      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.277 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 0.948      ;
; 0.330 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.005      ;
; 0.331 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                          ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 0.994      ;
; 0.333 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                          ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_address_reg0                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 0.991      ;
; 0.335 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[5]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.009      ;
; 0.336 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[4]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.011      ;
; 0.336 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[12]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.010      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                      ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.001      ;
; 0.338 ; wm8731:wm8731_inst|state.b_stop0                                                                                                                                                                                                                                                                                                                     ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.917      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[23]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.014      ;
; 0.339 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.014      ;
; 0.339 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[192]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.005      ;
; 0.339 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[69]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.013      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[75]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.015      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.006      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[23]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.006      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[15]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.000      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[67]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.013      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[204]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.027      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[79]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.008      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[24]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.015      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[7]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.021      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[201]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.018      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[198]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.017      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[250]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.017      ;
; 0.348 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[84]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.024      ;
; 0.348 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[2]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.010      ;
; 0.348 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[7]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.010      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[10]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.011      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[16]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.011      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[24]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.025      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[27]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 1.027      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[66]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.012      ;
; 0.350 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[250]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.013      ;
; 0.350 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[248]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.020      ;
; 0.351 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[3]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.014      ;
; 0.351 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[250]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.014      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[18]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.044      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_empty[0]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.021      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[4]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.015      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[89]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.014      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[77]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.024      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[205]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.017      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[10]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.042      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[193]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 1.041      ;
; 0.356 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[11]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.030      ;
; 0.356 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[251]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.019      ;
; 0.358 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[196]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.018      ;
; 0.358 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[200]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.046      ;
; 0.358 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_sop_int                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.026      ;
; 0.359 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[133]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.026      ;
; 0.359 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[74]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.023      ;
; 0.360 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[250]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.022      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                      ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.025      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.019      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[199]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.032      ;
; 0.363 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[22]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.024      ;
; 0.364 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|writedata[4]                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ECE385_usb_nios2_cpu_cpu_ociram_sp_ram_module:ECE385_usb_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.027      ;
; 0.364 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.033      ;
; 0.365 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[20]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.026      ;
; 0.366 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.023      ;
; 0.366 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.024      ;
; 0.366 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[11]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.028      ;
; 0.366 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]               ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|altsyncram_3bh1:FIFOram|ram_block1a0~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.035      ;
; 0.367 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[2]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.030      ;
; 0.368 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[255]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.031      ;
; 0.369 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[17]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.031      ;
; 0.370 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[198]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.050      ;
; 0.370 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[10]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.031      ;
; 0.370 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[80]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.044      ;
; 0.371 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[194]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.039      ;
; 0.373 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[73]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.047      ;
; 0.373 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[15]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.035      ;
; 0.374 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[9]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.036      ;
; 0.374 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[4]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.062      ;
; 0.374 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[3]                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.031      ;
; 0.375 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[130]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.057      ;
; 0.375 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[11]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.063      ;
; 0.376 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]               ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|altsyncram_3bh1:FIFOram|ram_block1a0~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.045      ;
; 0.377 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[65]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.040      ;
; 0.377 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[249]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.040      ;
; 0.377 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                          ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.022      ;
; 0.378 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[26]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.041      ;
; 0.379 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[19]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.071      ;
; 0.379 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[21]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.055      ;
; 0.379 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[2]                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.049      ;
; 0.381 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[249]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.042      ;
; 0.381 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_status_token_fifo:the_ECE385_nios2_dma_status_token_fifo|scfifo:ECE385_nios2_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_status_token_fifo:the_ECE385_nios2_dma_status_token_fifo|scfifo:ECE385_nios2_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.038      ;
; 0.382 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[71]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.056      ;
; 0.382 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[75]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.040      ;
; 0.384 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[85]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.058      ;
; 0.385 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[9]                                                                                                                                                                                                                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.041      ;
; 0.385 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[82]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.054      ;
; 0.386 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[248]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.048      ;
; 0.388 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[250]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.050      ;
; 0.389 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[203]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.069      ;
; 0.390 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_address_reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 1.034      ;
; 0.390 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[5]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.078      ;
; 0.391 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[74]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.052      ;
; 0.391 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[13]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.053      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.387 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                   ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[1]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[2]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                   ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                               ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.402 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 1.566 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 1.833      ;
; 1.621 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 1.887      ;
; 1.648 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.082      ; 1.916      ;
; 1.649 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.082      ; 1.917      ;
; 1.675 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 1.942      ;
; 1.806 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.073      ;
; 1.839 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.106      ;
; 1.879 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.146      ;
; 1.880 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.147      ;
; 1.887 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.154      ;
; 1.891 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.157      ;
; 1.918 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.185      ;
; 1.930 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.197      ;
; 1.942 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.209      ;
; 1.946 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.213      ;
; 1.950 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.217      ;
; 1.960 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.227      ;
; 1.968 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.235      ;
; 2.006 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.272      ;
; 2.006 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.273      ;
; 2.007 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.273      ;
; 2.009 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.275      ;
; 2.017 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.284      ;
; 2.022 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.289      ;
; 2.054 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.321      ;
; 2.054 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.321      ;
; 2.069 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.336      ;
; 2.072 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.338      ;
; 2.073 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.339      ;
; 2.075 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.341      ;
; 2.079 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.346      ;
; 2.087 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.354      ;
; 2.095 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.362      ;
; 2.097 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.364      ;
; 2.113 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.380      ;
; 2.121 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.388      ;
; 2.146 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.413      ;
; 2.164 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.430      ;
; 2.165 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.431      ;
; 2.167 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.433      ;
; 2.196 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.463      ;
; 2.205 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.331     ; 2.060      ;
; 2.206 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.331     ; 2.061      ;
; 2.208 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.331     ; 2.063      ;
; 2.224 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.491      ;
; 2.250 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.517      ;
; 2.250 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.517      ;
; 2.264 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.530      ;
; 2.264 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.530      ;
; 2.267 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.533      ;
; 2.275 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.542      ;
; 2.342 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.609      ;
; 2.360 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.627      ;
; 2.361 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.508      ; 3.055      ;
; 2.363 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.508      ; 3.057      ;
; 2.366 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.633      ;
; 2.382 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.649      ;
; 2.393 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.659      ;
; 2.394 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.660      ;
; 2.394 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.660      ;
; 2.394 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.660      ;
; 2.396 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.662      ;
; 2.397 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.663      ;
; 2.407 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.329     ; 2.264      ;
; 2.433 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.329     ; 2.290      ;
; 2.460 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.726      ;
; 2.461 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.727      ;
; 2.469 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.735      ;
; 2.470 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.736      ;
; 2.472 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.738      ;
; 2.481 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.508      ; 3.175      ;
; 2.484 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.082      ; 2.752      ;
; 2.526 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.792      ;
; 2.527 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.793      ;
; 2.542 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.807      ;
; 2.553 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.820      ;
; 2.558 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.098      ; 2.842      ;
; 2.564 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.330     ; 2.420      ;
; 2.590 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.856      ;
; 2.596 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.330     ; 2.452      ;
; 2.607 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.082      ; 2.875      ;
; 2.608 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.873      ;
; 2.611 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.508      ; 3.305      ;
; 2.613 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.879      ;
; 2.614 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.880      ;
; 2.634 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.900      ;
; 2.635 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.902      ;
; 2.644 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.910      ;
; 2.644 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.910      ;
; 2.647 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.913      ;
; 2.659 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.331     ; 2.514      ;
; 2.660 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.331     ; 2.515      ;
; 2.689 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.955      ;
; 2.696 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.508      ; 3.390      ;
; 2.700 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.965      ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.413 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.696      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.689      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.443 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.451 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.459 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                      ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.724      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.727      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.732      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.733      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.734      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.822      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.823      ;
; 0.557 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.822      ;
; 0.557 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.822      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.832      ;
; 0.575 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|DRsize.000                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.840      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.577 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.579 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.844      ;
; 0.582 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.865      ;
; 0.587 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.852      ;
; 0.591 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.857      ;
; 0.591 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.857      ;
; 0.592 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|DRsize.010                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[15]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.859      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.858      ;
; 0.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.862      ;
; 0.598 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.865      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.877      ;
; 0.613 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.880      ;
; 0.613 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.879      ;
; 0.614 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.881      ;
; 0.615 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.882      ;
; 0.615 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.882      ;
; 0.615 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.880      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.403 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.694      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.695      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.697      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.698      ;
; 0.431 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.433 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.697      ;
; 0.440 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.704      ;
; 0.557 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.821      ;
; 0.558 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.822      ;
; 0.567 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.850      ;
; 0.568 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.834      ;
; 0.569 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.835      ;
; 0.570 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.836      ;
; 0.570 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.836      ;
; 0.571 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.837      ;
; 0.575 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.466      ; 1.263      ;
; 0.580 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.862      ;
; 0.583 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.849      ;
; 0.583 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.850      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.866      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.868      ;
; 0.586 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.868      ;
; 0.586 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.095      ; 0.867      ;
; 0.601 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.466      ; 1.289      ;
; 0.602 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.604 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.868      ;
; 0.604 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.868      ;
; 0.604 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.077      ; 0.867      ;
; 0.604 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.868      ;
; 0.605 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.077      ; 0.868      ;
; 0.605 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.610 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.874      ;
; 0.614 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.466      ; 1.302      ;
; 0.615 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.475      ; 1.312      ;
; 0.616 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.473      ; 1.311      ;
; 0.619 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.475      ; 1.316      ;
; 0.622 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.887      ;
; 0.626 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.891      ;
; 0.630 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.895      ;
; 0.631 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.473      ; 1.326      ;
; 0.640 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.097      ; 0.923      ;
; 0.641 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.473      ; 1.336      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.403 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.697      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.095      ; 0.695      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.095      ; 0.695      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.097      ; 0.698      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.699      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.097      ; 0.698      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.095      ; 0.697      ;
; 0.428 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.694      ;
; 0.430 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.697      ;
; 0.439 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.703      ;
; 0.554 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.821      ;
; 0.569 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.833      ;
; 0.571 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.835      ;
; 0.574 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.838      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.868      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.868      ;
; 0.584 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.848      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.095      ; 0.866      ;
; 0.585 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.849      ;
; 0.586 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.095      ; 0.867      ;
; 0.586 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.850      ;
; 0.587 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.097      ; 0.870      ;
; 0.602 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.605 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.605 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.077      ; 0.868      ;
; 0.609 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.874      ;
; 0.611 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.875      ;
; 0.616 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.062      ; 0.864      ;
; 0.631 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.895      ;
; 0.636 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.920      ;
; 0.637 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.921      ;
; 0.640 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.924      ;
; 0.642 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.926      ;
; 0.643 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.098      ; 0.927      ;
; 0.670 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.062      ; 0.919      ;
; 0.677 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.942      ;
; 0.678 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.943      ;
; 0.679 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.944      ;
; 0.680 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.945      ;
; 0.690 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.954      ;
; 0.698 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.962      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.409 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.589 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.854      ;
; 0.683 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.948      ;
; 0.714 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.979      ;
; 1.002 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.273      ;
; 1.071 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.327      ;
; 1.077 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.333      ;
; 1.078 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.334      ;
; 1.145 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.403      ;
; 1.146 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.404      ;
; 1.167 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.423      ;
; 1.167 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[9]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.464      ; 1.817      ;
; 1.169 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.425      ;
; 1.175 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.433      ;
; 1.192 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.448      ;
; 1.197 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 1.453      ;
; 1.385 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.620      ;
; 1.390 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.625      ;
; 1.401 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.642      ;
; 1.457 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.674      ;
; 1.510 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.745      ;
; 1.934 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.175      ;
; 2.346 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.122      ; 2.654      ;
; 3.116 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 3.445      ;
; 3.371 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.711     ; 0.946      ;
; 3.372 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.711     ; 0.947      ;
; 3.408 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[1]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.696      ;
; 3.408 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[0]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.696      ;
; 3.408 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[3]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.696      ;
; 3.408 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[2]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.696      ;
; 3.408 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[8]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.696      ;
; 3.408 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[7]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.696      ;
; 3.408 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[10]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.696      ;
; 3.408 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[11]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.696      ;
; 3.457 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[15]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.700     ; 1.043      ;
; 3.458 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[10]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.699     ; 1.045      ;
; 3.461 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 3.790      ;
; 3.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.751      ;
; 3.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.751      ;
; 3.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.751      ;
; 3.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.751      ;
; 3.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.751      ;
; 3.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.751      ;
; 3.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[10] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.751      ;
; 3.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[11] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 3.751      ;
; 3.589 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.153      ; 3.948      ;
; 3.624 ; VGA_controller:VGA|h_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 3.953      ;
; 3.641 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 3.970      ;
; 3.686 ; SRAM_DQ[9]                                                                                                                                          ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[9]  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.582      ; 2.554      ;
; 3.708 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 4.037      ;
; 3.721 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 4.050      ;
; 3.748 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 4.077      ;
; 3.749 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 4.078      ;
; 3.787 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 4.098      ;
; 3.824 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[4]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 4.117      ;
; 3.824 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[5]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 4.117      ;
; 3.824 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[12]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 4.117      ;
; 3.839 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[6]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.127      ;
; 3.839 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[9]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.127      ;
; 3.839 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[15]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.127      ;
; 3.839 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[14]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.127      ;
; 3.839 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[13]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.127      ;
; 3.858 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[20]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.709     ; 1.435      ;
; 3.862 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.153      ; 4.221      ;
; 3.878 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 4.171      ;
; 3.878 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[5]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 4.171      ;
; 3.878 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[12] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 4.171      ;
; 3.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.180      ;
; 3.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.180      ;
; 3.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.180      ;
; 3.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.102      ; 4.180      ;
; 3.902 ; VGA_controller:VGA|v_counter[9]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -0.266     ; 3.842      ;
; 3.902 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.153      ; 4.261      ;
; 3.903 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.153      ; 4.262      ;
; 3.912 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[5]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.702     ; 1.496      ;
; 3.913 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.124      ; 4.223      ;
; 3.965 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[2]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.712     ; 1.539      ;
; 4.015 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.123      ; 4.344      ;
; 4.040 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[9]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.701     ; 1.625      ;
; 4.048 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[7]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.712     ; 1.622      ;
; 4.064 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 4.375      ;
; 4.073 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[12]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.708     ; 1.651      ;
; 4.104 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 4.415      ;
; 4.132 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[16]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.706     ; 1.712      ;
; 4.169 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.153      ; 4.528      ;
; 4.193 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[18]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.704     ; 1.775      ;
; 4.220 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.145      ; 4.571      ;
; 4.254 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[8]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.706     ; 1.834      ;
; 4.257 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.144      ; 4.607      ;
; 4.314 ; VGA_controller:VGA|v_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.145      ; 4.665      ;
; 4.317 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[19]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.711     ; 1.892      ;
; 4.340 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0]                                                                                ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.730     ; 1.896      ;
; 4.357 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 4.668      ;
; 4.369 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.144      ; 4.719      ;
; 4.388 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[11]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.697     ; 1.977      ;
; 4.405 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.145      ; 4.756      ;
; 4.435 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.144      ; 4.785      ;
; 4.436 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.145      ; 4.787      ;
; 4.444 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.147      ; 4.797      ;
; 4.445 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem_used[1]                  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.711     ; 2.020      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                              ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[14]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[18]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[22]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[26]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.962 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[30]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.082     ; 3.752      ;
; -2.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.075     ; 3.758      ;
; -2.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.075     ; 3.758      ;
; -2.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[11]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.075     ; 3.758      ;
; -2.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[15]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.075     ; 3.758      ;
; -2.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[19]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.075     ; 3.758      ;
; -2.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[23]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.075     ; 3.758      ;
; -2.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[27]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.075     ; 3.758      ;
; -2.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[31]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.075     ; 3.758      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[13]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[21]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[25]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[28]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.958 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[29]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.088     ; 3.742      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[12]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[16]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[20]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[24]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[32]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[33]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.951 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[34]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.059     ; 3.764      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[14]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[18]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[22]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[26]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.948 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[30]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.087     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[12]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[16]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[20]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[24]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[32]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[33]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.933 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[34]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.072     ; 3.733      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[13]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[17]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[21]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[25]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[28]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[29]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.066     ; 3.738      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.080     ; 3.724      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.080     ; 3.724      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[11]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.080     ; 3.724      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[15]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.080     ; 3.724      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[19]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.080     ; 3.724      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[23]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.080     ; 3.724      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[27]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.080     ; 3.724      ;
; -2.932 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[31]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.080     ; 3.724      ;
; -2.749 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.345     ; 3.352      ;
; -2.749 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.345     ; 3.352      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.361     ; 3.335      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.361     ; 3.335      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.361     ; 3.335      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.361     ; 3.335      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.361     ; 3.335      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.363     ; 3.333      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.361     ; 3.335      ;
; -2.748 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.361     ; 3.335      ;
; -2.747 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.366     ; 3.329      ;
; -2.747 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.366     ; 3.329      ;
; -2.747 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.366     ; 3.329      ;
; -2.747 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.358     ; 3.337      ;
; -2.747 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.358     ; 3.337      ;
; -2.747 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.358     ; 3.337      ;
; -2.747 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.358     ; 3.337      ;
; -2.747 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.358     ; 3.337      ;
; -2.747 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.358     ; 3.337      ;
; -2.747 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.358     ; 3.337      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                           ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.435 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.216     ; 3.327      ;
; 0.435 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.216     ; 3.327      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.187      ; 3.345      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.187      ; 3.345      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.187      ; 3.345      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.188      ; 3.346      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.187      ; 3.345      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.187      ; 3.345      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.187      ; 3.345      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.186      ; 3.344      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.186      ; 3.344      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.186      ; 3.344      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.186      ; 3.344      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.188      ; 3.346      ;
; 0.820 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.188      ; 3.346      ;
; 0.846 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.208      ; 3.340      ;
; 0.846 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.208      ; 3.340      ;
; 0.846 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.208      ; 3.340      ;
; 0.846 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.208      ; 3.340      ;
; 0.846 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.208      ; 3.340      ;
; 0.846 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.208      ; 3.340      ;
; 0.846 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.208      ; 3.340      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.231      ; 3.360      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.231      ; 3.360      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.231      ; 3.360      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.849 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.359      ;
; 0.878 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.228      ; 3.328      ;
; 0.878 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.327      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.247      ; 3.346      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
; 0.879 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.240      ; 3.339      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                           ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.437 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.221     ; 3.320      ;
; 0.437 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.221     ; 3.320      ;
; 0.437 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.221     ; 3.320      ;
; 0.446 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.169     ; 3.363      ;
; 0.446 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.169     ; 3.363      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.202      ; 3.356      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.202      ; 3.356      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.203      ; 3.357      ;
; 0.824 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.202      ; 3.356      ;
; 0.826 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.207      ; 3.359      ;
; 0.826 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.207      ; 3.359      ;
; 0.826 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.207      ; 3.359      ;
; 0.826 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.207      ; 3.359      ;
; 0.850 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 3.320      ;
; 0.856 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.233      ; 3.355      ;
; 0.856 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.233      ; 3.355      ;
; 0.856 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.233      ; 3.355      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.244      ; 3.363      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.243      ; 3.362      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.242      ; 3.361      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
; 0.859 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.241      ; 3.360      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.597 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 6.261      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_src2_use_imm                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.949      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.946      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.948      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.948      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.937      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[8]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[14]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[6]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.939      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.939      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.938      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.938      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.939      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.938      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[29]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[31]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.937      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.937      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.937      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[10]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[14]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.937      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.949      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.938      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.950      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_bstatus_reg                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.948      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.948      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_status_reg_pie                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.948      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[12]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.937      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_rot_right                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.950      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_logical                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.950      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.939      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.938      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[3]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[2]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[0]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_invert_arith_src_msb                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.949      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][115]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.939      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][115]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.938      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[15]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.944      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_alu_sub                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.949      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_compare_op[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.948      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_compare_op[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.948      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_cmp_result                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.948      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.945      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.939      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.939      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 5.938      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[2]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.937      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|packet_in_progress                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.939      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.949      ;
; 13.952 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.950      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[20]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 5.935      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[21]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.936      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.934      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.936      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 5.935      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 5.935      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[11]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.936      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.934      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.936      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[13]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.936      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[0]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 5.935      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[3]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.936      ;
; 13.953 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 5.935      ;
; 13.954 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 5.919      ;
; 13.954 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 5.909      ;
; 13.967 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.947      ;
; 13.967 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.947      ;
; 13.967 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.947      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_break                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.936      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[29]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[31]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_br                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.935      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_br_uncond                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.935      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.935      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|hbreak_pending                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.968 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.931      ;
; 13.969 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.934      ;
; 13.969 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.924      ;
; 13.969 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[7]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.924      ;
; 13.969 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.940      ;
; 13.969 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.940      ;
; 13.969 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[25]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.924      ;
; 13.969 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.924      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.699      ;
; 47.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.699      ;
; 48.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.093      ;
; 48.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.093      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.550      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.550      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.550      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.550      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.550      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.550      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.550      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.550      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.533      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.493      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.493      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.493      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.493      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.493      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.493      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.493      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.493      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.989      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.989      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.989      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.989      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.989      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.989      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.936      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.710      ;
; 97.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.703      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.663      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.663      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.637      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.637      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.637      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.637      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.637      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.649      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.649      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.649      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.649      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.649      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.649      ;
; 97.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.481      ;
; 97.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.481      ;
; 97.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.481      ;
; 97.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.481      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.396      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.146      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.146      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.146      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.146      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.093      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.093      ;
; 97.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.080      ;
; 97.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.080      ;
; 97.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.080      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.081      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.075      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.075      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.075      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.075      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.436 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 2.038      ;
; 1.448 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.031      ;
; 1.448 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.031      ;
; 1.448 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.031      ;
; 1.448 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.031      ;
; 1.448 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.031      ;
; 1.448 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.031      ;
; 1.448 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.031      ;
; 1.448 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.031      ;
; 1.486 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.053      ;
; 1.486 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.053      ;
; 1.486 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.053      ;
; 1.486 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.053      ;
; 1.486 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.053      ;
; 1.486 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.053      ;
; 1.486 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.053      ;
; 1.486 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.053      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.701 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.309      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.707 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.289      ;
; 1.709 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.250      ;
; 1.709 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.250      ;
; 1.709 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.250      ;
; 1.709 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.250      ;
; 1.709 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.250      ;
; 1.709 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.250      ;
; 1.709 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.250      ;
; 1.709 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.250      ;
; 2.002 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.593      ;
; 2.002 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.593      ;
; 2.002 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.593      ;
; 2.002 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.593      ;
; 2.002 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.593      ;
; 2.002 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.593      ;
; 2.002 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.593      ;
; 2.002 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.593      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.089 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.644      ;
; 2.631 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|i2c_counter[9]                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 3.199      ;
; 2.631 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 3.199      ;
; 2.631 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 3.199      ;
; 2.873 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.508      ;
; 2.886 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[29]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.524      ;
; 2.886 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[28]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.524      ;
; 2.886 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[25]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.524      ;
; 2.886 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[22]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.524      ;
; 2.886 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[21]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.524      ;
; 2.886 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[20]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.524      ;
; 2.886 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[18]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.524      ;
; 2.886 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[30]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.524      ;
; 2.897 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack0                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.130      ;
; 2.897 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck0                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.130      ;
; 2.897 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck1                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.130      ;
; 2.897 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack1                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.130      ;
; 2.897 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[0]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.130      ;
; 2.897 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[1]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.130      ;
; 2.897 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[2]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.130      ;
; 2.897 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[3]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.130      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.738      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.738      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.738      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.738      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.752      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.785      ;
; 1.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.950      ;
; 1.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.950      ;
; 1.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.950      ;
; 1.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.950      ;
; 1.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.950      ;
; 1.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.950      ;
; 1.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.950      ;
; 1.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.950      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.959      ;
; 1.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.958      ;
; 1.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.958      ;
; 1.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.958      ;
; 1.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.969      ;
; 1.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.969      ;
; 1.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.999      ;
; 1.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.999      ;
; 1.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.999      ;
; 1.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.999      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.274      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.331      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.331      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.331      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.331      ;
; 2.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.518      ;
; 2.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.518      ;
; 2.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.518      ;
; 2.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.518      ;
; 2.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.518      ;
; 2.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.518      ;
; 2.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.512      ;
; 2.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.512      ;
; 2.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.512      ;
; 2.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.512      ;
; 2.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.512      ;
; 2.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.533      ;
; 2.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.533      ;
; 2.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.563      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.567      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.810      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.859      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.859      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.859      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.859      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.859      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.859      ;
; 3.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.317      ;
; 3.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.317      ;
; 3.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.317      ;
; 3.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.317      ;
; 3.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.317      ;
; 3.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.317      ;
; 3.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.317      ;
; 3.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.317      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.489      ; 3.149      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.434 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.482      ; 3.142      ;
; 2.435 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.470      ; 3.131      ;
; 2.435 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.469      ; 3.130      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.473      ; 3.161      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.473      ; 3.161      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.473      ; 3.161      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.462 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.472      ; 3.160      ;
; 2.468 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 3.143      ;
; 2.468 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 3.143      ;
; 2.468 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 3.143      ;
; 2.468 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 3.143      ;
; 2.468 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 3.143      ;
; 2.468 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 3.143      ;
; 2.468 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 3.143      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 3.147      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 3.147      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 3.147      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.428      ; 3.148      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 3.147      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 3.147      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 3.147      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.428      ; 3.148      ;
; 2.494 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.428      ; 3.148      ;
; 2.495 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.426      ; 3.147      ;
; 2.495 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.426      ; 3.147      ;
; 2.495 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.426      ; 3.147      ;
; 2.495 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.426      ; 3.147      ;
; 2.896 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.008      ; 3.130      ;
; 2.896 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.008      ; 3.130      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.486      ; 3.166      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.485      ; 3.165      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.454 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.484      ; 3.164      ;
; 2.458 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.475      ; 3.159      ;
; 2.458 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.475      ; 3.159      ;
; 2.458 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.475      ; 3.159      ;
; 2.467 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.432      ; 3.125      ;
; 2.489 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.448      ; 3.163      ;
; 2.489 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.448      ; 3.163      ;
; 2.489 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.448      ; 3.163      ;
; 2.489 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.448      ; 3.163      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.491 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.443      ; 3.160      ;
; 2.884 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.056      ; 3.166      ;
; 2.884 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.056      ; 3.166      ;
; 2.897 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.002      ; 3.125      ;
; 2.897 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.002      ; 3.125      ;
; 2.897 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.002      ; 3.125      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                             ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.294     ; 3.131      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.301     ; 3.124      ;
; 5.139 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.301     ; 3.124      ;
; 5.140 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.306     ; 3.120      ;
; 5.145 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_valid                                                                                        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.288     ; 3.143      ;
; 5.156 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.309     ; 3.133      ;
; 5.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_valid                                                                                        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.309     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.317     ; 3.139      ;
; 5.170 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                            ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.318     ; 3.138      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.173 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.126      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.322     ; 3.143      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.189 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.320     ; 3.155      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.195 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.343     ; 3.138      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.151      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.151      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.333     ; 3.151      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.350     ; 3.134      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.350     ; 3.134      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.350     ; 3.134      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.350     ; 3.134      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.350     ; 3.134      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.350     ; 3.134      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.346     ; 3.138      ;
; 5.198 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.346     ; 3.138      ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 106
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.075
Worst Case Available Settling Time: 10.619 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 59.26 MHz  ; 59.26 MHz       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ;      ;
; 71.56 MHz  ; 71.56 MHz       ; CLOCK_50                             ;      ;
; 114.1 MHz  ; 114.1 MHz       ; altera_reserved_tck                  ;      ;
; 158.48 MHz ; 158.48 MHz      ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ;      ;
; 174.83 MHz ; 174.83 MHz      ; ENET1_RX_CLK                         ;      ;
; 177.75 MHz ; 177.75 MHz      ; ENET0_RX_CLK                         ;      ;
; 235.63 MHz ; 235.63 MHz      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -7.232 ; -77.016       ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; -5.180 ; -41.966       ;
; CLOCK_50                             ; 0.279  ; 0.000         ;
; ENET1_RX_CLK                         ; 1.140  ; 0.000         ;
; ENET0_RX_CLK                         ; 1.187  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 9.153  ; 0.000         ;
; altera_reserved_tck                  ; 45.618 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 0.279 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.337 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.354 ; 0.000         ;
; ENET0_RX_CLK                         ; 0.354 ; 0.000         ;
; ENET1_RX_CLK                         ; 0.354 ; 0.000         ;
; altera_reserved_tck                  ; 0.354 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.367 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -2.161 ; -514.066      ;
; ENET0_RX_CLK                         ; 0.826  ; 0.000         ;
; ENET1_RX_CLK                         ; 0.828  ; 0.000         ;
; CLOCK_50                             ; 14.258 ; 0.000         ;
; altera_reserved_tck                  ; 47.768 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 1.295 ; 0.000         ;
; altera_reserved_tck                  ; 1.343 ; 0.000         ;
; ENET0_RX_CLK                         ; 2.159 ; 0.000         ;
; ENET1_RX_CLK                         ; 2.176 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.514 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ENET0_RX_CLK                         ; 3.652  ; 0.000         ;
; ENET1_RX_CLK                         ; 3.653  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 3.686  ; 0.000         ;
; ENET0_TX_CLK                         ; 4.000  ; 0.000         ;
; ENET1_TX_CLK                         ; 4.000  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 4.690  ; 0.000         ;
; CLOCK_50                             ; 9.438  ; 0.000         ;
; CLOCK2_50                            ; 16.000 ; 0.000         ;
; CLOCK3_50                            ; 16.000 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 19.692 ; 0.000         ;
; altera_reserved_tck                  ; 49.479 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -7.232 ; RESET~_Duplicate_1                                                                                                                                     ; ENET1_RST_N                                                                                                                                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -6.549     ; 2.613      ;
; -7.227 ; RESET                                                                                                                                                  ; ENET0_RST_N                                                                                                                                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -6.524     ; 2.633      ;
; -4.438 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.418      ;
; -4.427 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.407      ;
; -4.418 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.398      ;
; -4.417 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.397      ;
; -4.410 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.390      ;
; -4.398 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.378      ;
; -4.386 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.366      ;
; -4.386 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.366      ;
; -4.379 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.359      ;
; -4.354 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.334      ;
; -0.866 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[0]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.919      ;
; -0.801 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[0]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.894     ; 1.856      ;
; -0.722 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.898     ; 1.773      ;
; -0.701 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.898     ; 1.752      ;
; -0.568 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.621      ;
; -0.535 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[5]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.587      ;
; -0.535 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[6]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.587      ;
; -0.535 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[3]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.587      ;
; -0.535 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[2]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.587      ;
; -0.535 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.587      ;
; -0.535 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.587      ;
; -0.535 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[4]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.587      ;
; -0.515 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.568      ;
; -0.515 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.568      ;
; -0.515 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.568      ;
; -0.515 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.568      ;
; -0.515 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.568      ;
; -0.515 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.568      ;
; -0.481 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.461      ;
; -0.473 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.526      ;
; -0.471 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.451      ;
; -0.470 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.523      ;
; -0.462 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.442      ;
; -0.460 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.440      ;
; -0.454 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.434      ;
; -0.442 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.422      ;
; -0.436 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[6]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.488      ;
; -0.436 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[5]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.488      ;
; -0.436 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[3]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.488      ;
; -0.436 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[2]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.488      ;
; -0.436 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.488      ;
; -0.436 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.488      ;
; -0.436 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[4]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.897     ; 1.488      ;
; -0.431 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.411      ;
; -0.431 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.411      ;
; -0.423 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.403      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.895     ; 1.467      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.895     ; 1.467      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.895     ; 1.467      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.895     ; 1.467      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.895     ; 1.467      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.895     ; 1.467      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.466      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.466      ;
; -0.413 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                 ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 1.466      ;
; -0.398 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.378      ;
; -0.339 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.521     ; 1.767      ;
; 0.043  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.514     ; 1.392      ;
; 0.117  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.514     ; 1.318      ;
; 0.117  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.514     ; 1.318      ;
; 0.117  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.514     ; 1.318      ;
; 0.117  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                 ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.514     ; 1.318      ;
; 1.739  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.044     ; 6.216      ;
; 1.812  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.293      ; 6.480      ;
; 1.828  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.297      ; 6.468      ;
; 1.840  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.314      ; 6.473      ;
; 1.931  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.293      ; 6.361      ;
; 1.956  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.310      ; 6.353      ;
; 1.983  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.313      ; 6.329      ;
; 1.987  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.313      ; 6.325      ;
; 1.999  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.297      ; 6.297      ;
; 2.030  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.315      ; 6.284      ;
; 2.059  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.313      ; 6.253      ;
; 2.123  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.297      ; 6.173      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.184  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.543     ; 5.272      ;
; 2.208  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated|ddio_outa[0]~DFFHI ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.494     ; 4.927      ;
; 2.231  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.297      ; 6.065      ;
; 2.294  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.313      ; 6.018      ;
; 2.425  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.524     ; 5.050      ;
; 2.441  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.524     ; 5.034      ;
; 2.445  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a1~portb_address_reg0             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.172     ; 5.413      ;
; 2.445  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.524     ; 5.030      ;
; 2.470  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a0~portb_address_reg0             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.179     ; 5.381      ;
; 2.505  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.293      ; 5.787      ;
; 2.509  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a3~portb_address_reg0             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.186     ; 5.335      ;
; 2.513  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.057     ; 5.429      ;
; 2.514  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.313      ; 5.798      ;
; 2.537  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated|ddio_outa[0]~DFFHI ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.113     ; 4.979      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                  ;
+--------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -5.180 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.956     ;
; -5.114 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.891     ;
; -5.058 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.834     ;
; -4.993 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.769     ;
; -4.992 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.769     ;
; -4.984 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.760     ;
; -4.977 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.754     ;
; -4.929 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.705     ;
; -4.927 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.704     ;
; -4.918 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.695     ;
; -4.909 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.686     ;
; -4.908 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.685     ;
; -4.872 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.649     ;
; -4.863 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.640     ;
; -4.855 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.632     ;
; -4.853 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.629     ;
; -4.843 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.621     ;
; -4.842 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.620     ;
; -4.814 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.590     ;
; -4.798 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.574     ;
; -4.796 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.572     ;
; -4.790 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.567     ;
; -4.781 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.558     ;
; -4.758 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.534     ;
; -4.754 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.531     ;
; -4.750 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.527     ;
; -4.748 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.525     ;
; -4.732 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.509     ;
; -4.731 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.507     ;
; -4.726 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.503     ;
; -4.709 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.485     ;
; -4.706 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.484     ;
; -4.705 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.483     ;
; -4.699 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.476     ;
; -4.692 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.469     ;
; -4.688 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.466     ;
; -4.685 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.462     ;
; -4.676 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.453     ;
; -4.674 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.450     ;
; -4.666 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.442     ;
; -4.657 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.433     ;
; -4.643 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.420     ;
; -4.633 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.411     ;
; -4.633 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.409     ;
; -4.621 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.398     ;
; -4.611 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.388     ;
; -4.609 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.385     ;
; -4.609 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.385     ;
; -4.602 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.378     ;
; -4.601 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.379     ;
; -4.600 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.376     ;
; -4.600 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.378     ;
; -4.595 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.372     ;
; -4.582 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.359     ;
; -4.581 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.358     ;
; -4.567 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.344     ;
; -4.555 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.332     ;
; -4.551 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.329     ;
; -4.545 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.321     ;
; -4.543 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.320     ;
; -4.516 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.293     ;
; -4.515 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.292     ;
; -4.506 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.283     ;
; -4.506 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.283     ;
; -4.496 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.274     ;
; -4.490 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.267     ;
; -4.487 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.263     ;
; -4.471 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.247     ;
; -4.464 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.240     ;
; -4.450 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.227     ;
; -4.446 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.222     ;
; -4.446 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.224     ;
; -4.431 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.207     ;
; -4.430 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.207     ;
; -4.427 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.204     ;
; -4.421 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.197     ;
; -4.406 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.183     ;
; -4.405 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.181     ;
; -4.401 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.178     ;
; -4.398 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.175     ;
; -4.391 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.221     ; 14.169     ;
; -4.388 ; VGA_controller:VGA|h_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.164     ;
; -4.382 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.158     ;
; -4.380 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.157     ;
; -4.374 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.150     ;
; -4.372 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.149     ;
; -4.361 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.138     ;
; -4.325 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.101     ;
; -4.325 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.102     ;
; -4.322 ; VGA_controller:VGA|h_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.099     ;
; -4.321 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.097     ;
; -4.306 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.083     ;
; -4.306 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.082     ;
; -4.301 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.078     ;
; -4.282 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.058     ;
; -4.261 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.038     ;
; -4.243 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.222     ; 14.020     ;
; -4.240 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 14.016     ;
; -4.216 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 13.992     ;
; -4.199 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.223     ; 13.975     ;
+--------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.279 ; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                                                                                     ; DRAM_CLK                                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50    ; 3.000        ; 3.568      ; 4.279      ;
; 1.358 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                         ; SRAM_ADDR[9]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.269     ; 6.273      ;
; 1.376 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]                                                        ; SRAM_ADDR[12]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.261     ; 6.263      ;
; 1.571 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]                                                        ; SRAM_ADDR[19]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.263     ; 6.066      ;
; 1.584 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]                                                        ; SRAM_ADDR[15]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.261     ; 6.055      ;
; 2.588 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[10]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 5.068      ;
; 2.629 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[9]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 5.027      ;
; 2.640 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[11]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 5.016      ;
; 2.766 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[1]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.890      ;
; 2.855 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]                                                        ; SRAM_ADDR[14]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.261     ; 4.784      ;
; 2.870 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[8]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.786      ;
; 2.973 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]                                                        ; SRAM_ADDR[17]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.263     ; 4.664      ;
; 2.984 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[14]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.672      ;
; 2.984 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[4]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.672      ;
; 2.999 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                         ; SRAM_ADDR[4]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.269     ; 4.632      ;
; 3.001 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[0]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.655      ;
; 3.003 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[3]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.653      ;
; 3.003 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[2]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.653      ;
; 3.011 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]                                                         ; SRAM_ADDR[7]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.261     ; 4.628      ;
; 3.038 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                         ; SRAM_ADDR[5]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.239     ; 4.623      ;
; 3.063 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]                                                         ; SRAM_ADDR[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.239     ; 4.598      ;
; 3.092 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]                                                        ; SRAM_ADDR[18]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.261     ; 4.547      ;
; 3.102 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                            ; SRAM_OE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.554      ;
; 3.137 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                         ; SRAM_ADDR[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.219     ; 4.544      ;
; 3.146 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]                                                        ; SRAM_ADDR[16]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.263     ; 4.491      ;
; 3.171 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]                                                        ; SRAM_ADDR[11]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.261     ; 4.468      ;
; 3.260 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]                                                         ; SRAM_ADDR[8]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.275     ; 4.365      ;
; 3.288 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[15]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.368      ;
; 3.288 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[13]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.368      ;
; 3.294 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[7]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.362      ;
; 3.296 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[6]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.360      ;
; 3.296 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[5]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.360      ;
; 3.296 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]                                                        ; SRAM_ADDR[10]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.269     ; 4.335      ;
; 3.305 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[12]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.351      ;
; 3.313 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]                                                         ; SRAM_ADDR[6]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.239     ; 4.348      ;
; 3.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_WE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.244     ; 4.094      ;
; 3.655 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]                                                        ; SRAM_ADDR[13]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.261     ; 3.984      ;
; 4.258 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]                                                         ; SRAM_ADDR[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.314     ; 3.328      ;
; 4.310 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                         ; SRAM_ADDR[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.318     ; 3.272      ;
; 5.579 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[13]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[13]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.373      ; 6.713      ;
; 5.733 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[10]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[10]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.377      ; 6.563      ;
; 5.769 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[3]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.377      ; 6.527      ;
; 5.851 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[9]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[9]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.023      ; 6.091      ;
; 5.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[6]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.377      ; 6.404      ;
; 5.998 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.377      ; 6.298      ;
; 6.016 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[15]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[15]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.379      ; 6.282      ;
; 6.026 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.058     ; 13.915     ;
; 6.043 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[11]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[11]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.374      ; 6.250      ;
; 6.064 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[5]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[5]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.370      ; 6.225      ;
; 6.066 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.001     ; 13.932     ;
; 6.075 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[12]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[12]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.369      ; 6.213      ;
; 6.080 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[2]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.377      ; 6.216      ;
; 6.099 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.136     ; 13.764     ;
; 6.112 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.377      ; 6.184      ;
; 6.112 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[7]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.377      ; 6.184      ;
; 6.117 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[14]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[14]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.373      ; 6.175      ;
; 6.130 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.016     ; 13.853     ;
; 6.130 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[4]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.374      ; 6.163      ;
; 6.145 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.098     ; 13.756     ;
; 6.146 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.091     ; 13.762     ;
; 6.152 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[28] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.150     ; 13.697     ;
; 6.188 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.140     ; 13.671     ;
; 6.190 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.144     ; 13.665     ;
; 6.194 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.072     ; 13.733     ;
; 6.208 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.087     ; 13.704     ;
; 6.209 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[8]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 2.374      ; 6.084      ;
; 6.234 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.106     ; 13.659     ;
; 6.252 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.079     ; 13.668     ;
; 6.279 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.051     ; 13.669     ;
; 6.287 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.084     ; 13.628     ;
; 6.294 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.102     ; 13.603     ;
; 6.317 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.047     ; 13.635     ;
; 6.334 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.108     ; 13.557     ;
; 6.341 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.129     ; 13.529     ;
; 6.373 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[9]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.016     ; 13.610     ;
; 6.376 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.093     ; 13.530     ;
; 6.380 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[21] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.130     ; 13.489     ;
; 6.412 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.083     ; 13.504     ;
; 6.422 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[0]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.134     ; 13.443     ;
; 6.422 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.140     ; 13.437     ;
; 6.438 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.082     ; 13.479     ;
; 6.443 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.137     ; 13.419     ;
; 6.466 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[9]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.024     ; 13.509     ;
; 6.479 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[21] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.123     ; 13.397     ;
; 6.491 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.139     ; 13.369     ;
; 6.500 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.006     ; 13.493     ;
; 6.504 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.001      ; 13.496     ;
; 6.505 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.026     ; 13.468     ;
; 6.516 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[16] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.118     ; 13.365     ;
; 6.520 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[6]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.086     ; 13.393     ;
; 6.524 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.110     ; 13.365     ;
; 6.535 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.093     ; 13.371     ;
; 6.542 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[3]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.122     ; 13.335     ;
; 6.543 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.041     ; 13.415     ;
; 6.552 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.120     ; 13.327     ;
; 6.554 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[3]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.066     ; 13.379     ;
; 6.554 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[7]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.054     ; 13.391     ;
; 6.568 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.021      ; 13.452     ;
; 6.569 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[5]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.065     ; 13.365     ;
; 6.581 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.047     ; 13.371     ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; 1.140 ; ENET1_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.667      ; 2.526      ;
; 1.186 ; ENET1_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.687      ; 2.500      ;
; 1.188 ; ENET1_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.687      ; 2.498      ;
; 1.217 ; ENET1_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.671      ; 2.453      ;
; 1.252 ; ENET1_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 2.682      ; 2.429      ;
; 2.573 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.355      ;
; 2.579 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.349      ;
; 2.613 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.314      ;
; 2.615 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.313      ;
; 2.671 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.262      ;
; 2.672 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.256      ;
; 2.674 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.254      ;
; 2.687 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.240      ;
; 2.688 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.240      ;
; 2.690 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.238      ;
; 2.711 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.217      ;
; 2.712 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.215      ;
; 2.714 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.213      ;
; 2.730 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.198      ;
; 2.732 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.196      ;
; 2.755 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.173      ;
; 2.770 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.163      ;
; 2.772 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.161      ;
; 2.781 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.147      ;
; 2.783 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.150      ;
; 2.792 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.135      ;
; 2.794 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.133      ;
; 2.810 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.118      ;
; 2.812 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.116      ;
; 2.864 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.064      ;
; 2.866 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.062      ;
; 2.888 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.045      ;
; 2.890 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.043      ;
; 2.894 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.039      ;
; 2.896 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.032      ;
; 2.898 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 5.030      ;
; 2.997 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.936      ;
; 3.009 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.924      ;
; 3.011 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.922      ;
; 3.027 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.065     ; 4.907      ;
; 3.078 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.855      ;
; 3.098 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.835      ;
; 3.102 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.831      ;
; 3.104 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.829      ;
; 3.117 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.067     ; 4.815      ;
; 3.142 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.065     ; 4.792      ;
; 3.144 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.065     ; 4.790      ;
; 3.156 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.132     ; 0.711      ;
; 3.156 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.132     ; 0.711      ;
; 3.156 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.133     ; 0.710      ;
; 3.156 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.133     ; 0.710      ;
; 3.156 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.133     ; 0.710      ;
; 3.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.750      ;
; 3.185 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.748      ;
; 3.197 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.736      ;
; 3.199 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.734      ;
; 3.221 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.712      ;
; 3.232 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.067     ; 4.700      ;
; 3.234 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.067     ; 4.698      ;
; 3.309 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.618      ;
; 3.336 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.089     ; 4.574      ;
; 3.336 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.597      ;
; 3.338 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.595      ;
; 3.346 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.089     ; 4.564      ;
; 3.424 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.503      ;
; 3.426 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.501      ;
; 3.505 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 4.423      ;
; 3.525 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.087     ; 4.387      ;
; 3.554 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.064     ; 4.381      ;
; 3.568 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.087     ; 4.344      ;
; 3.571 ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET1_RX_CLK ; 8.000        ; 1.865      ; 6.203      ;
; 3.590 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.337      ;
; 3.604 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 4.324      ;
; 3.606 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 4.322      ;
; 3.659 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.088     ; 4.252      ;
; 3.659 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.088     ; 4.252      ;
; 3.669 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.064     ; 4.266      ;
; 3.671 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.064     ; 4.264      ;
; 3.695 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.087     ; 4.217      ;
; 3.699 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.234      ;
; 3.705 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.222      ;
; 3.707 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.220      ;
; 3.716 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.089     ; 4.194      ;
; 3.755 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.087     ; 4.157      ;
; 3.798 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.135      ;
; 3.800 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 4.133      ;
; 3.894 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; 0.306      ; 4.411      ;
; 3.921 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.088     ; 3.990      ;
; 4.011 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.087     ; 3.901      ;
; 4.013 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.088     ; 3.898      ;
; 4.026 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 3.907      ;
; 4.037 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.087     ; 3.875      ;
; 4.039 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.064     ; 3.896      ;
; 4.042 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.087     ; 3.870      ;
; 4.045 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.087     ; 3.867      ;
; 4.062 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.067     ; 3.870      ;
; 4.068 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.064     ; 3.867      ;
; 4.068 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.071     ; 3.860      ;
; 4.075 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.069     ; 3.855      ;
; 4.105 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 3.817      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.187 ; ENET0_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.674      ; 2.486      ;
; 1.204 ; ENET0_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.674      ; 2.469      ;
; 1.223 ; ENET0_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.708      ; 2.484      ;
; 1.269 ; ENET0_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.708      ; 2.438      ;
; 1.276 ; ENET0_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.711      ; 2.434      ;
; 2.648 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 5.275      ;
; 2.648 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 5.275      ;
; 2.648 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 5.275      ;
; 2.977 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.079     ; 4.943      ;
; 2.977 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.079     ; 4.943      ;
; 2.977 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.079     ; 4.943      ;
; 2.979 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.942      ;
; 2.979 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.942      ;
; 2.979 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.942      ;
; 3.006 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.860      ;
; 3.040 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.881      ;
; 3.040 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.881      ;
; 3.040 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.881      ;
; 3.046 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.067     ; 4.886      ;
; 3.046 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.067     ; 4.886      ;
; 3.046 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.067     ; 4.886      ;
; 3.067 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.856      ;
; 3.067 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.856      ;
; 3.067 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.856      ;
; 3.101 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.822      ;
; 3.101 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.822      ;
; 3.101 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.822      ;
; 3.116 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.805      ;
; 3.116 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.805      ;
; 3.116 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.805      ;
; 3.121 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.068     ; 4.810      ;
; 3.121 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.068     ; 4.810      ;
; 3.121 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.068     ; 4.810      ;
; 3.143 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.778      ;
; 3.143 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.778      ;
; 3.143 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.778      ;
; 3.154 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.712      ;
; 3.155 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.711      ;
; 3.156 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.710      ;
; 3.156 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.710      ;
; 3.166 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.756      ;
; 3.166 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.756      ;
; 3.166 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.756      ;
; 3.174 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.748      ;
; 3.174 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.748      ;
; 3.174 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.748      ;
; 3.177 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.746      ;
; 3.177 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.746      ;
; 3.177 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.746      ;
; 3.259 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.663      ;
; 3.259 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.663      ;
; 3.259 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.663      ;
; 3.279 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.079     ; 4.641      ;
; 3.279 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.079     ; 4.641      ;
; 3.279 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.079     ; 4.641      ;
; 3.302 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.620      ;
; 3.302 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.620      ;
; 3.302 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.620      ;
; 3.384 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.087     ; 4.528      ;
; 3.393 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.465      ;
; 3.393 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.465      ;
; 3.393 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.465      ;
; 3.407 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.515      ;
; 3.407 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.515      ;
; 3.407 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.515      ;
; 3.432 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.094     ; 4.473      ;
; 3.435 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.488      ;
; 3.435 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.488      ;
; 3.435 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.076     ; 4.488      ;
; 3.438 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.094     ; 4.467      ;
; 3.445 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.087     ; 4.467      ;
; 3.446 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.412      ;
; 3.446 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.412      ;
; 3.446 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.412      ;
; 3.450 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.472      ;
; 3.450 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.472      ;
; 3.450 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.077     ; 4.472      ;
; 3.527 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.331      ;
; 3.527 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.331      ;
; 3.527 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.331      ;
; 3.597 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.070     ; 4.332      ;
; 3.598 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.070     ; 4.331      ;
; 3.619 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.239      ;
; 3.619 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.239      ;
; 3.619 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.239      ;
; 3.713 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.087     ; 4.199      ;
; 3.719 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.139      ;
; 3.719 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.139      ;
; 3.719 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.139      ;
; 3.742 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.094     ; 4.163      ;
; 3.747 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.111      ;
; 3.747 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.111      ;
; 3.747 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.141     ; 4.111      ;
; 3.752 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.169      ;
; 3.752 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.169      ;
; 3.752 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.078     ; 4.169      ;
; 3.752 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.087     ; 4.160      ;
; 3.762 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0]        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.130     ; 4.107      ;
; 3.816 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.094     ; 4.089      ;
; 3.824 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.087     ; 4.088      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                                ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 9.153  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 7.903      ;
; 9.329  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 7.727      ;
; 9.400  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 7.656      ;
; 9.746  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 7.310      ;
; 9.758  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 7.298      ;
; 10.291 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 6.765      ;
; 10.335 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 6.721      ;
; 10.441 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 6.615      ;
; 10.639 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 6.417      ;
; 10.757 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.516     ; 6.676      ;
; 10.788 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.894     ; 6.267      ;
; 10.791 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.894     ; 6.264      ;
; 10.890 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.894     ; 6.165      ;
; 11.007 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.515     ; 6.427      ;
; 11.086 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_HS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.892     ; 5.971      ;
; 11.086 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_BLANK_N  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.892     ; 5.971      ;
; 11.086 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_VS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.892     ; 5.971      ;
; 11.442 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 5.614      ;
; 11.442 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 5.614      ;
; 11.442 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 5.614      ;
; 11.583 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.894     ; 5.472      ;
; 11.699 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 5.357      ;
; 11.699 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.893     ; 5.357      ;
; 33.690 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 6.236      ;
; 33.812 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 6.114      ;
; 33.877 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 6.049      ;
; 33.886 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 6.040      ;
; 33.908 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 6.020      ;
; 33.912 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 6.014      ;
; 33.941 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.985      ;
; 33.948 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.980      ;
; 34.030 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.898      ;
; 34.034 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.892      ;
; 34.070 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.858      ;
; 34.083 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.845      ;
; 34.092 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.836      ;
; 34.099 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.827      ;
; 34.107 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.820      ;
; 34.108 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.818      ;
; 34.108 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.819      ;
; 34.112 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.814      ;
; 34.123 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.805      ;
; 34.132 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.796      ;
; 34.147 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.781      ;
; 34.161 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.765      ;
; 34.163 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.763      ;
; 34.187 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.741      ;
; 34.202 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.724      ;
; 34.218 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.708      ;
; 34.262 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.665      ;
; 34.317 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.610      ;
; 34.326 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.601      ;
; 34.327 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.600      ;
; 34.330 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.598      ;
; 34.334 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.592      ;
; 34.370 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.558      ;
; 34.377 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.551      ;
; 34.383 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.543      ;
; 34.383 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.543      ;
; 34.399 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.528      ;
; 34.407 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.519      ;
; 34.411 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.070     ; 5.518      ;
; 34.412 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.070     ; 5.517      ;
; 34.417 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.511      ;
; 34.421 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.505      ;
; 34.424 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.502      ;
; 34.437 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.489      ;
; 34.481 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.446      ;
; 34.482 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.444      ;
; 34.506 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.422      ;
; 34.522 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.406      ;
; 34.536 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.391      ;
; 34.552 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.374      ;
; 34.566 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.070     ; 5.363      ;
; 34.586 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.341      ;
; 34.595 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.332      ;
; 34.602 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.324      ;
; 34.621 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.070     ; 5.308      ;
; 34.626 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.300      ;
; 34.642 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.286      ;
; 34.646 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.280      ;
; 34.650 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.277      ;
; 34.682 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.246      ;
; 34.687 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.241      ;
; 34.700 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.228      ;
; 34.704 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.222      ;
; 34.711 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.217      ;
; 34.740 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.188      ;
; 34.771 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.155      ;
; 34.856 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 5.072      ;
; 34.859 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.467     ; 4.673      ;
; 34.870 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.057      ;
; 34.916 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.070     ; 5.013      ;
; 34.943 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 4.984      ;
; 34.946 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.466     ; 4.587      ;
; 34.973 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.070     ; 4.956      ;
; 35.009 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.071     ; 4.919      ;
; 35.035 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 4.892      ;
; 35.053 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.070     ; 4.876      ;
; 35.067 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 4.860      ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.618 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.583      ;
; 46.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.178      ;
; 46.084 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.178      ;
; 46.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.000      ;
; 46.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.509      ;
; 46.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.504      ;
; 46.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.270      ;
; 47.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.214      ;
; 47.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.135      ;
; 47.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 3.082      ;
; 47.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.840      ;
; 47.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.833      ;
; 47.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.779      ;
; 47.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.756      ;
; 47.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.737      ;
; 47.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.710      ;
; 47.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.677      ;
; 47.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.583      ;
; 47.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.543      ;
; 47.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.353      ;
; 47.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.339      ;
; 47.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.316      ;
; 47.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.282      ;
; 48.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.097      ;
; 48.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.062      ;
; 48.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.043      ;
; 48.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.994      ;
; 48.843 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.408      ;
; 49.380 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.862      ;
; 94.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.306      ;
; 94.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.237      ;
; 94.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.977      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.954      ;
; 94.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.952      ;
; 94.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.940      ;
; 95.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.917      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.914      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.906      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.888      ;
; 95.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.864      ;
; 95.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.743      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.738      ;
; 95.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.737      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.694      ;
; 95.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.551      ;
; 95.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.534      ;
; 95.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[13]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.532      ;
; 95.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.527      ;
; 95.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.519      ;
; 95.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[14]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.515      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.505      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.505      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.505      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.510      ;
; 95.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.501      ;
; 95.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.501      ;
; 95.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.496      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.478      ;
; 95.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.441      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.421      ;
; 95.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.418      ;
; 95.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.412      ;
; 95.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.412      ;
; 95.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[20]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.407      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[17]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.406      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[18]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.406      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[19]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.406      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[21]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.406      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[22]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.406      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[16]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.406      ;
; 95.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.375      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.381      ;
; 95.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.359      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.288      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[33]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.287      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.286      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[34]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.285      ;
; 95.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[32]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.278      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.270      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.270      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.275      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.272      ;
; 95.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.266      ;
; 95.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.266      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.266      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.266      ;
; 95.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.264      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.240      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.249      ;
; 95.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.216      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.223      ;
; 95.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.214      ;
; 95.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.209      ;
; 95.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.209      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.205      ;
; 95.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.205      ;
; 95.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.197      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.183      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.187      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.187      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.279 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.881      ;
; 0.299 ; wm8731:wm8731_inst|state.b_stop0                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 0.837      ;
; 0.329 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[5]                                                      ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.935      ;
; 0.334 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[4]                                                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.940      ;
; 0.334 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[12]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.940      ;
; 0.335 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[23]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.942      ;
; 0.336 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|writedata[4]                                                                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ECE385_usb_nios2_cpu_cpu_ociram_sp_ram_module:ECE385_usb_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.930      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                     ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.935      ;
; 0.339 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[204]                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.953      ;
; 0.340 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[69]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.946      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[8]                                                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.947      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[75]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.947      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[67]                                         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.941      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[201]                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.943      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[24]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.951      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                     ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_address_reg0                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.933      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[7]                                          ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.938      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[198]                                        ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.945      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[10]                                                                                                                                            ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.939      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0] ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.942      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[84]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.954      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[5]                                                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.953      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[7]                                                      ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.953      ;
; 0.348 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[27]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.956      ;
; 0.348 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[192]                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.944      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[66]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.942      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[89]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.941      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[250]                                        ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.949      ;
; 0.350 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[24]                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.950      ;
; 0.350 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_empty[0]                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.951      ;
; 0.351 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[248]                                        ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.951      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[11]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.958      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[77]                                         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.954      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_rd                                                         ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|m_read_read                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|m_read_read                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|sw_reset_d1                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|sw_reset_d1                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[4]                                                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.946      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[19]                                                                                                                                            ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.946      ;
; 0.353 ; wm8731:wm8731_inst|state.start                                                                                                                                                                                                                                                  ; wm8731:wm8731_inst|state.start                                                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_params_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|wait_latency_counter[1]                                                                                                                            ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|read                                                                                                                                    ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|write                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[18]                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 0.976      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[205]                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.946      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|monitor_error                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                            ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                    ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][115]                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_grabber:the_ECE385_eth0_rx_dma_command_grabber|command_fifo_rdreq_reg                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_grabber:the_ECE385_eth0_rx_dma_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                               ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_onchip_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                    ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|full_dff                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|full_dff                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|usedw_is_1_dff                                         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|usedw_is_1_dff                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|usedw_is_0_dff                                         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|usedw_is_0_dff                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|low_addressa[0]                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|low_addressa[0]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|monitor_go                                                ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[0]                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[0]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[1]                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[1]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[2]                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[2]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[7]                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[7]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|write_go_reg                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|write_go_reg                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|eop_reg                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|eop_reg                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|m_write_write                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|m_write_write                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_read:the_ECE385_eth1_tx_dma_m_read|source_stream_startofpacket                                                                                                                                            ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_read:the_ECE385_eth1_tx_dma_m_read|source_stream_startofpacket                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|eop_reg                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|eop_reg                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[7]                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[7]                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|write_go_reg                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|write_go_reg                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|m_write_write                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|m_write_write                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|low_addressa[0]                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|low_addressa[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|usedw_is_0_dff                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|usedw_is_0_dff                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|usedw_is_1_dff                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|usedw_is_1_dff                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.337 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                   ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                   ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[2]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[1]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                                ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.354 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 1.448 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 1.692      ;
; 1.488 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.731      ;
; 1.519 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 1.763      ;
; 1.519 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 1.763      ;
; 1.543 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 1.787      ;
; 1.655 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 1.899      ;
; 1.678 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 1.922      ;
; 1.711 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.954      ;
; 1.715 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 1.959      ;
; 1.733 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 1.977      ;
; 1.746 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.989      ;
; 1.746 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.989      ;
; 1.763 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.007      ;
; 1.768 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.012      ;
; 1.778 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.022      ;
; 1.780 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.024      ;
; 1.795 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.039      ;
; 1.799 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.042      ;
; 1.815 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.058      ;
; 1.821 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.065      ;
; 1.847 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.090      ;
; 1.847 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.090      ;
; 1.849 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.092      ;
; 1.856 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.099      ;
; 1.857 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.101      ;
; 1.857 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.101      ;
; 1.859 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.102      ;
; 1.874 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.118      ;
; 1.894 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.138      ;
; 1.907 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.150      ;
; 1.909 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.153      ;
; 1.909 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.152      ;
; 1.910 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.153      ;
; 1.912 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.155      ;
; 1.915 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.159      ;
; 1.930 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.174      ;
; 1.968 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.211      ;
; 1.969 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.212      ;
; 1.971 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.214      ;
; 1.971 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.214      ;
; 1.987 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.231      ;
; 1.988 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.232      ;
; 2.009 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.253      ;
; 2.022 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.266      ;
; 2.035 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.306     ; 1.900      ;
; 2.036 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.306     ; 1.901      ;
; 2.038 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.306     ; 1.903      ;
; 2.053 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.296      ;
; 2.054 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.297      ;
; 2.056 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.299      ;
; 2.057 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.301      ;
; 2.113 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.357      ;
; 2.122 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.366      ;
; 2.151 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.395      ;
; 2.168 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.466      ; 2.805      ;
; 2.168 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.304     ; 2.035      ;
; 2.170 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.466      ; 2.807      ;
; 2.173 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.417      ;
; 2.175 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.418      ;
; 2.176 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.419      ;
; 2.178 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.421      ;
; 2.186 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.429      ;
; 2.187 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.430      ;
; 2.189 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.432      ;
; 2.220 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.304     ; 2.087      ;
; 2.228 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.074      ; 2.473      ;
; 2.237 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.480      ;
; 2.238 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.481      ;
; 2.240 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.483      ;
; 2.255 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.498      ;
; 2.256 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.499      ;
; 2.275 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.088      ; 2.534      ;
; 2.285 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.466      ; 2.922      ;
; 2.290 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.534      ;
; 2.307 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.549      ;
; 2.307 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.550      ;
; 2.308 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.551      ;
; 2.320 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.305     ; 2.186      ;
; 2.329 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.074      ; 2.574      ;
; 2.345 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.588      ;
; 2.361 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.605      ;
; 2.366 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.609      ;
; 2.367 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.610      ;
; 2.371 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.614      ;
; 2.373 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.615      ;
; 2.380 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.305     ; 2.246      ;
; 2.394 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.466      ; 3.031      ;
; 2.401 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.644      ;
; 2.402 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.645      ;
; 2.404 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.647      ;
; 2.433 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.306     ; 2.298      ;
; 2.434 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.306     ; 2.299      ;
; 2.439 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.682      ;
; 2.450 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.073      ; 2.694      ;
; 2.451 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.694      ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.354 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.365 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.608      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.638      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.641      ;
; 0.383 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.086      ; 0.640      ;
; 0.399 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.639      ;
; 0.400 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.641      ;
; 0.405 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.647      ;
; 0.510 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.751      ;
; 0.511 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.752      ;
; 0.521 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.763      ;
; 0.522 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.764      ;
; 0.522 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.764      ;
; 0.523 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.765      ;
; 0.524 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.782      ;
; 0.526 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.768      ;
; 0.532 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.791      ;
; 0.534 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.086      ; 0.791      ;
; 0.534 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.088      ; 0.793      ;
; 0.535 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.777      ;
; 0.535 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.086      ; 0.792      ;
; 0.536 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.086      ; 0.793      ;
; 0.536 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.086      ; 0.793      ;
; 0.537 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.779      ;
; 0.539 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.419      ; 1.159      ;
; 0.550 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.791      ;
; 0.552 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.792      ;
; 0.552 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.793      ;
; 0.553 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.793      ;
; 0.553 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.793      ;
; 0.554 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.794      ;
; 0.557 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.419      ; 1.177      ;
; 0.558 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.798      ;
; 0.561 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.801      ;
; 0.570 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.810      ;
; 0.571 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.419      ; 1.191      ;
; 0.575 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.817      ;
; 0.575 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.815      ;
; 0.578 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.430      ; 1.209      ;
; 0.579 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.819      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.842      ;
; 0.586 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.426      ; 1.213      ;
; 0.587 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.845      ;
; 0.589 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.832      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.354 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.365 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.638      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.642      ;
; 0.387 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.630      ;
; 0.396 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.399 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.640      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.645      ;
; 0.508 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.749      ;
; 0.509 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.751      ;
; 0.523 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.764      ;
; 0.523 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.764      ;
; 0.528 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.769      ;
; 0.534 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.793      ;
; 0.534 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.791      ;
; 0.534 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.791      ;
; 0.534 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.793      ;
; 0.535 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.088      ; 0.794      ;
; 0.535 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.776      ;
; 0.536 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.777      ;
; 0.537 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.778      ;
; 0.550 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.790      ;
; 0.550 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.553 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.793      ;
; 0.553 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.793      ;
; 0.557 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.798      ;
; 0.559 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.799      ;
; 0.562 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.804      ;
; 0.574 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.052      ; 0.797      ;
; 0.583 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.087      ; 0.841      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.087      ; 0.842      ;
; 0.587 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.087      ; 0.845      ;
; 0.588 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.087      ; 0.846      ;
; 0.589 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.087      ; 0.847      ;
; 0.594 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.835      ;
; 0.613 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.854      ;
; 0.622 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.052      ; 0.845      ;
; 0.624 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.865      ;
; 0.625 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.866      ;
; 0.625 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.866      ;
; 0.627 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.868      ;
; 0.634 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.069      ; 0.874      ;
; 0.638 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.879      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.625      ;
; 0.388 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.636      ;
; 0.396 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.414 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                      ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.656      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.665      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.674      ;
; 0.506 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.752      ;
; 0.511 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.756      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.531 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|DRsize.000                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.774      ;
; 0.532 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.790      ;
; 0.542 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.784      ;
; 0.542 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.784      ;
; 0.543 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.785      ;
; 0.547 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|DRsize.010                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[15]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.792      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.789      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.554 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.559 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.803      ;
; 0.560 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.804      ;
; 0.561 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.805      ;
; 0.561 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.803      ;
; 0.561 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.803      ;
; 0.562 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.804      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.367 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.608      ;
; 0.537 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.778      ;
; 0.626 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.867      ;
; 0.653 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.894      ;
; 0.926 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 1.173      ;
; 0.992 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.225      ;
; 0.996 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.229      ;
; 0.997 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.230      ;
; 1.059 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 1.294      ;
; 1.060 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 1.295      ;
; 1.082 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 1.317      ;
; 1.082 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.315      ;
; 1.082 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[9]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.422      ; 1.675      ;
; 1.084 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.317      ;
; 1.107 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.340      ;
; 1.109 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.342      ;
; 1.280 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.491      ;
; 1.281 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.492      ;
; 1.293 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.509      ;
; 1.352 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.020      ; 1.543      ;
; 1.383 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.594      ;
; 1.806 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 2.022      ;
; 2.151 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.115      ; 2.437      ;
; 2.842 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.130      ;
; 2.958 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.364     ; 0.865      ;
; 2.963 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.364     ; 0.870      ;
; 3.041 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[15]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.352     ; 0.960      ;
; 3.043 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[10]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.352     ; 0.962      ;
; 3.088 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[1]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.352      ;
; 3.088 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[0]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.352      ;
; 3.088 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[3]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.352      ;
; 3.088 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[2]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.352      ;
; 3.088 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[8]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.352      ;
; 3.088 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[7]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.352      ;
; 3.088 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[10]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.352      ;
; 3.088 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[11]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.352      ;
; 3.134 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.422      ;
; 3.140 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.404      ;
; 3.140 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.404      ;
; 3.140 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.404      ;
; 3.140 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.404      ;
; 3.140 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.404      ;
; 3.140 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.404      ;
; 3.140 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[10] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.404      ;
; 3.140 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[11] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.404      ;
; 3.278 ; VGA_controller:VGA|h_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.566      ;
; 3.287 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.127      ; 3.605      ;
; 3.292 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.580      ;
; 3.331 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.619      ;
; 3.333 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.621      ;
; 3.370 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.658      ;
; 3.377 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[20]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.360     ; 1.288      ;
; 3.388 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.676      ;
; 3.444 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[5]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.354     ; 1.361      ;
; 3.459 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[4]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.728      ;
; 3.459 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[5]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.728      ;
; 3.459 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[12]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.728      ;
; 3.472 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[6]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.736      ;
; 3.472 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[9]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.736      ;
; 3.472 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[15]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.736      ;
; 3.472 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[14]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.736      ;
; 3.472 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[13]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.736      ;
; 3.483 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 3.751      ;
; 3.511 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.780      ;
; 3.511 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[5]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.780      ;
; 3.511 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[12] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.780      ;
; 3.512 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[2]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.364     ; 1.419      ;
; 3.514 ; SRAM_DQ[9]                                                                                                                                          ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[9]  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.621      ; 2.406      ;
; 3.522 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.127      ; 3.840      ;
; 3.523 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.787      ;
; 3.523 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.787      ;
; 3.523 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.787      ;
; 3.523 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.787      ;
; 3.526 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 3.816      ;
; 3.531 ; VGA_controller:VGA|v_counter[9]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -0.258     ; 3.464      ;
; 3.559 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.127      ; 3.877      ;
; 3.577 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.127      ; 3.895      ;
; 3.578 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[9]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.354     ; 1.495      ;
; 3.586 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[7]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.364     ; 1.493      ;
; 3.591 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[12]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.360     ; 1.502      ;
; 3.642 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 3.930      ;
; 3.675 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[16]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.358     ; 1.588      ;
; 3.683 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[18]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.356     ; 1.598      ;
; 3.688 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 3.956      ;
; 3.725 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 3.993      ;
; 3.779 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[8]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.358     ; 1.692      ;
; 3.801 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.120      ; 4.112      ;
; 3.809 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[19]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.362     ; 1.718      ;
; 3.825 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0]                                                                                ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.380     ; 1.716      ;
; 3.831 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.127      ; 4.149      ;
; 3.839 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[11]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.350     ; 1.760      ;
; 3.843 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 4.153      ;
; 3.940 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 4.250      ;
; 3.941 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem_used[1]                  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.364     ; 1.848      ;
; 3.953 ; VGA_controller:VGA|v_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 4.263      ;
; 3.961 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|byteen_reg[1]       ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.376     ; 1.856      ;
; 3.963 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 4.231      ;
; 3.995 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 4.305      ;
; 4.006 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 4.316      ;
; 4.018 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.119      ; 4.328      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[13]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[21]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[25]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[28]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[29]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.334      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.694     ; 3.348      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.694     ; 3.348      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[11]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.694     ; 3.348      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[15]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.694     ; 3.348      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[19]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.694     ; 3.348      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[23]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.694     ; 3.348      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[27]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.694     ; 3.348      ;
; -2.161 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[31]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.694     ; 3.348      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[14]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[18]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[22]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[26]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[30]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.700     ; 3.340      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[12]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[16]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[20]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[24]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[32]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[33]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.150 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[34]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.677     ; 3.354      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[14]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[18]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[22]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[26]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.149 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[30]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.708     ; 3.322      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[13]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[17]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[21]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[25]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[28]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[29]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.685     ; 3.331      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[12]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[16]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[20]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[24]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[32]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[33]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[34]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.692     ; 3.322      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.699     ; 3.315      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.699     ; 3.315      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[11]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.699     ; 3.315      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[15]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.699     ; 3.315      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[19]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.699     ; 3.315      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[23]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.699     ; 3.315      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[27]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.699     ; 3.315      ;
; -2.133 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[31]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.699     ; 3.315      ;
; -1.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.928     ; 2.982      ;
; -1.961 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.928     ; 2.982      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.945     ; 2.964      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.945     ; 2.964      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.945     ; 2.964      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.945     ; 2.964      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[7]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[7]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.945     ; 2.964      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.947     ; 2.962      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 2.966      ;
; -1.960 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.945     ; 2.964      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.826 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.196     ; 2.957      ;
; 0.826 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.196     ; 2.957      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.175      ; 2.975      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.175      ; 2.975      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.175      ; 2.975      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.176      ; 2.976      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.175      ; 2.975      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.175      ; 2.975      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.175      ; 2.975      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 2.974      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 2.974      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 2.974      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 2.974      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.176      ; 2.976      ;
; 1.179 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.176      ; 2.976      ;
; 1.203 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.194      ; 2.970      ;
; 1.203 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.194      ; 2.970      ;
; 1.203 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.194      ; 2.970      ;
; 1.203 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.194      ; 2.970      ;
; 1.203 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.194      ; 2.970      ;
; 1.203 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.194      ; 2.970      ;
; 1.203 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.194      ; 2.970      ;
; 1.210 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.989      ;
; 1.210 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.989      ;
; 1.210 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.989      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.220      ; 2.988      ;
; 1.234 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.213      ; 2.958      ;
; 1.234 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.212      ; 2.957      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.232      ; 2.976      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.226      ; 2.969      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.828 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.202     ; 2.949      ;
; 0.828 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.202     ; 2.949      ;
; 0.828 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.202     ; 2.949      ;
; 0.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.148     ; 2.993      ;
; 0.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.148     ; 2.993      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.183 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.988      ;
; 1.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.987      ;
; 1.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.987      ;
; 1.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.195      ; 2.990      ;
; 1.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.195      ; 2.990      ;
; 1.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.195      ; 2.990      ;
; 1.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.192      ; 2.987      ;
; 1.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.195      ; 2.990      ;
; 1.208 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.178      ; 2.949      ;
; 1.214 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.221      ; 2.986      ;
; 1.214 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.221      ; 2.986      ;
; 1.214 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.221      ; 2.986      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.217 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.232      ; 2.993      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.231      ; 2.992      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
; 1.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.230      ; 2.991      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.258 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.131     ; 5.610      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_src2_use_imm                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.334      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.327      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.327      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.326      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.326      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.327      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.326      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.326      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.338      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_bstatus_reg                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.336      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.336      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_status_reg_pie                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.336      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_rot_right                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.338      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_logical                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.338      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.327      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.326      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_invert_arith_src_msb                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][115]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.327      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][115]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.326      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_alu_sub                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_compare_op[1]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_compare_op[0]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_cmp_result                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.336      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.333      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.327      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.327      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.326      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|packet_in_progress                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 5.327      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.337      ;
; 14.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.338      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.325      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[8]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.307      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.323      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[14]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.324      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.322      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.325      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.324      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.325      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.325      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.323      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.323      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.324      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.322      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.325      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.325      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.324      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.324      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.332      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.323      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.325      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.324      ;
; 14.576 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.323      ;
; 14.577 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.125     ; 5.297      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.323      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.326      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.320      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_exception                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.321      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_break                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.328      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_logic                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.321      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.323      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[22]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[23]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[24]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[25]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[26]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.323      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[29]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.323      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[29]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[28]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[27]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.324      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.321      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 5.323      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.321      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[30]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
; 14.587 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_shift_rot_result[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 5.319      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.460      ;
; 47.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.460      ;
; 48.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.887      ;
; 48.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.887      ;
; 96.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.280      ;
; 96.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.280      ;
; 96.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.280      ;
; 96.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.280      ;
; 96.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.280      ;
; 96.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.280      ;
; 96.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.280      ;
; 96.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.280      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.265      ;
; 96.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.223      ;
; 96.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.223      ;
; 96.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.223      ;
; 96.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.223      ;
; 96.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.223      ;
; 96.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.223      ;
; 96.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.223      ;
; 96.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.223      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.747      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.747      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.747      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.747      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.747      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.747      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.703      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.470      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.467      ;
; 97.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.432      ;
; 97.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 2.432      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.407      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.407      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.407      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.407      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.407      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.425      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.425      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.425      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.425      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.425      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.425      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.240      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.240      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.240      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.240      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.179      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.928      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.887      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.887      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.876      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.876      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.876      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.873      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.867      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.867      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.867      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.867      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.295 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 1.839      ;
; 1.311 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.832      ;
; 1.311 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.832      ;
; 1.311 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.832      ;
; 1.311 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.832      ;
; 1.311 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.832      ;
; 1.311 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.832      ;
; 1.311 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.832      ;
; 1.311 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.832      ;
; 1.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.850      ;
; 1.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.850      ;
; 1.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.850      ;
; 1.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.850      ;
; 1.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.850      ;
; 1.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.850      ;
; 1.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.850      ;
; 1.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.850      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.539 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 2.086      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.543 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 2.063      ;
; 1.547 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.309      ; 2.024      ;
; 1.547 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.309      ; 2.024      ;
; 1.547 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.309      ; 2.024      ;
; 1.547 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.309      ; 2.024      ;
; 1.547 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.309      ; 2.024      ;
; 1.547 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.309      ; 2.024      ;
; 1.547 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.309      ; 2.024      ;
; 1.547 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.309      ; 2.024      ;
; 1.807 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.335      ;
; 1.807 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.335      ;
; 1.807 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.335      ;
; 1.807 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.335      ;
; 1.807 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.335      ;
; 1.807 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.335      ;
; 1.807 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.335      ;
; 1.807 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.335      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 1.894 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 2.386      ;
; 2.343 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|i2c_counter[9]                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.869      ;
; 2.343 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.869      ;
; 2.343 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 2.869      ;
; 2.549 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 3.121      ;
; 2.558 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[29]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.135      ;
; 2.558 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[28]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.135      ;
; 2.558 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[25]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.135      ;
; 2.558 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[22]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.135      ;
; 2.558 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[21]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.135      ;
; 2.558 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[20]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.135      ;
; 2.558 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[18]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.135      ;
; 2.558 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[30]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 3.135      ;
; 2.596 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack0                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.799      ;
; 2.596 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck0                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.799      ;
; 2.596 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck1                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.799      ;
; 2.596 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack1                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.799      ;
; 2.596 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[0]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.799      ;
; 2.596 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[1]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.799      ;
; 2.596 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[2]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.799      ;
; 2.596 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[3]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.799      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.588      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.588      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.588      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.588      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.594      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.635      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.790      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.790      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.790      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.790      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.790      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.790      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.790      ;
; 1.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.790      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.794      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.794      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.794      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.796      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.805      ;
; 1.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.805      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.840      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.840      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.840      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.840      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.069      ;
; 1.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.139      ;
; 1.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.139      ;
; 1.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.139      ;
; 1.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.139      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.280      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.280      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.280      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.280      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.280      ;
; 2.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.280      ;
; 2.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.268      ;
; 2.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.268      ;
; 2.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.268      ;
; 2.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.268      ;
; 2.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.268      ;
; 2.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.303      ;
; 2.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.303      ;
; 2.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.333      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 2.339      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.527      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.574      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.574      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.574      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.574      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.574      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.574      ;
; 2.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.983      ;
; 2.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.983      ;
; 2.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.983      ;
; 2.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.983      ;
; 2.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.983      ;
; 2.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.983      ;
; 2.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.983      ;
; 2.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.983      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                             ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.159 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 2.818      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.160 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.812      ;
; 2.162 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.428      ; 2.801      ;
; 2.162 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.427      ; 2.800      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 2.831      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 2.831      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 2.831      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.184 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.435      ; 2.830      ;
; 2.194 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.408      ; 2.813      ;
; 2.194 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.408      ; 2.813      ;
; 2.194 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.408      ; 2.813      ;
; 2.194 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.408      ; 2.813      ;
; 2.194 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.408      ; 2.813      ;
; 2.194 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.408      ; 2.813      ;
; 2.194 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.408      ; 2.813      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 2.817      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 2.817      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 2.817      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.388      ; 2.817      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.218 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.389      ; 2.818      ;
; 2.588 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.001      ; 2.800      ;
; 2.588 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.001      ; 2.800      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                             ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.447      ; 2.835      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.446      ; 2.834      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.177 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.445      ; 2.833      ;
; 2.181 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.437      ; 2.829      ;
; 2.181 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.437      ; 2.829      ;
; 2.181 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.437      ; 2.829      ;
; 2.190 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.391      ; 2.792      ;
; 2.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.410      ; 2.832      ;
; 2.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.410      ; 2.832      ;
; 2.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.410      ; 2.832      ;
; 2.211 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.410      ; 2.832      ;
; 2.212 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.829      ;
; 2.212 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.829      ;
; 2.212 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.829      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.213 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.406      ; 2.830      ;
; 2.572 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.052      ; 2.835      ;
; 2.572 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.052      ; 2.835      ;
; 2.585 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; -0.004     ; 2.792      ;
; 2.585 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; -0.004     ; 2.792      ;
; 2.585 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; -0.004     ; 2.792      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                              ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.984     ; 2.801      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.997     ; 2.788      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.991     ; 2.794      ;
; 4.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.991     ; 2.794      ;
; 4.519 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_valid                                                                                        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.979     ; 2.811      ;
; 4.529 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.999     ; 2.801      ;
; 4.536 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_valid                                                                                        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.000     ; 2.807      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.006     ; 2.809      ;
; 4.544 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                            ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.007     ; 2.808      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.549 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.024     ; 2.796      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.553 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.013     ; 2.811      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.564 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.010     ; 2.825      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.034     ; 2.807      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.040     ; 2.801      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.040     ; 2.801      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.040     ; 2.801      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.040     ; 2.801      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.040     ; 2.801      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.040     ; 2.801      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.036     ; 2.805      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.036     ; 2.805      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.036     ; 2.805      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.038     ; 2.803      ;
; 4.570 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.038     ; 2.803      ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 106
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.075
Worst Case Available Settling Time: 11.054 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -3.785 ; -28.073       ;
; CLOCK_50                             ; 0.643  ; 0.000         ;
; ENET1_RX_CLK                         ; 1.113  ; 0.000         ;
; ENET0_RX_CLK                         ; 1.156  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 1.695  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 13.411 ; 0.000         ;
; altera_reserved_tck                  ; 47.863 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 0.099 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.173 ; 0.000         ;
; ENET0_RX_CLK                         ; 0.180 ; 0.000         ;
; ENET1_RX_CLK                         ; 0.180 ; 0.000         ;
; altera_reserved_tck                  ; 0.180 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.181 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.191 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.231  ; 0.000         ;
; ENET0_RX_CLK                         ; 2.124  ; 0.000         ;
; ENET1_RX_CLK                         ; 2.135  ; 0.000         ;
; CLOCK_50                             ; 16.465 ; 0.000         ;
; altera_reserved_tck                  ; 49.027 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 0.677 ; 0.000         ;
; altera_reserved_tck                  ; 0.685 ; 0.000         ;
; ENET1_RX_CLK                         ; 1.235 ; 0.000         ;
; ENET0_RX_CLK                         ; 1.236 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 2.752 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ENET1_RX_CLK                         ; 3.379  ; 0.000         ;
; ENET0_RX_CLK                         ; 3.381  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 3.754  ; 0.000         ;
; ENET0_TX_CLK                         ; 4.000  ; 0.000         ;
; ENET1_TX_CLK                         ; 4.000  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 4.780  ; 0.000         ;
; CLOCK_50                             ; 9.198  ; 0.000         ;
; CLOCK2_50                            ; 16.000 ; 0.000         ;
; CLOCK3_50                            ; 16.000 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 19.780 ; 0.000         ;
; altera_reserved_tck                  ; 49.301 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.785 ; RESET~_Duplicate_1                                                                                                                                     ; ENET1_RST_N                                                                                                                                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -4.059     ; 1.656      ;
; -3.779 ; RESET                                                                                                                                                  ; ENET0_RST_N                                                                                                                                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -4.033     ; 1.676      ;
; -2.087 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.067      ;
; -2.077 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.057      ;
; -2.068 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.048      ;
; -2.066 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.046      ;
; -2.060 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.040      ;
; -2.048 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.028      ;
; -2.036 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.016      ;
; -2.036 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.016      ;
; -2.028 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.008      ;
; -2.003 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 3.983      ;
; 1.100  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[0]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 1.016      ;
; 1.146  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.824     ; 0.967      ;
; 1.149  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[0]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.967      ;
; 1.158  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.824     ; 0.955      ;
; 1.269  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.846      ;
; 1.272  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.843      ;
; 1.275  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.841      ;
; 1.276  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[5]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.823     ; 0.838      ;
; 1.276  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[6]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.823     ; 0.838      ;
; 1.276  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[3]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.823     ; 0.838      ;
; 1.276  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[2]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.823     ; 0.838      ;
; 1.276  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.823     ; 0.838      ;
; 1.276  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.823     ; 0.838      ;
; 1.276  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[4]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.823     ; 0.838      ;
; 1.286  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                                                                                  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.829      ;
; 1.286  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.829      ;
; 1.286  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.829      ;
; 1.286  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.829      ;
; 1.286  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.829      ;
; 1.286  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.829      ;
; 1.331  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.630     ; 0.976      ;
; 1.344  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[6]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.771      ;
; 1.344  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[5]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.771      ;
; 1.344  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[3]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.771      ;
; 1.344  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[2]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.771      ;
; 1.344  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.771      ;
; 1.344  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.771      ;
; 1.344  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[4]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.822     ; 0.771      ;
; 1.359  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.757      ;
; 1.359  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.757      ;
; 1.359  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.757      ;
; 1.359  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.757      ;
; 1.359  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.757      ;
; 1.359  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.757      ;
; 1.360  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.756      ;
; 1.360  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.756      ;
; 1.360  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                 ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.821     ; 0.756      ;
; 1.590  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.626     ; 0.721      ;
; 1.645  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.626     ; 0.666      ;
; 1.645  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.626     ; 0.666      ;
; 1.645  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.626     ; 0.666      ;
; 1.645  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                 ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.626     ; 0.666      ;
; 1.914  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.066      ;
; 1.924  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.056      ;
; 1.933  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.047      ;
; 1.935  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.045      ;
; 1.942  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.038      ;
; 1.953  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.027      ;
; 1.965  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.015      ;
; 1.965  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.015      ;
; 1.973  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.007      ;
; 1.998  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 3.982      ;
; 4.627  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.144      ; 3.504      ;
; 4.636  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated|ddio_outa[0]~DFFHI ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.260     ; 2.902      ;
; 4.659  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.158      ; 3.486      ;
; 4.662  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.025     ; 3.300      ;
; 4.672  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.149      ; 3.464      ;
; 4.720  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.144      ; 3.411      ;
; 4.722  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.149      ; 3.414      ;
; 4.769  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.159      ; 3.377      ;
; 4.777  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated|ddio_outa[0]~DFFHI ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.065     ; 2.956      ;
; 4.777  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.159      ; 3.369      ;
; 4.780  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.149      ; 3.356      ;
; 4.794  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.161      ; 3.354      ;
; 4.806  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                                         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated|ddio_outa[0]~DFFHI ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.065     ; 2.927      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.809  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.321     ; 2.857      ;
; 4.819  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.303     ; 2.865      ;
; 4.826  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.303     ; 2.858      ;
; 4.830  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.303     ; 2.854      ;
; 4.833  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.159      ; 3.313      ;
; 4.836  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.162      ; 3.313      ;
; 4.842  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.149      ; 3.294      ;
; 4.900  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.306     ; 2.781      ;
; 4.901  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[6]                                                        ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated|ddio_outa[3]~DFFLO ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.067     ; 2.971      ;
; 4.901  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.306     ; 2.780      ;
; 4.902  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.306     ; 2.779      ;
; 4.906  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.306     ; 2.775      ;
; 4.907  ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.306     ; 2.774      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.643  ; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                                                                                     ; DRAM_CLK                                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50    ; 3.000        ; 2.371      ; 2.718      ;
; 3.828  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                         ; SRAM_ADDR[9]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.048      ; 4.120      ;
; 3.838  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]                                                        ; SRAM_ADDR[12]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.053      ; 4.115      ;
; 3.917  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]                                                        ; SRAM_ADDR[15]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.053      ; 4.036      ;
; 3.923  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]                                                        ; SRAM_ADDR[19]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.051      ; 4.028      ;
; 4.737  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[10]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 3.231      ;
; 4.778  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[9]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 3.190      ;
; 4.786  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[11]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 3.182      ;
; 4.903  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[1]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 3.065      ;
; 4.915  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[8]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 3.053      ;
; 5.021  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[14]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.947      ;
; 5.021  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[4]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.947      ;
; 5.029  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[0]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.939      ;
; 5.029  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]                                                        ; SRAM_ADDR[14]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.053      ; 2.924      ;
; 5.032  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[3]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.936      ;
; 5.032  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[2]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.936      ;
; 5.054  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]                                                        ; SRAM_ADDR[17]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.051      ; 2.897      ;
; 5.105  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                         ; SRAM_ADDR[4]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.048      ; 2.843      ;
; 5.111  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]                                                         ; SRAM_ADDR[7]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.053      ; 2.842      ;
; 5.125  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                         ; SRAM_ADDR[5]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.070      ; 2.845      ;
; 5.129  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]                                                        ; SRAM_ADDR[16]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.051      ; 2.822      ;
; 5.146  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]                                                         ; SRAM_ADDR[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.070      ; 2.824      ;
; 5.171  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]                                                        ; SRAM_ADDR[18]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.053      ; 2.782      ;
; 5.174  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                            ; SRAM_OE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.794      ;
; 5.187  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[12]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.781      ;
; 5.188  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]                                                        ; SRAM_ADDR[11]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.053      ; 2.765      ;
; 5.213  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[15]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.755      ;
; 5.213  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[13]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.755      ;
; 5.213  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                         ; SRAM_ADDR[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.091      ; 2.778      ;
; 5.222  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[6]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.746      ;
; 5.222  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[5]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.746      ;
; 5.229  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]                                                         ; SRAM_ADDR[8]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.041      ; 2.712      ;
; 5.258  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]                                                        ; SRAM_ADDR[10]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.048      ; 2.690      ;
; 5.285  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[7]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.683      ;
; 5.298  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]                                                         ; SRAM_ADDR[6]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.070      ; 2.672      ;
; 5.495  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_WE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.068      ; 2.473      ;
; 5.502  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]                                                        ; SRAM_ADDR[13]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.053      ; 2.451      ;
; 5.846  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]                                                         ; SRAM_ADDR[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.000      ; 2.054      ;
; 5.892  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                         ; SRAM_ADDR[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.005     ; 2.003      ;
; 7.206  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[13]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[13]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.506      ; 4.207      ;
; 7.341  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[3]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.508      ; 4.074      ;
; 7.369  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[10]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[10]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.508      ; 4.046      ;
; 7.528  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.508      ; 3.887      ;
; 7.528  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.508      ; 3.887      ;
; 7.549  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[2]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.508      ; 3.866      ;
; 7.557  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[11]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[11]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.506      ; 3.856      ;
; 7.580  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[6]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.509      ; 3.836      ;
; 7.604  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[7]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.508      ; 3.811      ;
; 7.632  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[8]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.506      ; 3.781      ;
; 7.649  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[12]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[12]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.502      ; 3.760      ;
; 7.669  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[5]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[5]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.504      ; 3.742      ;
; 7.729  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[9]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[9]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.337      ; 3.515      ;
; 7.741  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[14]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[14]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.506      ; 3.672      ;
; 7.744  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[15]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[15]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.511      ; 3.674      ;
; 7.797  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[4]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.506      ; 3.616      ;
; 10.696 ; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                                                                                     ; DRAM_CLK                                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50    ; 13.000       ; 2.371      ; 2.665      ;
; 11.557 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[5]                                     ; SRAM_DQ[5]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.535     ; 4.888      ;
; 11.658 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0] ; SRAM_DQ[14]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.811      ;
; 11.685 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[14]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.784      ;
; 11.697 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[9]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.772      ;
; 11.726 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.017     ; 8.244      ;
; 11.743 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.037     ; 8.207      ;
; 11.751 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.099     ; 8.137      ;
; 11.757 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.104     ; 8.126      ;
; 11.779 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[11]                                    ; SRAM_DQ[11]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.546     ; 4.655      ;
; 11.789 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0] ; SRAM_DQ[6]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.680      ;
; 11.798 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[15]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.671      ;
; 11.808 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[14]                                    ; SRAM_DQ[14]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.546     ; 4.626      ;
; 11.810 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.064     ; 8.113      ;
; 11.819 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[6]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.650      ;
; 11.820 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.046     ; 8.121      ;
; 11.862 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[13]                                    ; SRAM_DQ[13]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.546     ; 4.572      ;
; 11.876 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.090     ; 8.021      ;
; 11.881 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.044     ; 8.062      ;
; 11.894 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.019      ; 8.112      ;
; 11.902 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[28] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.103     ; 7.982      ;
; 11.911 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.099     ; 7.977      ;
; 11.912 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[4]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.557      ;
; 11.912 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0] ; SRAM_DQ[9]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.557      ;
; 11.919 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[12]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.550      ;
; 11.925 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.068     ; 7.994      ;
; 11.931 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.039      ; 8.095      ;
; 11.936 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.008     ; 8.043      ;
; 11.939 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.099     ; 7.949      ;
; 11.945 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0] ; SRAM_DQ[7]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.524      ;
; 11.947 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[9]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.019      ; 8.059      ;
; 11.951 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[19] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.072     ; 7.964      ;
; 11.962 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.048     ; 7.977      ;
; 11.965 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.066     ; 7.956      ;
; 11.971 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.066     ; 7.950      ;
; 11.971 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[5]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.498      ;
; 11.977 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.012     ; 7.998      ;
; 11.978 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[24] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.088     ; 7.921      ;
; 11.985 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[7]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.484      ;
; 11.993 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.042     ; 7.952      ;
; 11.995 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2] ; SRAM_DQ[13]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.474      ;
; 11.997 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[0]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.095     ; 7.895      ;
; 11.998 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[8]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.045     ; 7.944      ;
; 11.999 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0] ; SRAM_DQ[13]                                                                                                                                      ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.511     ; 4.470      ;
; 12.004 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[7]                                     ; SRAM_DQ[7]                                                                                                                                       ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -1.535     ; 4.441      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; 1.113 ; ENET1_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 1.890      ; 1.764      ;
; 1.150 ; ENET1_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 1.911      ; 1.748      ;
; 1.151 ; ENET1_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 1.911      ; 1.747      ;
; 1.173 ; ENET1_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 1.893      ; 1.707      ;
; 1.204 ; ENET1_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; 1.905      ; 1.688      ;
; 3.182 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.431     ; 0.374      ;
; 3.182 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.431     ; 0.374      ;
; 3.183 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.432     ; 0.372      ;
; 3.183 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.432     ; 0.372      ;
; 3.184 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 4.000        ; -0.431     ; 0.372      ;
; 4.721 ; ENET1_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; 1.502      ; 1.768      ;
; 4.761 ; ENET1_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; 1.523      ; 1.749      ;
; 4.761 ; ENET1_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; 1.523      ; 1.749      ;
; 4.782 ; ENET1_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; 1.506      ; 1.711      ;
; 4.815 ; ENET1_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; 1.517      ; 1.689      ;
; 5.003 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.944      ;
; 5.030 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.917      ;
; 5.044 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.903      ;
; 5.068 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.879      ;
; 5.068 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.879      ;
; 5.071 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.876      ;
; 5.095 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.852      ;
; 5.098 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.849      ;
; 5.108 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.839      ;
; 5.109 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.838      ;
; 5.112 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.835      ;
; 5.119 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.836      ;
; 5.120 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.827      ;
; 5.133 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.814      ;
; 5.136 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.811      ;
; 5.137 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.817      ;
; 5.144 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.803      ;
; 5.173 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.774      ;
; 5.176 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.771      ;
; 5.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.763      ;
; 5.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.771      ;
; 5.185 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.762      ;
; 5.187 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.768      ;
; 5.188 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.759      ;
; 5.202 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.752      ;
; 5.205 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.749      ;
; 5.209 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.738      ;
; 5.212 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.735      ;
; 5.249 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.698      ;
; 5.252 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.695      ;
; 5.262 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.692      ;
; 5.273 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.682      ;
; 5.287 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.668      ;
; 5.297 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.658      ;
; 5.327 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.627      ;
; 5.330 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.624      ;
; 5.337 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.617      ;
; 5.338 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.617      ;
; 5.341 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.614      ;
; 5.352 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.603      ;
; 5.355 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.600      ;
; 5.362 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.592      ;
; 5.362 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.593      ;
; 5.365 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.590      ;
; 5.402 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.552      ;
; 5.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.549      ;
; 5.427 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.527      ;
; 5.427 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.527      ;
; 5.430 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.524      ;
; 5.450 ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET1_RX_CLK ; 8.000        ; 1.264      ; 3.711      ;
; 5.482 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.051     ; 2.454      ;
; 5.488 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.459      ;
; 5.492 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.462      ;
; 5.495 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.051     ; 2.441      ;
; 5.495 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.459      ;
; 5.548 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.399      ;
; 5.553 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.394      ;
; 5.556 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.391      ;
; 5.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.353      ;
; 5.591 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.031     ; 2.365      ;
; 5.607 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.330      ;
; 5.613 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.334      ;
; 5.616 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.331      ;
; 5.634 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.313      ;
; 5.656 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.031     ; 2.300      ;
; 5.659 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.031     ; 2.297      ;
; 5.662 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.292      ;
; 5.665 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.272      ;
; 5.670 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.267      ;
; 5.671 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.051     ; 2.265      ;
; 5.676 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.261      ;
; 5.699 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.248      ;
; 5.702 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.245      ;
; 5.711 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.226      ;
; 5.727 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.227      ;
; 5.730 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.033     ; 2.224      ;
; 5.761 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; 0.151      ; 2.377      ;
; 5.816 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.127      ;
; 5.817 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.039     ; 2.131      ;
; 5.828 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.109      ;
; 5.847 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.032     ; 2.108      ;
; 5.852 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.031     ; 2.104      ;
; 5.858 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.079      ;
; 5.867 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.050     ; 2.070      ;
; 5.870 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK                         ; ENET1_RX_CLK ; 8.000        ; -0.031     ; 2.086      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.156 ; ENET0_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 1.893      ; 1.724      ;
; 1.162 ; ENET0_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 1.893      ; 1.718      ;
; 1.193 ; ENET0_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 1.928      ; 1.722      ;
; 1.224 ; ENET0_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 1.928      ; 1.691      ;
; 1.226 ; ENET0_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 1.929      ; 1.690      ;
; 3.106 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.433     ; 0.448      ;
; 3.180 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.433     ; 0.374      ;
; 3.181 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.433     ; 0.373      ;
; 3.183 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.431     ; 0.373      ;
; 3.184 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.431     ; 0.372      ;
; 4.767 ; ENET0_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; 1.506      ; 1.726      ;
; 4.774 ; ENET0_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; 1.506      ; 1.719      ;
; 4.802 ; ENET0_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; 1.539      ; 1.724      ;
; 4.834 ; ENET0_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; 1.539      ; 1.692      ;
; 4.836 ; ENET0_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; 1.541      ; 1.692      ;
; 5.127 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.819      ;
; 5.127 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.819      ;
; 5.127 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.819      ;
; 5.246 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.046     ; 2.695      ;
; 5.246 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.046     ; 2.695      ;
; 5.246 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.046     ; 2.695      ;
; 5.275 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.035     ; 2.677      ;
; 5.275 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.035     ; 2.677      ;
; 5.275 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.035     ; 2.677      ;
; 5.280 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.663      ;
; 5.280 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.663      ;
; 5.280 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.663      ;
; 5.337 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.036     ; 2.614      ;
; 5.337 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.036     ; 2.614      ;
; 5.337 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.036     ; 2.614      ;
; 5.343 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.603      ;
; 5.343 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.603      ;
; 5.343 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.603      ;
; 5.353 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.590      ;
; 5.353 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.590      ;
; 5.353 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.590      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.525      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.525      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.525      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.588      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.588      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.588      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.588      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.588      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.588      ;
; 5.361 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.045     ; 2.581      ;
; 5.361 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.045     ; 2.581      ;
; 5.361 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.045     ; 2.581      ;
; 5.372 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.571      ;
; 5.372 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.571      ;
; 5.372 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.571      ;
; 5.382 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.564      ;
; 5.382 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.564      ;
; 5.382 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.564      ;
; 5.384 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.563      ;
; 5.384 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.563      ;
; 5.398 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.548      ;
; 5.398 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.548      ;
; 5.398 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.548      ;
; 5.412 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.470      ;
; 5.412 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.470      ;
; 5.412 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.470      ;
; 5.441 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.441      ;
; 5.441 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.441      ;
; 5.441 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.441      ;
; 5.454 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.046     ; 2.487      ;
; 5.454 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.046     ; 2.487      ;
; 5.454 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.046     ; 2.487      ;
; 5.458 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.487      ;
; 5.458 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.487      ;
; 5.458 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.487      ;
; 5.459 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.423      ;
; 5.459 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.423      ;
; 5.459 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.423      ;
; 5.467 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0]        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.093     ; 2.427      ;
; 5.471 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.474      ;
; 5.471 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.474      ;
; 5.471 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.474      ;
; 5.516 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.429      ;
; 5.516 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.429      ;
; 5.516 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.429      ;
; 5.526 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.356      ;
; 5.526 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.356      ;
; 5.526 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.356      ;
; 5.529 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.057     ; 2.401      ;
; 5.538 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.057     ; 2.392      ;
; 5.540 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.342      ;
; 5.540 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.342      ;
; 5.540 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.342      ;
; 5.548 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.397      ;
; 5.548 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.397      ;
; 5.548 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.397      ;
; 5.556 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.390      ;
; 5.556 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.390      ;
; 5.556 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.390      ;
; 5.570 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.048     ; 2.369      ;
; 5.600 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.048     ; 2.339      ;
; 5.649 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3]        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.036     ; 2.302      ;
; 5.667 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.215      ;
; 5.667 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.105     ; 2.215      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                 ;
+-------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.695 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 8.133      ;
; 1.730 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 8.096      ;
; 1.770 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 8.058      ;
; 1.773 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 8.055      ;
; 1.784 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 8.044      ;
; 1.808 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 8.018      ;
; 1.815 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 8.013      ;
; 1.819 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 8.007      ;
; 1.826 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 8.002      ;
; 1.848 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.980      ;
; 1.850 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.976      ;
; 1.859 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.969      ;
; 1.861 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.965      ;
; 1.872 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.954      ;
; 1.890 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.938      ;
; 1.893 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.935      ;
; 1.898 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.928      ;
; 1.901 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.927      ;
; 1.922 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.906      ;
; 1.929 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.902      ;
; 1.950 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.876      ;
; 1.956 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.872      ;
; 1.957 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.869      ;
; 1.961 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.865      ;
; 1.964 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.865      ;
; 1.966 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.865      ;
; 1.971 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.857      ;
; 1.976 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.850      ;
; 1.976 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.853      ;
; 1.982 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.846      ;
; 1.987 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.839      ;
; 1.991 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.835      ;
; 1.992 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.834      ;
; 1.997 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.831      ;
; 2.001 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.828      ;
; 2.003 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.823      ;
; 2.004 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.827      ;
; 2.007 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.824      ;
; 2.011 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.816      ;
; 2.013 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.815      ;
; 2.014 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.815      ;
; 2.018 ; VGA_controller:VGA|h_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.808      ;
; 2.024 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.804      ;
; 2.029 ; VGA_controller:VGA|h_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.797      ;
; 2.031 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.797      ;
; 2.035 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.793      ;
; 2.041 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.790      ;
; 2.042 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.787      ;
; 2.049 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.778      ;
; 2.051 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.778      ;
; 2.054 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.777      ;
; 2.070 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.756      ;
; 2.082 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.749      ;
; 2.089 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.740      ;
; 2.089 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.740      ;
; 2.099 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.727      ;
; 2.106 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.723      ;
; 2.110 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.718      ;
; 2.120 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.708      ;
; 2.124 ; VGA_controller:VGA|h_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.704      ;
; 2.125 ; VGA_controller:VGA|h_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.701      ;
; 2.127 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.704      ;
; 2.129 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.702      ;
; 2.132 ; VGA_controller:VGA|v_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.697      ;
; 2.133 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.693      ;
; 2.138 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.691      ;
; 2.141 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.688      ;
; 2.143 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.686      ;
; 2.153 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.676      ;
; 2.153 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.674      ;
; 2.154 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.674      ;
; 2.159 ; VGA_controller:VGA|h_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.667      ;
; 2.159 ; VGA_controller:VGA|h_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.667      ;
; 2.164 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.667      ;
; 2.169 ; VGA_controller:VGA|v_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.660      ;
; 2.173 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.654      ;
; 2.174 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.655      ;
; 2.176 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.651      ;
; 2.177 ; VGA_controller:VGA|h_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.649      ;
; 2.179 ; VGA_controller:VGA|v_counter[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.648      ;
; 2.184 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.645      ;
; 2.188 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.639      ;
; 2.191 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.636      ;
; 2.199 ; VGA_controller:VGA|h_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.629      ;
; 2.205 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.626      ;
; 2.210 ; VGA_controller:VGA|v_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.619      ;
; 2.212 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.614      ;
; 2.212 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.617      ;
; 2.213 ; VGA_controller:VGA|v_counter[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.616      ;
; 2.216 ; VGA_controller:VGA|v_counter[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.613      ;
; 2.217 ; VGA_controller:VGA|v_counter[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.160     ; 7.610      ;
; 2.228 ; VGA_controller:VGA|v_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.601      ;
; 2.231 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.598      ;
; 2.233 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.159     ; 7.595      ;
; 2.238 ; VGA_controller:VGA|h_counter[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.588      ;
; 2.252 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.156     ; 7.579      ;
; 2.255 ; VGA_controller:VGA|h_counter[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.571      ;
; 2.257 ; VGA_controller:VGA|v_counter[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.158     ; 7.572      ;
; 2.266 ; VGA_controller:VGA|h_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.161     ; 7.560      ;
; 2.286 ; VGA_controller:VGA|h_counter[9] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.360     ; 7.341      ;
+-------+---------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                                ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 13.411 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 4.703      ;
; 13.495 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 4.619      ;
; 13.544 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 4.570      ;
; 13.742 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 4.372      ;
; 13.771 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 4.343      ;
; 14.076 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 4.038      ;
; 14.099 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 4.015      ;
; 14.154 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 3.960      ;
; 14.271 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.823     ; 3.843      ;
; 14.282 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.631     ; 4.024      ;
; 14.357 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.825     ; 3.755      ;
; 14.360 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.825     ; 3.752      ;
; 14.404 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.825     ; 3.708      ;
; 14.440 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.629     ; 3.868      ;
; 14.498 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_HS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.822     ; 3.617      ;
; 14.498 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_BLANK_N  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.822     ; 3.617      ;
; 14.498 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_VS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.822     ; 3.617      ;
; 14.658 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.824     ; 3.455      ;
; 14.659 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.824     ; 3.454      ;
; 14.659 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.824     ; 3.454      ;
; 14.754 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.825     ; 3.358      ;
; 14.814 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.824     ; 3.299      ;
; 14.814 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.824     ; 3.299      ;
; 36.606 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.337      ;
; 36.679 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.267      ;
; 36.684 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.259      ;
; 36.695 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.248      ;
; 36.697 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.249      ;
; 36.720 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.223      ;
; 36.726 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.217      ;
; 36.737 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.206      ;
; 36.757 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.189      ;
; 36.768 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.178      ;
; 36.775 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.171      ;
; 36.786 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.160      ;
; 36.798 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.145      ;
; 36.799 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.147      ;
; 36.809 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.134      ;
; 36.810 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.136      ;
; 36.817 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.129      ;
; 36.828 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.118      ;
; 36.833 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.110      ;
; 36.840 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.106      ;
; 36.840 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.103      ;
; 36.851 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.092      ;
; 36.867 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 3.076      ;
; 36.877 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.069      ;
; 36.887 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 3.057      ;
; 36.906 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.040      ;
; 36.918 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.028      ;
; 36.924 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.022      ;
; 36.925 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 3.019      ;
; 36.940 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 3.006      ;
; 36.946 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.997      ;
; 36.947 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.996      ;
; 36.950 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.996      ;
; 36.958 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.988      ;
; 36.965 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.981      ;
; 36.973 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.038     ; 2.976      ;
; 36.981 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.962      ;
; 36.987 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.959      ;
; 36.997 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.947      ;
; 37.010 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.038     ; 2.939      ;
; 37.019 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.927      ;
; 37.020 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.040     ; 2.927      ;
; 37.028 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.918      ;
; 37.035 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.908      ;
; 37.035 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.909      ;
; 37.037 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.909      ;
; 37.038 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.907      ;
; 37.049 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.895      ;
; 37.051 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.038     ; 2.898      ;
; 37.052 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.892      ;
; 37.058 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.040     ; 2.889      ;
; 37.060 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.883      ;
; 37.064 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.880      ;
; 37.075 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.871      ;
; 37.098 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.038     ; 2.851      ;
; 37.108 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.838      ;
; 37.116 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.829      ;
; 37.126 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.820      ;
; 37.127 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.818      ;
; 37.149 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.794      ;
; 37.158 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.787      ;
; 37.159 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.785      ;
; 37.162 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.782      ;
; 37.174 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.770      ;
; 37.182 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.040     ; 2.765      ;
; 37.185 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.040     ; 2.762      ;
; 37.197 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.245     ; 2.545      ;
; 37.197 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.040     ; 2.750      ;
; 37.220 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.038     ; 2.729      ;
; 37.257 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.038     ; 2.692      ;
; 37.265 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.680      ;
; 37.267 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.040     ; 2.680      ;
; 37.270 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.242     ; 2.475      ;
; 37.288 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.242     ; 2.457      ;
; 37.298 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.038     ; 2.651      ;
; 37.300 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.244     ; 2.443      ;
; 37.305 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.640      ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.863 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.415      ; 2.539      ;
; 48.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.280      ;
; 48.169 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.466      ; 2.284      ;
; 48.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.160      ;
; 48.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.914      ;
; 48.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.880      ;
; 48.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.777      ;
; 48.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.747      ;
; 48.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.672      ;
; 48.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.641      ;
; 48.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.565      ;
; 48.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.554      ;
; 48.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.528      ;
; 48.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.498      ;
; 48.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.481      ;
; 48.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.455      ;
; 49.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.427      ;
; 49.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.405      ;
; 49.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.398      ;
; 49.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.285      ;
; 49.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.252      ;
; 49.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.256      ;
; 49.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.230      ;
; 49.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.126      ;
; 49.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.139      ;
; 49.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.115      ;
; 49.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.114      ;
; 49.661 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 0.784      ;
; 49.971 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.459      ;
; 97.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.914      ;
; 97.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.862      ;
; 97.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.756      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.752      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.741      ;
; 97.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.720      ;
; 97.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.705      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.703      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.696      ;
; 97.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.688      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.656      ;
; 97.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.630      ;
; 97.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.624      ;
; 97.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.598      ;
; 97.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.598      ;
; 97.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.540      ;
; 97.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.538      ;
; 97.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.531      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.521      ;
; 97.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.522      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.490      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.516      ;
; 97.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.505      ;
; 97.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.514      ;
; 97.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.510      ;
; 97.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.514      ;
; 97.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.507      ;
; 97.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.494      ;
; 97.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[13]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.493      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.490      ;
; 97.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.488      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[14]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.486      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.475      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.475      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.473      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.473      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[17]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.438      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[18]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.438      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[19]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.438      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[20]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.438      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[21]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.438      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[22]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.438      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[16]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.438      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.424      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.424      ;
; 97.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.374      ;
; 97.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.398      ;
; 97.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.396      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.389      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.389      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.380      ;
; 97.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.374      ;
; 97.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.372      ;
; 97.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.368      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[33]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.369      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.366      ;
; 97.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.365      ;
; 97.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.335      ;
; 97.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[32]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.360      ;
; 97.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.355      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[34]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.353      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.354      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.348      ;
; 97.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.348      ;
; 97.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.348      ;
; 97.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.348      ;
; 97.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.288      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.270      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.282      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.282      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.099 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.434      ;
; 0.128 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[5]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.468      ;
; 0.130 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.469      ;
; 0.131 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[4]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.470      ;
; 0.131 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[12]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.471      ;
; 0.132 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[23]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.472      ;
; 0.132 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[69]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.472      ;
; 0.133 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[204]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.480      ;
; 0.133 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                          ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.467      ;
; 0.134 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[18]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.489      ;
; 0.135 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[193]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.485      ;
; 0.136 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.475      ;
; 0.136 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[75]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.476      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[7]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[84]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.479      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                          ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_address_reg0                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.465      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[10]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.488      ;
; 0.138 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[24]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.478      ;
; 0.138 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[192]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.139 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[198]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.484      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[27]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.482      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[7]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[201]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[200]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.491      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_empty[0]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.477      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[10]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                      ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[11]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.481      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[67]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]               ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|altsyncram_3bh1:FIFOram|ram_block1a0~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.482      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[23]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|writedata[4]                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ECE385_usb_nios2_cpu_cpu_ociram_sp_ram_module:ECE385_usb_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[250]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.474      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[66]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[203]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.488      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[80]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.483      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[79]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[2]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[4]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.494      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[11]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.494      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[198]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[24]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.476      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[16]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[89]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[250]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[130]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.490      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[77]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.479      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[248]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_sop_int                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.480      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[19]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.500      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[205]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[250]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]               ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|altsyncram_3bh1:FIFOram|ram_block1a0~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.486      ;
; 0.146 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|m_readfifo_data[4]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[15]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.466      ;
; 0.146 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[73]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.486      ;
; 0.147 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[199]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.479      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                      ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[3]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[21]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.488      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[71]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.488      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[133]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[11]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[2]                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.482      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[194]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.481      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[85]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.489      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[250]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[196]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.472      ;
; 0.150 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[74]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[17]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[10]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[255]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[251]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.480      ;
; 0.152 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[2]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[82]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.485      ;
; 0.152 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[15]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.481      ;
; 0.153 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[9]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[22]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[197]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.499      ;
; 0.154 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[206]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.489      ;
; 0.154 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[5]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.505      ;
; 0.155 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_assembler[249]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[3]                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.476      ;
; 0.156 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[26]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[200]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[65]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[4]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.492      ;
; 0.157 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_status_token_fifo:the_ECE385_nios2_dma_status_token_fifo|scfifo:ECE385_nios2_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_status_token_fifo:the_ECE385_nios2_dma_status_token_fifo|scfifo:ECE385_nios2_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.508      ;
; 0.158 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_usb_keycode:usb_keycode|altsyncram:the_altsyncram|altsyncram_qd22:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.507      ;
; 0.158 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[20]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[13]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; wm8731:wm8731_inst|state.b_stop0                                                                                                                                                                                                                                                                                                                     ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 0.421      ;
; 0.159 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[74]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[83]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.486      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.173 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                   ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[1]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                   ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[2]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.316      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.316      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.188 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.316      ;
; 0.196 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.319      ;
; 0.230 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.253      ; 0.587      ;
; 0.238 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.253      ; 0.595      ;
; 0.247 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.253      ; 0.604      ;
; 0.250 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.261      ; 0.615      ;
; 0.251 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.047      ; 0.382      ;
; 0.252 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.048      ; 0.384      ;
; 0.253 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.387      ;
; 0.255 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.388      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.048      ; 0.388      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.389      ;
; 0.258 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.259      ; 0.621      ;
; 0.260 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.384      ;
; 0.261 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.259      ; 0.624      ;
; 0.262 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.261      ; 0.627      ;
; 0.263 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.259      ; 0.626      ;
; 0.264 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.261      ; 0.630      ;
; 0.265 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.388      ;
; 0.265 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.259      ; 0.629      ;
; 0.266 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.390      ;
; 0.269 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.392      ;
; 0.274 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.398      ;
; 0.275 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.259      ; 0.638      ;
; 0.275 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.398      ;
; 0.284 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.407      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.316      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.317      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.042      ; 0.318      ;
; 0.195 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.318      ;
; 0.249 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.372      ;
; 0.250 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.373      ;
; 0.251 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.374      ;
; 0.254 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.387      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.390      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.049      ; 0.389      ;
; 0.258 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.382      ;
; 0.263 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.386      ;
; 0.263 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.388      ;
; 0.265 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.391      ;
; 0.269 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.392      ;
; 0.269 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.392      ;
; 0.272 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.034      ; 0.390      ;
; 0.279 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.402      ;
; 0.290 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.050      ; 0.427      ;
; 0.298 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.034      ; 0.416      ;
; 0.305 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.432      ;
; 0.315 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.438      ;
; 0.322 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.446      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.203 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.334      ;
; 0.209 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.334      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.213 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                      ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|DRsize.000                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.252 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.386      ;
; 0.255 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.260 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|DRsize.010                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[15]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.264 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[35]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.395      ;
; 0.268 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.396      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                                ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.181 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.703 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 0.830      ;
; 0.713 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.838      ;
; 0.750 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 0.877      ;
; 0.756 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.044      ; 0.884      ;
; 0.757 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.044      ; 0.885      ;
; 0.840 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 0.967      ;
; 0.847 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 0.974      ;
; 0.850 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 0.977      ;
; 0.855 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.981      ;
; 0.866 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 0.993      ;
; 0.871 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.996      ;
; 0.872 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 0.999      ;
; 0.878 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.004      ;
; 0.881 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.007      ;
; 0.902 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.029      ;
; 0.905 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.032      ;
; 0.907 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.032      ;
; 0.908 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.033      ;
; 0.908 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.035      ;
; 0.910 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.035      ;
; 0.915 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.042      ;
; 0.918 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.045      ;
; 0.920 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.046      ;
; 0.923 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.049      ;
; 0.932 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.059      ;
; 0.938 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.063      ;
; 0.939 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.064      ;
; 0.941 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.066      ;
; 0.944 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.070      ;
; 0.947 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.073      ;
; 0.951 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.078      ;
; 0.964 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.091      ;
; 0.970 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.095      ;
; 0.971 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.096      ;
; 0.972 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.099      ;
; 0.973 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.098      ;
; 0.977 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.104      ;
; 0.980 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.107      ;
; 0.993 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.119      ;
; 0.998 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.125      ;
; 0.999 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.153     ; 0.930      ;
; 1.000 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.153     ; 0.931      ;
; 1.001 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.128      ;
; 1.002 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.153     ; 0.933      ;
; 1.026 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.153      ;
; 1.043 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.168      ;
; 1.044 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.169      ;
; 1.046 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.171      ;
; 1.047 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.174      ;
; 1.054 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.181      ;
; 1.067 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.194      ;
; 1.077 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.243      ; 1.404      ;
; 1.079 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.243      ; 1.406      ;
; 1.085 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.212      ;
; 1.087 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.149     ; 1.022      ;
; 1.103 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.149     ; 1.038      ;
; 1.105 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.230      ;
; 1.106 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.231      ;
; 1.108 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.233      ;
; 1.109 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.234      ;
; 1.110 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.235      ;
; 1.110 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.235      ;
; 1.111 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.236      ;
; 1.113 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.238      ;
; 1.116 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.243      ;
; 1.119 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.246      ;
; 1.120 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.243      ; 1.447      ;
; 1.129 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.254      ;
; 1.130 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.255      ;
; 1.132 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.257      ;
; 1.140 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.265      ;
; 1.141 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.266      ;
; 1.141 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.268      ;
; 1.143 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.050      ; 1.277      ;
; 1.153 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.279      ;
; 1.162 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.039      ; 1.285      ;
; 1.167 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.151     ; 1.100      ;
; 1.168 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.045      ; 1.297      ;
; 1.172 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.297      ;
; 1.173 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.298      ;
; 1.176 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.243      ; 1.503      ;
; 1.191 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.043      ; 1.318      ;
; 1.193 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.039      ; 1.316      ;
; 1.201 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.153     ; 1.132      ;
; 1.202 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.153     ; 1.133      ;
; 1.203 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.329      ;
; 1.204 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.151     ; 1.137      ;
; 1.206 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.331      ;
; 1.216 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.039      ; 1.339      ;
; 1.218 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.045      ; 1.347      ;
; 1.225 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.039      ; 1.348      ;
; 1.227 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.352      ;
; 1.228 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.353      ;
; 1.230 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.355      ;
; 1.238 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|h_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.243      ; 1.565      ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.191 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.275 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.398      ;
; 0.318 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.441      ;
; 0.330 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.453      ;
; 0.449 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.046      ; 0.579      ;
; 0.504 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.622      ;
; 0.508 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.626      ;
; 0.509 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.627      ;
; 0.536 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.657      ;
; 0.548 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.666      ;
; 0.549 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.669      ;
; 0.550 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[9]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.220      ; 0.854      ;
; 0.551 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.669      ;
; 0.561 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.679      ;
; 0.563 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.681      ;
; 0.657 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.017      ; 0.758      ;
; 0.660 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.017      ; 0.761      ;
; 0.664 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.019      ; 0.767      ;
; 0.709 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -0.004     ; 0.789      ;
; 0.714 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.017      ; 0.815      ;
; 0.930 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.019      ; 1.033      ;
; 1.082 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.253      ;
; 1.523 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.658      ;
; 1.650 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[1]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.801      ;
; 1.650 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[0]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.801      ;
; 1.650 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[3]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.801      ;
; 1.650 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[2]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.801      ;
; 1.650 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[8]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.801      ;
; 1.650 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[7]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.801      ;
; 1.650 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[10]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.801      ;
; 1.650 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[11]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.801      ;
; 1.681 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.832      ;
; 1.681 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.832      ;
; 1.681 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.832      ;
; 1.681 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.832      ;
; 1.681 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.832      ;
; 1.681 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.832      ;
; 1.681 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[10] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.832      ;
; 1.681 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[11] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 1.832      ;
; 1.694 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.829      ;
; 1.751 ; VGA_controller:VGA|h_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.886      ;
; 1.753 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.502     ; 0.435      ;
; 1.753 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.910      ;
; 1.756 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.502     ; 0.438      ;
; 1.764 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.899      ;
; 1.778 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[15]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.495     ; 0.467      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[10]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.495     ; 0.469      ;
; 1.793 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.928      ;
; 1.813 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.948      ;
; 1.816 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.951      ;
; 1.821 ; VGA_controller:VGA|v_counter[9]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -0.144     ; 1.781      ;
; 1.838 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.973      ;
; 1.845 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 2.021      ;
; 1.857 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[4]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.012      ;
; 1.857 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[5]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.012      ;
; 1.857 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[12]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.012      ;
; 1.862 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[6]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.012      ;
; 1.862 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[9]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.012      ;
; 1.862 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[15]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.012      ;
; 1.862 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[14]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.012      ;
; 1.862 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[13]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.012      ;
; 1.867 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.010      ; 1.981      ;
; 1.887 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.042      ;
; 1.887 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[5]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.042      ;
; 1.887 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[12] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.042      ;
; 1.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.042      ;
; 1.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.042      ;
; 1.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.042      ;
; 1.892 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[13] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.042      ;
; 1.897 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.054      ;
; 1.900 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.057      ;
; 1.922 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.079      ;
; 1.938 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 2.073      ;
; 1.963 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[20]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.500     ; 0.647      ;
; 1.979 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[5]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.497     ; 0.666      ;
; 2.010 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.010      ; 2.124      ;
; 2.012 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[2]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.501     ; 0.695      ;
; 2.017 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 2.171      ;
; 2.022 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.179      ;
; 2.028 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.180      ;
; 2.032 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.185      ;
; 2.035 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.010      ; 2.149      ;
; 2.044 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.196      ;
; 2.046 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.199      ;
; 2.051 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[9]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.496     ; 0.739      ;
; 2.054 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[7]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.501     ; 0.737      ;
; 2.059 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.211      ;
; 2.068 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[12]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.500     ; 0.752      ;
; 2.075 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.230      ;
; 2.086 ; VGA_controller:VGA|v_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.239      ;
; 2.091 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[16]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.498     ; 0.777      ;
; 2.091 ; VGA_controller:VGA|h_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.243      ;
; 2.109 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.264      ;
; 2.114 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[18]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.496     ; 0.802      ;
; 2.120 ; VGA_controller:VGA|h_counter[9]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -0.146     ; 2.078      ;
; 2.135 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.010      ; 2.249      ;
; 2.147 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.302      ;
; 2.154 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[8]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.498     ; 0.840      ;
; 2.179 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[19]     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.502     ; 0.861      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                              ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[14]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[18]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[22]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[26]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.231 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[30]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.740     ; 1.934      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[13]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[21]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[25]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[28]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[29]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.746     ; 1.927      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.733     ; 1.940      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.733     ; 1.940      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[11]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.733     ; 1.940      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[15]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.733     ; 1.940      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[19]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.733     ; 1.940      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[23]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.733     ; 1.940      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[27]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.733     ; 1.940      ;
; 0.232 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[31]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.733     ; 1.940      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[14]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[18]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[22]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[26]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[30]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.742     ; 1.926      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[12]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[16]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[20]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[24]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[32]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[33]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.238 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[34]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.946      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[12]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[16]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[20]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[24]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[32]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[33]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[34]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.728     ; 1.926      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[13]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[17]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[21]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[25]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[28]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[29]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.721     ; 1.933      ;
; 0.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.735     ; 1.918      ;
; 0.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.735     ; 1.918      ;
; 0.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[11]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.735     ; 1.918      ;
; 0.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[15]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.735     ; 1.918      ;
; 0.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[19]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.735     ; 1.918      ;
; 0.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[23]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.735     ; 1.918      ;
; 0.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[27]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.735     ; 1.918      ;
; 0.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[31]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.735     ; 1.918      ;
; 0.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.863     ; 1.764      ;
; 0.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.863     ; 1.764      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.879     ; 1.747      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.879     ; 1.747      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.879     ; 1.747      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[0]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.879     ; 1.747      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[7]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[7]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.879     ; 1.747      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.881     ; 1.745      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.877     ; 1.749      ;
; 0.311 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.879     ; 1.747      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.124 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.095     ; 1.748      ;
; 2.124 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.095     ; 1.748      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.108      ; 1.768      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.108      ; 1.768      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.108      ; 1.768      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.109      ; 1.769      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.108      ; 1.768      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.108      ; 1.768      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.108      ; 1.768      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.107      ; 1.767      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.107      ; 1.767      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.107      ; 1.767      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.107      ; 1.767      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.109      ; 1.769      ;
; 2.307 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.109      ; 1.769      ;
; 2.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.112      ; 1.762      ;
; 2.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.112      ; 1.762      ;
; 2.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.112      ; 1.762      ;
; 2.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.112      ; 1.762      ;
; 2.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.112      ; 1.762      ;
; 2.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.112      ; 1.762      ;
; 2.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.112      ; 1.762      ;
; 2.321 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.136      ; 1.782      ;
; 2.321 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.136      ; 1.782      ;
; 2.321 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.136      ; 1.782      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.322 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.135      ; 1.780      ;
; 2.329 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.111      ; 1.749      ;
; 2.329 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.110      ; 1.748      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.133      ; 1.769      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
; 2.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.125      ; 1.760      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.135 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.094     ; 1.738      ;
; 2.135 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.094     ; 1.738      ;
; 2.135 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.094     ; 1.738      ;
; 2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.047     ; 1.785      ;
; 2.135 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.047     ; 1.785      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.314 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.127      ; 1.780      ;
; 2.315 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.131      ; 1.783      ;
; 2.315 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.131      ; 1.783      ;
; 2.315 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.131      ; 1.783      ;
; 2.315 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.131      ; 1.783      ;
; 2.327 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.139      ; 1.779      ;
; 2.327 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.139      ; 1.779      ;
; 2.327 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.139      ; 1.779      ;
; 2.329 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.738      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.146      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.148      ; 1.785      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
; 2.330 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.147      ; 1.784      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.465 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 3.418      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_src2_use_imm                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.277      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[8]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[8]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src2[14]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[6]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[29]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[31]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[10]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.277      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_bstatus_reg                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.276      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_estatus_reg                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.276      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_status_reg_pie                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.276      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_invert_arith_src_msb                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.277      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[15]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.274      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_alu_sub                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.277      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_cmp_result                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.276      ;
; 16.651 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.277      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.275      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.276      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.276      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.263      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[20]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.261      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.265      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.265      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[21]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.262      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.264      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.264      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.265      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.264      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.263      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.262      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.263      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.263      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.261      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.261      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[11]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.262      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[14]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.263      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.264      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.277      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[12]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.263      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_rot_right                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.277      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_logical                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.277      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.265      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.264      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[1]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ienable_reg[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_control_rd_data[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.262      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[13]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.262      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][115]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.265      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][115]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.264      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_compare_op[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.276      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_compare_op[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.276      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_ipending_reg[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.274      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.261      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.265      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.265      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.264      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.263      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.262      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|packet_in_progress                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.265      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.261      ;
; 16.652 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.277      ;
; 16.653 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.259      ;
; 16.653 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.259      ;
; 16.654 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 3.244      ;
; 16.654 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 3.236      ;
; 16.657 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.281      ;
; 16.657 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.281      ;
; 16.657 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.281      ;
; 16.657 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.281      ;
; 16.657 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.281      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_break                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.273      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.271      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.272      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.272      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.272      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.272      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.272      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_wr_dst_reg                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.272      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_st                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.272      ;
; 16.658 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.271      ;
; 16.659 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.270      ;
; 16.659 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.272      ;
; 16.659 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.270      ;
; 16.659 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.282      ;
; 16.659 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.260      ;
; 16.659 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[7]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.260      ;
; 16.659 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.258      ;
; 16.659 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[19]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.258      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.390      ;
; 49.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.390      ;
; 49.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.078      ;
; 49.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.078      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.891      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.891      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.891      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.891      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.891      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.891      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.891      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.891      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.877      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.851      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.851      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.851      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.851      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.851      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.851      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.851      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.851      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.572      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.572      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.572      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.572      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.572      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.572      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.543      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.428      ;
; 98.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.422      ;
; 98.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.402      ;
; 98.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.402      ;
; 98.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.359      ;
; 98.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.359      ;
; 98.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.359      ;
; 98.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.359      ;
; 98.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.359      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.377      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.377      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.377      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.377      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.377      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.377      ;
; 98.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.248      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.078      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.078      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.067      ;
; 98.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.065      ;
; 98.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.065      ;
; 98.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.065      ;
; 98.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.064      ;
; 98.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.064      ;
; 98.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.064      ;
; 98.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.064      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.677 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.990      ;
; 0.692 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 0.983      ;
; 0.692 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 0.983      ;
; 0.692 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 0.983      ;
; 0.692 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 0.983      ;
; 0.692 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 0.983      ;
; 0.692 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 0.983      ;
; 0.692 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 0.983      ;
; 0.692 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 0.983      ;
; 0.708 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.995      ;
; 0.708 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.995      ;
; 0.708 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.995      ;
; 0.708 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.995      ;
; 0.708 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.995      ;
; 0.708 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.995      ;
; 0.708 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.995      ;
; 0.708 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 0.995      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.136      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.818 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.110      ;
; 0.840 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.100      ;
; 0.840 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.100      ;
; 0.840 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.100      ;
; 0.840 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.100      ;
; 0.840 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.100      ;
; 0.840 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.100      ;
; 0.840 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.100      ;
; 0.840 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_f4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.100      ;
; 0.968 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.270      ;
; 0.968 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.270      ;
; 0.968 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.270      ;
; 0.968 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.270      ;
; 0.968 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.270      ;
; 0.968 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.270      ;
; 0.968 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.270      ;
; 0.968 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.270      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.036 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.302      ;
; 1.411 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|i2c_counter[9]                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.667      ;
; 1.411 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.667      ;
; 1.411 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.667      ;
; 1.511 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.785      ;
; 1.511 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.785      ;
; 1.511 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.785      ;
; 1.511 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.785      ;
; 1.511 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.785      ;
; 1.511 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.785      ;
; 1.511 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.785      ;
; 1.511 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_d4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.785      ;
; 1.513 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 1.770      ;
; 1.515 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[29]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.782      ;
; 1.515 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[28]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.782      ;
; 1.515 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[25]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.782      ;
; 1.515 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[22]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.782      ;
; 1.515 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[21]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.782      ;
; 1.515 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[20]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.782      ;
; 1.515 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[18]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.782      ;
; 1.515 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[30]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.782      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.811      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.827      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.827      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.827      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.827      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.935      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.935      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.935      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.935      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.935      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.935      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.935      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.935      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.936      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.936      ;
; 0.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.936      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.938      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.945      ;
; 0.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.956      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.956      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.956      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.956      ;
; 0.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.094      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.118      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.118      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.118      ;
; 0.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.118      ;
; 1.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.198      ;
; 1.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.198      ;
; 1.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.198      ;
; 1.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.198      ;
; 1.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.198      ;
; 1.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.198      ;
; 1.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.191      ;
; 1.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.191      ;
; 1.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.191      ;
; 1.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.191      ;
; 1.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.191      ;
; 1.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 1.234      ;
; 1.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 1.234      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.004      ; 1.244      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.003     ; 1.246      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.019      ; 1.338      ;
; 1.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 1.359      ;
; 1.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 1.359      ;
; 1.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 1.359      ;
; 1.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 1.359      ;
; 1.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 1.359      ;
; 1.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 1.359      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.614      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.614      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.614      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.614      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.614      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.614      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.614      ;
; 1.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.614      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                             ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.278      ; 1.637      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.235 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.636      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.277      ; 1.637      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.270      ; 1.631      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.270      ; 1.631      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.270      ; 1.631      ;
; 1.241 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.229      ; 1.594      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.257      ; 1.632      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.261      ; 1.636      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.261      ; 1.636      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.261      ; 1.636      ;
; 1.251 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.261      ; 1.636      ;
; 1.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.256      ; 1.632      ;
; 1.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.256      ; 1.632      ;
; 1.252 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.256      ; 1.632      ;
; 1.437 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.076      ; 1.637      ;
; 1.437 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.076      ; 1.637      ;
; 1.444 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.026      ; 1.594      ;
; 1.444 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.026      ; 1.594      ;
; 1.444 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.026      ; 1.594      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                             ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.236 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.263      ; 1.623      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.237 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 1.615      ;
; 1.239 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.239      ; 1.602      ;
; 1.240 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.240      ; 1.604      ;
; 1.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.267      ; 1.634      ;
; 1.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.267      ; 1.634      ;
; 1.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.267      ; 1.634      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.265      ; 1.633      ;
; 1.250 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 1.616      ;
; 1.250 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 1.616      ;
; 1.250 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 1.616      ;
; 1.250 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 1.616      ;
; 1.250 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 1.616      ;
; 1.250 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 1.616      ;
; 1.250 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.242      ; 1.616      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.237      ; 1.620      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.237      ; 1.620      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.237      ; 1.620      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.237      ; 1.620      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.237      ; 1.620      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.237      ; 1.620      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.236      ; 1.619      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.236      ; 1.619      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.236      ; 1.619      ;
; 1.259 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.236      ; 1.619      ;
; 1.260 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 1.622      ;
; 1.260 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 1.622      ;
; 1.260 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 1.622      ;
; 1.453 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.025      ; 1.602      ;
; 1.453 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.025      ; 1.602      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                              ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.332     ; 1.604      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.340     ; 1.596      ;
; 2.752 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.340     ; 1.596      ;
; 2.754 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.593      ;
; 2.758 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_valid                                                                                        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.331     ; 1.611      ;
; 2.759 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_valid                                                                                        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.337     ; 1.606      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.763 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.335     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.764 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                            ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.336     ; 1.612      ;
; 2.766 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.354     ; 1.596      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.767 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.599      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.773 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.346     ; 1.611      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[1]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[2]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[0]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[7]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[8]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[4]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[3]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[5]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[9]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.774 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[6]                                                                                    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.352     ; 1.606      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[6]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.358     ; 1.605      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[4]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.358     ; 1.605      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[5]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.358     ; 1.605      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[7]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.779 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[3]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.345     ; 1.618      ;
; 2.780 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid          ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.359     ; 1.605      ;
; 2.780 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[3]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.358     ; 1.606      ;
; 2.780 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[8]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.359     ; 1.605      ;
; 2.780 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[7]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.359     ; 1.605      ;
; 2.780 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[10]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.359     ; 1.605      ;
; 2.780 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[9]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.359     ; 1.605      ;
; 2.780 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[1]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.358     ; 1.606      ;
; 2.780 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[2]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.358     ; 1.606      ;
+-------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 106
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.075
Worst Case Available Settling Time: 13.320 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+---------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; -8.511   ; 0.099 ; -2.962   ; 0.677   ; 3.379               ;
;  CLOCK2_50                            ; N/A      ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                            ; N/A      ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                             ; 0.279    ; 0.099 ; 13.597   ; 0.677   ; 9.198               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -8.511   ; 0.173 ; -2.962   ; 2.752   ; 3.686               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; -6.790   ; 0.191 ; N/A      ; N/A     ; 4.690               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 8.023    ; 0.181 ; N/A      ; N/A     ; 19.692              ;
;  ENET0_RX_CLK                         ; 1.156    ; 0.180 ; 0.435    ; 1.236   ; 3.381               ;
;  ENET0_TX_CLK                         ; N/A      ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  ENET1_RX_CLK                         ; 1.113    ; 0.180 ; 0.437    ; 1.235   ; 3.379               ;
;  ENET1_TX_CLK                         ; N/A      ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  altera_reserved_tck                  ; 45.064   ; 0.180 ; 47.445   ; 0.685   ; 49.301              ;
; Design-wide TNS                       ; -170.0   ; 0.0   ; -733.461 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                             ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -111.236 ; 0.000 ; -733.461 ; 0.000   ; 0.000               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; -58.764  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ENET0_RX_CLK                         ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ENET0_TX_CLK                         ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ENET1_RX_CLK                         ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ENET1_TX_CLK                         ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                  ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 2368       ; 0          ; 71       ; 6        ;
; CLOCK_50                             ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; CLOCK_50                             ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                             ; CLOCK_50                             ; 3332154    ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; CLOCK_50                             ; 22         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50                             ; 1          ; 1          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50                             ; 54         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; CLOCK_50                             ; 11021113   ; 0          ; 0        ; 0        ;
; ENET0_RX_CLK                         ; CLOCK_50                             ; 11         ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; CLOCK_50                             ; 11         ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 70         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 13224      ; 10         ; 0        ; 0        ;
; ENET0_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 1          ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 1          ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 220607     ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 55         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 9917716    ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 23         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 2260       ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ENET0_RX_CLK                         ; 11         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET0_RX_CLK                         ; 1          ; 0          ; 0        ; 0        ;
; ENET0_RX_CLK                         ; ENET0_RX_CLK                         ; 2008       ; 5          ; 5        ; 0        ;
; CLOCK_50                             ; ENET1_RX_CLK                         ; 11         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET1_RX_CLK                         ; 1          ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; ENET1_RX_CLK                         ; 2006       ; 5          ; 5        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 2368       ; 0          ; 71       ; 6        ;
; CLOCK_50                             ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; CLOCK_50                             ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                             ; CLOCK_50                             ; 3332154    ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; CLOCK_50                             ; 22         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50                             ; 1          ; 1          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50                             ; 54         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; CLOCK_50                             ; 11021113   ; 0          ; 0        ; 0        ;
; ENET0_RX_CLK                         ; CLOCK_50                             ; 11         ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; CLOCK_50                             ; 11         ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 70         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 13224      ; 10         ; 0        ; 0        ;
; ENET0_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 1          ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 1          ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 220607     ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 55         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 9917716    ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 23         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 2260       ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ENET0_RX_CLK                         ; 11         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET0_RX_CLK                         ; 1          ; 0          ; 0        ; 0        ;
; ENET0_RX_CLK                         ; ENET0_RX_CLK                         ; 2008       ; 5          ; 5        ; 0        ;
; CLOCK_50                             ; ENET1_RX_CLK                         ; 11         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET1_RX_CLK                         ; 1          ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; ENET1_RX_CLK                         ; 2006       ; 5          ; 5        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                     ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                  ; 117      ; 0        ; 4        ; 0        ;
; CLOCK_50            ; CLOCK_50                             ; 9492     ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 284      ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ENET0_RX_CLK                         ; 60       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ENET1_RX_CLK                         ; 60       ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                      ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                  ; 117      ; 0        ; 4        ; 0        ;
; CLOCK_50            ; CLOCK_50                             ; 9492     ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 284      ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ENET0_RX_CLK                         ; 60       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ENET1_RX_CLK                         ; 60       ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 323   ; 323  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                   ;
+-----------------------------------------------------+--------------------------------------+-----------+---------------+
; Target                                              ; Clock                                ; Type      ; Status        ;
+-----------------------------------------------------+--------------------------------------+-----------+---------------+
; CLOCK2_50                                           ; CLOCK2_50                            ; Base      ; Constrained   ;
; CLOCK3_50                                           ; CLOCK3_50                            ; Base      ; Constrained   ;
; CLOCK_50                                            ; CLOCK_50                             ; Base      ; Constrained   ;
; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] ;                                      ; Base      ; Unconstrained ;
; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] ;                                      ; Base      ; Unconstrained ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; Generated ; Constrained   ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2]                ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; Generated ; Constrained   ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3]                ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; Generated ; Constrained   ;
; ENET0_RX_CLK                                        ; ENET0_RX_CLK                         ; Base      ; Constrained   ;
; ENET0_TX_CLK                                        ; ENET0_TX_CLK                         ; Base      ; Constrained   ;
; ENET1_RX_CLK                                        ; ENET1_RX_CLK                         ; Base      ; Constrained   ;
; ENET1_TX_CLK                                        ; ENET1_TX_CLK                         ; Base      ; Constrained   ;
; altera_reserved_tck                                 ; altera_reserved_tck                  ; Base      ; Constrained   ;
; wm8731:wm8731_inst|i2c_counter[9]                   ;                                      ; Base      ; Unconstrained ;
+-----------------------------------------------------+--------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_GTX_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_GTX_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_GTX_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_GTX_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 05 17:57:55 2019
Info: Command: quartus_sta ECE385 -c ECE385
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ECE385.sdc'
Warning (332174): Ignored filter at ECE385.sdc(16): ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] could not be matched with a port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 16
Warning (332049): Ignored create_clock at ECE385.sdc(16): Argument <targets> is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 16
    Info (332050): create_clock -period 400.000ns [get_ports ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 16
Warning (332174): Ignored filter at ECE385.sdc(17): ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] could not be matched with a port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 17
Warning (332049): Ignored create_clock at ECE385.sdc(17): Argument <targets> is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 17
    Info (332050): create_clock -period 400.000ns [get_ports ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 17
Warning (332174): Ignored filter at ECE385.sdc(18): wm8731:wm8731_inst|flag1 could not be matched with a port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 18
Warning (332049): Ignored create_clock at ECE385.sdc(18): Argument <targets> is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 18
    Info (332050): create_clock -period 20833.33ns [get_ports wm8731:wm8731_inst|flag1] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 18
Warning (332174): Ignored filter at ECE385.sdc(19): wm8731:wm8731_inst|i2c_counter[9] could not be matched with a port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 19
Warning (332049): Ignored create_clock at ECE385.sdc(19): Argument <targets> is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 19
    Info (332050): create_clock -period 1000.000ns [get_ports wm8731:wm8731_inst|i2c_counter[9]] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 19
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[0]} {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[1]} {ECE385_sys|nios2_pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[2]} {ECE385_sys|nios2_pll|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[3]} {ECE385_sys|nios2_pll|sd1|pll7|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at ECE385.sdc(222): wm8731:wm8731_inst|flag1 could not be matched with a clock File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 222
Warning (332049): Ignored set_input_delay at ECE385.sdc(222): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 222
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_ADCDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 222
Warning (332049): Ignored set_input_delay at ECE385.sdc(223): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 223
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 223
Warning (332049): Ignored set_input_delay at ECE385.sdc(224): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 224
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 224
Warning (332049): Ignored set_input_delay at ECE385.sdc(225): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 225
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 225
Warning (332049): Ignored set_input_delay at ECE385.sdc(226): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 226
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_BCLK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 226
Warning (332049): Ignored set_input_delay at ECE385.sdc(227): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 227
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_BCLK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 227
Warning (332049): Ignored set_input_delay at ECE385.sdc(228): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 228
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_DACLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 228
Warning (332049): Ignored set_input_delay at ECE385.sdc(229): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 229
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 229
Warning (332174): Ignored filter at ECE385.sdc(231): wm8731:wm8731_inst|i2c_counter[9] could not be matched with a clock File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 231
Warning (332049): Ignored set_input_delay at ECE385.sdc(231): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 231
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  3.000 [get_ports {I2C_SDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 231
Warning (332049): Ignored set_input_delay at ECE385.sdc(232): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 232
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 232
Warning (332174): Ignored filter at ECE385.sdc(241): ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] could not be matched with a clock File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 241
Warning (332049): Ignored set_input_delay at ECE385.sdc(241): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 241
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  3.000 [get_ports {ENET0_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 241
Warning (332049): Ignored set_input_delay at ECE385.sdc(242): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 242
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 242
Warning (332174): Ignored filter at ECE385.sdc(254): ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] could not be matched with a clock File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 254
Warning (332049): Ignored set_input_delay at ECE385.sdc(254): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 254
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  3.000 [get_ports {ENET1_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 254
Warning (332049): Ignored set_input_delay at ECE385.sdc(255): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 255
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 255
Warning (332049): Ignored set_output_delay at ECE385.sdc(378): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 378
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 378
Warning (332049): Ignored set_output_delay at ECE385.sdc(379): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 379
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_BCLK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 379
Warning (332049): Ignored set_output_delay at ECE385.sdc(380): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 380
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 380
Warning (332049): Ignored set_output_delay at ECE385.sdc(381): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 381
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 381
Warning (332049): Ignored set_output_delay at ECE385.sdc(382): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 382
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_XCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 382
Warning (332049): Ignored set_output_delay at ECE385.sdc(384): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 384
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SCLK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 384
Warning (332049): Ignored set_output_delay at ECE385.sdc(385): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 385
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 385
Warning (332049): Ignored set_output_delay at ECE385.sdc(387): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 387
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDC}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 387
Warning (332049): Ignored set_output_delay at ECE385.sdc(388): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 388
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 388
Warning (332049): Ignored set_output_delay at ECE385.sdc(396): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 396
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDC}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 396
Warning (332049): Ignored set_output_delay at ECE385.sdc(397): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 397
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 397
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[15] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[15] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]
Warning (332060): Node: wm8731:wm8731_inst|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register wm8731:wm8731_inst|word_count[0] is being clocked by wm8731:wm8731_inst|i2c_counter[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.511            -111.236 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):    -6.790             -58.764 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     0.348               0.000 CLOCK_50 
    Info (332119):     1.145               0.000 ENET1_RX_CLK 
    Info (332119):     1.193               0.000 ENET0_RX_CLK 
    Info (332119):     8.023               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    45.064               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 CLOCK_50 
    Info (332119):     0.387               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.402               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 ENET0_RX_CLK 
    Info (332119):     0.403               0.000 ENET1_RX_CLK 
    Info (332119):     0.409               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is -2.962
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.962            -733.461 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.435               0.000 ENET0_RX_CLK 
    Info (332119):     0.437               0.000 ENET1_RX_CLK 
    Info (332119):    13.597               0.000 CLOCK_50 
    Info (332119):    47.445               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.436               0.000 CLOCK_50 
    Info (332119):     1.470               0.000 altera_reserved_tck 
    Info (332119):     2.434               0.000 ENET0_RX_CLK 
    Info (332119):     2.454               0.000 ENET1_RX_CLK 
    Info (332119):     5.139               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.635
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.635               0.000 ENET1_RX_CLK 
    Info (332119):     3.637               0.000 ENET0_RX_CLK 
    Info (332119):     3.694               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     4.000               0.000 ENET0_TX_CLK 
    Info (332119):     4.000               0.000 ENET1_TX_CLK 
    Info (332119):     4.700               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     9.413               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.707               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    49.548               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 106 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 106
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.075
    Info (332114): Worst Case Available Settling Time: 10.619 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[15] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[15] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]
Warning (332060): Node: wm8731:wm8731_inst|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register wm8731:wm8731_inst|word_count[0] is being clocked by wm8731:wm8731_inst|i2c_counter[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.232             -77.016 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):    -5.180             -41.966 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     0.279               0.000 CLOCK_50 
    Info (332119):     1.140               0.000 ENET1_RX_CLK 
    Info (332119):     1.187               0.000 ENET0_RX_CLK 
    Info (332119):     9.153               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    45.618               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.279               0.000 CLOCK_50 
    Info (332119):     0.337               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.354               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):     0.354               0.000 ENET0_RX_CLK 
    Info (332119):     0.354               0.000 ENET1_RX_CLK 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.367               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is -2.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.161            -514.066 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.826               0.000 ENET0_RX_CLK 
    Info (332119):     0.828               0.000 ENET1_RX_CLK 
    Info (332119):    14.258               0.000 CLOCK_50 
    Info (332119):    47.768               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.295               0.000 CLOCK_50 
    Info (332119):     1.343               0.000 altera_reserved_tck 
    Info (332119):     2.159               0.000 ENET0_RX_CLK 
    Info (332119):     2.176               0.000 ENET1_RX_CLK 
    Info (332119):     4.514               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.652               0.000 ENET0_RX_CLK 
    Info (332119):     3.653               0.000 ENET1_RX_CLK 
    Info (332119):     3.686               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     4.000               0.000 ENET0_TX_CLK 
    Info (332119):     4.000               0.000 ENET1_TX_CLK 
    Info (332119):     4.690               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     9.438               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.692               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    49.479               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 106 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 106
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.075
    Info (332114): Worst Case Available Settling Time: 11.054 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[15] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[15] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]
Warning (332060): Node: wm8731:wm8731_inst|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register wm8731:wm8731_inst|word_count[0] is being clocked by wm8731:wm8731_inst|i2c_counter[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.785             -28.073 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.643               0.000 CLOCK_50 
    Info (332119):     1.113               0.000 ENET1_RX_CLK 
    Info (332119):     1.156               0.000 ENET0_RX_CLK 
    Info (332119):     1.695               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):    13.411               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    47.863               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 CLOCK_50 
    Info (332119):     0.173               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.180               0.000 ENET0_RX_CLK 
    Info (332119):     0.180               0.000 ENET1_RX_CLK 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):     0.191               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is 0.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.231               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     2.124               0.000 ENET0_RX_CLK 
    Info (332119):     2.135               0.000 ENET1_RX_CLK 
    Info (332119):    16.465               0.000 CLOCK_50 
    Info (332119):    49.027               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.677               0.000 CLOCK_50 
    Info (332119):     0.685               0.000 altera_reserved_tck 
    Info (332119):     1.235               0.000 ENET1_RX_CLK 
    Info (332119):     1.236               0.000 ENET0_RX_CLK 
    Info (332119):     2.752               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.379               0.000 ENET1_RX_CLK 
    Info (332119):     3.381               0.000 ENET0_RX_CLK 
    Info (332119):     3.754               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     4.000               0.000 ENET0_TX_CLK 
    Info (332119):     4.000               0.000 ENET1_TX_CLK 
    Info (332119):     4.780               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     9.198               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.780               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    49.301               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 106 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 106
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.075
    Info (332114): Worst Case Available Settling Time: 13.320 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 5367 megabytes
    Info: Processing ended: Wed Jun 05 17:58:25 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:40


