verilog xil_defaultlib --include "../../../../arty_z7.srcs/sources_1/bd/dds_sys/ipshared/1b7e/hdl/verilog" --include "../../../../arty_z7.srcs/sources_1/bd/dds_sys/ipshared/122e/hdl/verilog" --include "../../../../arty_z7.srcs/sources_1/bd/dds_sys/ipshared/9ba5/hdl" --include "../../../../arty_z7.srcs/sources_1/bd/dds_sys/ipshared/c923" \
"../../../bd/dds_sys/ip/dds_sys_controller_dds_0_0/sim/dds_sys_controller_dds_0_0.v" \
"../../../bd/dds_sys/ip/dds_sys_vio_0_0/sim/dds_sys_vio_0_0.v" \
"../../../bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/sim/bd_080f.v" \
"../../../bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_0/sim/bd_080f_ila_lib_0.v" \
"../../../bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_1/bd_080f_g_inst_0_gigantic_mux.v" \
"../../../bd/dds_sys/ip/dds_sys_system_ila_0_0/bd_0/ip/ip_1/sim/bd_080f_g_inst_0.v" \
"../../../bd/dds_sys/ip/dds_sys_system_ila_0_0/sim/dds_sys_system_ila_0_0.v" \
"../../../bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/dds_sys/ip/dds_sys_clk_wiz_0_0/dds_sys_clk_wiz_0_0.v" \
"../../../bd/dds_sys/sim/dds_sys.v" \

verilog xil_defaultlib "glbl.v"

nosort
