.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000111000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001001001000000000101
000000000000000000000000000000001111001001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000100000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000110000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111110000010100100000001
000000000000000000000000000000010000000010101100000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000100000100
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000110000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000010
000000000000100000000000001111000000000010000100000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000

.logic_tile 6 17
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100100000100
000000000000000000000010100000001101000000000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000100000100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 8 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000100000001
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000100000100
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000001100110010101100000000000001000000000
000000000000000000000011010000100000000000000000001000
001010000000000000000000001000011000000100101100000000
000001000000000000000010100011011000001000011100000000
010000000000000000000110011000001000000100101100000000
010000000000000000000010000101001101001000010100000000
000000000000000001100000000101101000000100100100000000
000000000000000000000010100000001001000100100100000000
000000000000000000000000010101000001000000000000000000
000000000000000000000010001101101110100000010000000000
000000000000000001100000001101001100000000000000000000
000000000000000000000000001101111000000001000000000000
000000000000000000000000001000001001000000010000000000
000000000000000000000000001111011110000000100010000010
110000000000000101100110001000001100000000010000000000
100000000000000000100000001101011000000000100000000000

.logic_tile 2 18
000000000010000101100000001000000000100000010010000001
000000000000000000000010010101001010010000100010000001
001000000000001001100000000001100001000000000010000000
000000000000000101000000000001001111100000010010000000
010000000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000101100000000000000001000000100000000000
000000000000000000000010000000001101000000000000000000
000001000000000000000000000111111010000010100110000000
000000000000000000000000000000010000000010100100000011
000000000000000000000010101000000001000110000100000100
000000000000000000000000001101001000001001000100000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000010000000000000000000000000000
100000000000000001000010010000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000011100000100000110000000
000000000000000000000000000000000000000000000100000001
000000100000000000000000000000000000000010000010000101
000000000000000000000000000000000000000000000010000000
000000000000010000000000000000000000000000000000000000
000000001110100101000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000000000011100000100000100000000
100000001100000000000000000000000000000000000110000000

.logic_tile 4 18
000000000010000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000100000001
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000011101000000000000000000000000000
110000000000000000000000000111000000000010000000000000
000010100000000000000000000111000000000000000100000000
000001000000000000000000000000100000000001000100000000
000000000000000111000000000011100000000000000100000001
000000000000000000100000000000100000000001000100000000
000000100000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000001110000100000000000000
000010100000000000000010110000010000000000000000000000
110000000000000101000000000000000000000000000100000000
100000000000000000100000000011000000000010000100000000

.logic_tile 5 18
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000001000000000000000000100000100
010000000000000000000000001111000000000010000100000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000100000001
000000001000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000101000000000000000100000000
000001000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000010000000000000000000000000000000000000000000

.logic_tile 6 18
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001111000000000000001000
001000000000000000000000000101001110010100001100000000
000001000000000000000000001111010000000001010110000000
010001000001010001100011100111001000010100000110000000
110010000000100000000100000000100000010100000111000100
000000000000000000000000000000001110000011000110000000
000000000000000000000000000000011111000011000100000100
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000110010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001110100000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000001000000000000000000100000001
000000000000000000000000001001000000000010000100000000
001000000000000101000000010000011100000100000100000000
000000000000000000100011110000000000000000000100000100
010000000000000000000111100001100000000000000000000000
110000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110010001010000000000000000000000000000000000000000000
100011100000000000000000000000000000000000000000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
001010100000000000000000000111000000000000001000000000
000001000000000000000000000000100000000000000000000000
010000000000000000000011101000001000001000010100000000
110010100000000000000100001011001001000100100101100000
000000000000000000000000010111011101011000000100000001
000000000000000000000010000000111011011000000110000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111100000001010010000000
000010100000000000000010100000110000000001010010000101
000000000000000000000110000101100001010000100110000000
000000000000000000000000000000101101010000100100000001
110000000000000000000111100000000000000000000000000000
100000001100100000000100000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
001000000000000000000000000000000000010110100000000000
000000000000000101000000001101000000101001010000000000
110000000000000000000110110000001110000011110000000000
110000000000000000000010100000000000000011110000000000
000000000000000000000000010000011100000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000001000000000000000000001001111000000000000
000000000000000011000000000000001000001111000000000000
000000000000000000000000010000001010000011110000000000
000000000000000000000011010000010000000011110000000000
000000000000001000000010000000000000000000000100000000
000000000000001011000000000011000000000010000101000000
110000000000000000000000000011100000000000000100000000
100000000000000000000000000000100000000001000100000000

.logic_tile 11 18
000000000000001101100110100000000001000000001000000000
000000000000000101000000000000001000000000000000001000
000000001100001101100010100000000000000000001000000000
000000000000000101000100000000001001000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000001010000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 19
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000110000000
001000000000000101000000000000000001000000100100000000
000000000000000000100000000000001111000000000110100000
110000000000001101000000000011011000101000000000000000
010000000000000001000000000000100000101000000000100000
000000000000000001000000010000000001000000100100000000
000000000000000101000010000000001111000000000100000001
000000000000000000000110100000001010000011110000000000
000000000000000000000011110000000000000011110000000001
000000000000010000000000000000000001001111000000000000
000000000000100000000000000000001011001111000000000100
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000100000001
110000000000000000000000001101101010000000000000000110
100000000000000000000010000101000000010100000000000000

.logic_tile 2 19
000000000000000000000110001000000000000000000100000000
000000000000001001000110001001000000000010000100000001
001000000000000011100110011101001100000000000000000000
000000000000000000000111010101001100000000010000000100
010000000000001111100110110001111110010100000000000001
010000000000000101100010000111000000000000000000000010
000000000000001111000000010001001011000100000000000000
000000000000001111000010100101011011000000000000000000
000001000000001111000000000101000001001001000000000000
000010100000000111100000000000101010001001000000000010
000000000000000000000000001000001111100000000000000000
000000000000000000000000000111001000010000000000000001
000000000000000001100000000001000000010110100000000000
000000000000000000100000000000100000010110100000000100
110000000000001000000000001000000000010110100000000100
100000000000001001000000001001000000101001010000000000

.logic_tile 3 19
000000000000000101000111100000011111110000000000000001
000000000000000000100100000000001010110000000011100110
001000000000010101100000000000000001000000100100000000
000000000000110000100000000000001000000000000101000010
110000000000000000000000000001100000000000000100000000
110000000000000001000000000000000000000001000100000100
000000000000000101100010100101101101000100000000000000
000000000000000000000000000011111100000000000000000000
000000000000000001100010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100001000001000000000011111110000000000000000001
000000001010100000000011111011111010000000010011100000
000000000000000000000110000000011000000100000100000000
000000000000000000000100000000000000000000000110000001
110000000000000000000010000000000000001001000000000000
100000000000000111000000001001001000000110000000100000

.logic_tile 4 19
000010100000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000100000000
001000001100000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000100000000
010000000000000001000011100101011101010111100000000001
110000000000000001100100000101001111001011100000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010110000001011000000000100000000
000010001110000000000000000101100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000111100000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000110000000000001000000100100000000
100000000000000000000100000000001011000000000100000000

.logic_tile 5 19
000000100110010000000011110001111110010111100000000000
000001000000100000000111111111101110001011100010000000
001000000000000111100011111111101010000110100000000000
000000000010000000100010000111111010001111110000000001
010000000000000111100011100000011100000100000100000001
010000000000000001000000000000010000000000000100000000
000000001010000101000000000011011001011100000000000001
000000000000000000000011100000011001011100000000000000
000010100000001000000000000001111110101000000000000000
000001000000000101000000000000110000101000000000000000
000001000000000000000010001000000000000000000110000010
000010001110001001000010101011000000000010000100000000
000000000000000101100110001101101111000110100000000000
000010000000001001000100000101101101001111110000000000
110000000000000000000110010101011101000000000000000100
100000100000000001000110101001001000000100000010000000

.logic_tile 6 19
000010100000000111000000000001000000000000000100000000
000000000000000000000000000000000000000001000100000000
001000000000001000000000000000000000000000000100000000
000000001000001011000000000001000000000010000100000000
110000000000000000000000001111111011000110100000000000
010000001000000111000000001101001000001111110000000000
000000000000001000000111100000011110000100000100000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000000000001000000100100000000
000000000000000111000011100000001110000000000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000100000000
000000000000000000000000000001000000000000000100000000
000000000010000000000000000000000000000001000100000000
110000000001011001000000000000001100101000000000000000
100000000000101011100000000101000000010100000000000000

.logic_tile 7 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000001010001100000000000011100000100000100000000
000000000000100000000000000000000000000000000100000000
110001000000000000000000001011011100010111100000000000
110010000000000000000000000101001001001011100000000000
000000000000000101100000000000000000000000000100000000
000000000000000000000010000111000000000010000100000001
000000000000000001000011100000011110000100000100000000
000010100001010001000100000000000000000000000100000001
000000000000001001000000001011011110010000000000000001
000000000000000011000000001101001101000000000010000000
000000000000000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
110000000000000011100000001000000000000000000000000000
100000001000001001100000000001000000000010000000000100

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010101110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 9 19
000000000010000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000100000100
001000000000100000000110000101011001000110000000000000
000000000000011101000100001011101111000001000000000000
110000000000001001100111010000000001000000100100000000
110000000000010111000111110000001101000000000100000001
000001000001010111000111101000000000100000010000000000
000010000000000000100100001011001100010000100000000000
000000000000000111000110001111101010100000000000000000
000000000001010000000000001111001010000000000000000000
000000000000000000000110100011100000000000000100000000
000000000001010000000010000000100000000001000100000000
000000000001000001000011101000000000100000010000000000
000000000000100000000100000111001110010000100000000000
110000000000001111000110010101111011000110100000000000
100000000000000101000010001101101001001111110000000000

.logic_tile 10 19
000000000000001000000011110111001010000000000000000000
000000000000000011000111011001101010000010000000000000
001000000000000000000010111001011001000010000000000000
000000000000001101000111101111001001000000000000000000
110000000000000101000011100000001010000011110000000000
110010000000001101100000000000000000000011110000000000
000000001100000000000000010000000001000000100110000000
000000000000010000000011010000001011000000000100000000
000000000000001001100010100001001101010111100000000000
000000000000000101000000001101111001000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111110011001110000001010000000000
000000000000000001000010010011000000010110100000000000
110000000000000000000000010000000001000000100100000000
100000000000000000000010010000001011000000000100000000

.logic_tile 11 19
000000000000000000000000010000001000111100001000000000
000000000000000000000011100000000000111100000000010000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000000000000011010000100000100000000
000000000000000000100000000000000000000000000100000001
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000001110000011110000000000
100000000000000000000000000000000000000011110000000000

.logic_tile 12 19
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000101000000
000000000000000001000000001011001010000001000000000010
000000000000000000000000000011011011000000000000000000
000001000000101000000000000000000000000000000000000000
000000100001010111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000100101000000010001000000010110100000000000
000000000001010000000011100000000000010110100000000000
001000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
010000000000000111100010100011000000010110100000000000
010000000000000000100000000000100000010110100000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000110000000
000000001100000000000011101000000000000000000100000000
000000000000001111000100001011000000000010000100100000
000000000000000000000000010011011110000010000000000000
000000000000000000000011110001011101000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
110010000000000000000011100101000000010110100000000000
100000000000000000000000000000000000010110100000000000

.logic_tile 2 20
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
001000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
110010000000000001100110110000011010000011110000000000
110000000000000000100010010000010000000011110000000000
000000000000001000000000011000000000000000000100000000
000000000000000101000010010101000000000010000110000000
000000000001011011100000000000000000000000000100000000
000000000000000011100000001101000000000010000100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000010000000000010000000000000001111000000000000
000000000000100000000100000000001100001111000000000000
110000000000000000000000000101000000010110100000000000
100000000001000000000010000000000000010110100000000000

.logic_tile 3 20
000000000000000000000010101000000000000000000100000000
000000000000000000000000001111000000000010000100000000
001001000000001111100111101000000001001001000000000000
000010100000000101100110101001001110000110000000000001
110000000000000111100010110000000000000000100100000000
000000000000000000000110000000001011000000000100000000
000001000000000000000000001001101111000010000000000000
000010100000001001000010111011101010000000000000000000
000000000000000000000000000101101000100000000000000000
000000000000000000000011110101111111000000000000000000
000000000000000111000010001111101101000110100000000000
000000000000000000100000000001011100001111110000000000
000000000000100111000110001101011101010111100000000001
000010000001010000100000000001101110001011100000000000
110000000001001011100111001000000000000000000100000000
100000000000100001100100000001000000000010000100000000

.logic_tile 4 20
000010100100000111000010000111000000000000000100000001
000000000000000111100000000000000000000001000100000000
001000000000000111000110111101011110000110100000000000
000000000000000000000010000111101010001111110000000000
010000000000001000000111000001000000000000000100000000
100000000000000101000000000000100000000001000100000000
000000001110001001100011100000011010000100000100000000
000000000000001001000000000000010000000000000100000000
000010001110000001000010000000000000000000100100000000
000000000000001111000000000000001000000000000100000000
000000000000000000000000001111101101010111100000000000
000000001010000001000011110001001001001011100000000000
000000001110000000000000001011001101010111100000000000
000000000010001001000000000011101101001011100000000000
110010100000000001000000001001111010000000000000000000
100000000000001001100000000101101000100000000010000000

.logic_tile 5 20
000000001100000101100010111001001011001001010000000000
000000000000000000000110100111011001000000000000000000
001000001100001111000111010111101010010111100000000000
000000000000000101000011100011101001001011100000000000
110000000010000001000110111111111000000000000000000000
110010100000000001100011101101111100001001010000000000
000000000000100011100110000101001000010111100000000000
000000000001010001100110010101011101001011100000000001
000000000000101001100110001011101011010111100000000000
000000000111001101100100000001001100001011100000000000
000000000000000101100110001101011011010111100000000000
000001000000000111100100001011101011000111010000000000
000000000000011000000010001001101110000110100000000000
000000001000001001000000000011001010001111110000000000
110000001010000001100111000000000001000000100100000000
100000000000000000000110000000001010000000000110000000

.logic_tile 6 20
000011000001000000000000000001100000000000000100000000
000000000100000000000000000000100000000001000100000000
001001000000001000000111000111101010010111100000000000
000000100000000101000000001111011110001011100000000000
110000000000000001100111100101011010001001010000000001
110001000100000000000010101011101011000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000000111000011100000001001000000000100000000
000000000000000000000000011011111110100000000000000000
000000001010000000000010100001101010000000000000000010
000000000000101011100110101101011101000110100000000000
000000000000001011100000001101101100001111110010000001
000000100000001000000010000001100000000000000100000000
000001000000010001000010110000100000000001000100000000
110000000001010011100000001000000000000000000100000000
100000000101111001000000001001000000000010000100000000

.logic_tile 7 20
000000000010000101000110110001001010101000000000000000
000000000000000000100011010000010000101000000000000000
001000000000001111100111010000001110101000000000000000
000000000000000011000111101111010000010100000000000000
010000000000001101000111101101011100000110100000000000
110000000110000111000010100111011001001111110000000000
000000000001010111000111000000011000000100000100000000
000001000000000000000000000000010000000000000100000100
000000000000001001100111001011100001100000010000000100
000000000010000011000000001011001010000000000000000000
000000000000000001100010011111001100000110100000000000
000000000000000000000110000111001001001111110000000000
000000000000000011100110010001101101010111100000000000
000000000001000000100111100101011000000111010000000000
110010100000000011100000001101111110000110000000000000
100001000000001111100000001001101100000001000000000000

.ramt_tile 8 20
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000011101000000000000000000100000000
000010100000000000000110100101000000000010000101000000
001000000000100000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000100000000000000000011111101000110100000000000
000000000000000101000000000111101010001111110000000000
000000000000000101000110001011011010000000000010000000
000000000000001111000010000101110000101000000000000001
000000000000000000000000010000001000000100000100000000
000000000000000000000010000000010000000000000100000000
000000000000000111000010100000000000000000000110000000
000000000000100000000000000101000000000010000100000000
000000000000101111000000000000000000000000100100000000
000000000000010101100000000000001001000000000100100000
110000001110000011100000001111111000010111100000000000
100000000110000000100000001101001110001011100000000000

.logic_tile 10 20
000000000001000000000111100000001000000100000100100000
000000000000000000000000000000010000000000000100000000
001000000000000111100000010000000000000000000100000000
000000000000000000000011001001000000000010000110100000
010000000000000111100011100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000100000100000000110010011101101100110100000000000
000000100000010000000011110000011011100110100001000000
000010100000000000000000010000001000000100000100000001
000001000000000000000010100000010000000000000100100000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001111011001010111100000000000
000000000000010001000000001101001001001011100000000000
110000000000000000000000000101000000000000000100000000
100000100000000000000000000000000000000001000100100000

.logic_tile 11 20
000000000000000001100000000000001100000100000100000000
000000000000000000000000000000000000000000000100000100
001000000000000011100000010001101111010111100000000000
000000000000001111100010101011011000001011100000000000
110000000110000000000000001001000000101001010000000000
010000000000000000000000001001000000000000000000000001
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000100000000
000000001010000101000011100000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000011110000100000100000000
000000000001010000000000000000010000000000000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000001000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000010000000000000000001000000000
000000000000000101000011000000001001000000000000001000
000000000000000011100010100111000000000000001000000000
000000000000000000100010100000000000000000000000000000
000000000000001101000000000001100000000000001000000000
000000000000001001000010100000001010000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 2 21
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000010000000000101000000000000000001000000001000000000
000001000000000000000010100000001011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000010100000001010000000000000000000
000010100000001001000010100000000000000000001000000000
000000001100000011000011100000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000010000000000001000000001000000000
000001001100100000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101100000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 3 21
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
001010100001010101000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
010000000000000000000011110101001000010100000100000000
110000000000000000000010000000100000010100000101100000
000000000000000000000000000000001110000011000100000001
000000000110001101000000000000011011000011000100000000
000000000000000000000110110101011110010100000110000000
000000000000010000000010101111100000000010100100000000
000000000000001101100000000011000000010110100000000000
000000000000000101000000000000100000010110100000000000
000000000101010000000110000011011101000000010000000000
000000000000000000000000001011101100000000000000000000
110010000000001000000000001000000001100000010000000000
100000000000000001000000000001001010010000100010000000

.logic_tile 4 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
001000000000000000000000000000000001000000001000000000
000000001000000000000010110000001010000000000000000000
010000000001000000000011110101001000000001011100000000
110000000000000000000010000111100000010100000100000001
000010000000000000000000000000001000001000011100000000
000000000000001101000000000011001101000100100100000100
000000000001000001100110000000001001001000011110000100
000000000000100000100000000111001100000100100100000000
000000000000001001100110010000001001001000011110000011
000000000000000001000010000011001100000100100100000000
000001000001000001100000000000001001001000011110000000
000010100010100000100000000111001101000100100100000001
110000000000000000000000000000001001001000011110000100
100000000000000000000000000011001101000100100100000000

.logic_tile 5 21
000010100000000000000010000111000000000000000100000001
000000001010000101000000000000100000000001000100000000
001000000000000001000000001000001010100000000000000000
000000000000000000100000001101011110010000000000000000
110000000000000000000010100011100000000000000100000000
010000000000000000000110100000100000000001000100000000
000000000001000000000000000000000000000000000100000000
000000000000000000000010111001000000000010000100000000
000000000000001000000000010000000000000000000100000000
000000000000000111000011010011000000000010000100000000
000000000000000000000010000001001110011100000000000010
000000000000000000000000000000001011011100000000000000
000000001110000001100000010101000000000000000000000000
000000000000000101000011100111101000100000010000000000
110000000000000000000000001000000000000000000100000001
100000000000000000000000000001000000000010000100000000

.logic_tile 6 21
000000000100001000000110000000000001000000100100000000
000000000000001001000100000000001000000000000100000000
001000000000000000000000000001001010001000000000000000
000000000000001001000000000011011011000000000000000000
110001000000000000000010100001000000000000000100000000
000000100000010000000110110000100000000001000100000000
000000000000001101000111100111011101011100000000000000
000001001010000101100100000000111010011100000000000000
000011000000010001100110001111100001001001000000000000
000010000000000000100000001101101110101001010000000000
000000001010000000000000011101111110001001010000000000
000000000000000000000010010111011101101001010000000000
000000000010000000000011101011011111001000000000000000
000000000000000000000000001111101010000000000000000000
110010100000001011100110110001001010010000110000000000
100000000110000001100010100011011011110000110000000000

.logic_tile 7 21
000000000000001111000000000000000001000000100100000000
000000000000100101000000000000001011000000000100000000
001000000000000101100010100011111010010111100000000000
000000000000000000000100001011001110000111010000000000
110000000000000101100000010000011000000011000000000000
010000000010000000000011110000001010000011000000000100
000000000000001011100111100111011111010111100000000000
000000000000000111100000001011001010001011100000000000
000000000000000000000010010101000000000000000100000000
000000000000000000000111010000100000000001000100000000
000000000000000000000000000000000000000000100100000000
000000000000001111000000000000001000000000000100000000
000000000000011111000000001111101101010111100000000000
000000000000000001100000000101011111000111010000000000
110001000000001001100110001001000001001001000000000000
100000100000000001000100001001001010010110100000000000

.ramb_tile 8 21
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000001000000000000000000000000000100110000000
000000000000001011000000000000001111000000000100100000
001000000100000000000000011001101110000001010000000000
000000000000000000000010001011100000000000000000000001
010000000000000000000111100000000000000000100110000000
110000000000001101000010110000001111000000000100000000
000000001010001000000111000111000000000000000100000000
000000000000001001000100000000100000000001000100000000
000001000000001011100000000000000000000000100100000000
000000000000000011100000000000001111000000000100000000
000000000000000000000110000000000000100000010010000000
000000000000000000000000001101001010010000100000000000
000000000000001111000010011111001100010111100000000000
000000000000011011000110001101001000001011100000000000
110000000000000000000111100111101101000110100000000000
100000000000000000000100001111101010001111110000000000

.logic_tile 10 21
000000000110001001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000000100000000000001000000000000000000100000000
000000000000001111000000000111000000000010000100000000
010000000110000111000011100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000011100000000001111010010111100000000000
000000000000000000100011111111001000000111010000000000
000001000000000000000110000101111100010111100000000000
000010000000000000000000000001101010001011100000000000
000000000100001101100000000000011100010000000000000001
000001000000000001100000000111001101100000000000000001
000000000000000000000011110000000000000000000100000000
000000000000000111000011011111000000000010000100100100
110000000000001000000000000000000001000000100100000000
100000000010011011000000000000001110000000000101000000

.logic_tile 11 21
000000000000000000000000000111000000000000000100000000
000001000000000000000000000000100000000001000101000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000110100000
000000000000000000000000001011000000000010000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000001000000001101000000000101000001000000001000000000
000000100000000011100000000000001010000000000000010000
000000000001000000000010100001000000000000001000000000
000000000000100000000100000000001000000000000000000000
000000000000001000000010100001100000000000001000000000
000010000000000011000100000000100000000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000001101100000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000001011000011010000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001010000000000000000000

.logic_tile 2 22
000000000000100000000010100101000001000000001000000000
000001000001000000000110110000101111000000000000010000
000000000000000111100000000101100001000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100010000000001000000000000000000000
000000000000000101000000000011100000000000001000000000
000000000000000000100000000000100000000000000000000000
000010000100100000000000000001000000000000001000000000
000000000001000000000000000000100000000000000000000000
000000000000000101100000010000000001000000001000000000
000000000000000000000011000000001100000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110100101000000000000001000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 3 22
000001001100000000000111000001000000000000001000000000
000000000000000000000111100000100000000000000000001000
001000000000010000000110011111011110010100001100000000
000000001010100000000110011101010000000001010110000000
010001000000100101000110001111001000010100000100000000
010010100001001111100100001101100000000001010100000001
000010100000001000000111011011101011010111100000000000
000001000110001011000011100011101110001011100010000000
000000000000001101100000000101011011010111100000000000
000000000000000101000000000111001100000111010000000000
000000000000000001000000010000000000001111000000000000
000000000000000001000010100000001110001111000000000000
000000000000001001100000010001101101000010000000000000
000000000000000101000010000011101001000000000000000100
110000000000000000000111000000001010000011110000000000
100000000000000101000100000000010000000011110000000000

.logic_tile 4 22
000001000000001001100111011000001000001000011100000000
000000000000001111000111010101001100000100100100010100
001000000000000001100000010000001000001000011100000000
000000000000000000000010001001001000000100100101000000
010000000000100000000111000001001000001000010110100000
110000000001010000000000000000101101001000010100100001
000000100000001111000000000111011101010111100000000000
000001000000000001100010010011111011001011100000000000
000000000100001111000110010101101001011000000110000001
000000000000000001100010000000011001011000000100000100
000000000001000000000000011001001001000110100000000000
000000000000100000000011101111011110001111110000000000
000000000000000000000010101001000000000000000110000000
000000000000000000000000001001100000101001010100000110
110000000000000000000000001000000000100000010000000101
100000000000000101000010100001001101010000100000000000

.logic_tile 5 22
000000000000000101000000010000001100000100000100000000
000000000000000000100011110000000000000000000100100000
001000000000000000000110001111011100010111100000000001
000000000000001101000110101011001000000111010010000000
010000000000000111100011101001011011010111100000000000
110000000000000000100011100011001010001011100000000001
000000000000001111100010111001101101000110100000000001
000000000000000101000110010011011110001111110000000000
000000000000000001000010001111001110000110100000000000
000000000000000000100010100011011010001111110000000000
000010000000000101110111101101111001000010000000000100
000000000000001101100000001001111011000000000000000000
000000000000100111000000001001001011000110100000000001
000000000001001101100010100111011100001111110000000000
110000000001011111100000000001011100000110100000000000
100000000100001111100000000001101101001111110001000000

.logic_tile 6 22
000000000000010000000000001111101101010111100000000000
000000001000100000000010101001111011001011100010000000
001010001100001000000110101011101010010111100000000000
000000000000000101000011101111001010000111010010000000
110000001100001111000010110101011010101000000000000000
110000000000101011000110100111100000000000000000000000
000000000000001111100111101001011000010100000000000000
000010000000000001000110110111100000111100000000000000
000000101000000011100010101011011111000110100000000000
000000000110000001100100000101101101001111110010000000
000000000000001000000000001101000001100000010000000000
000000000000000101000010001001101011000000000000000000
000000000110000001100011100000000000000000000100000000
000000000001000000000000000011000000000010000100000000
110001000000000000000000000000000000000000000100000000
100010000000001101000010110011000000000010000100000000

.logic_tile 7 22
000000000000000001000010110001000000000000000100000000
000001000001010000100011110000000000000001000101000000
001000000000000111000000010001101010000110100000000000
000000000000000000100010100011101111001111110000000000
010000000000000111100011100001000000000000000100000000
010001000000000111100010000000000000000001000100000010
000000000000000001000110101011001110100000000000000000
000000000000000000100000000001001001000000000000000000
000000000000000001000000000001000000000000000100000000
000000000000000001100010110000000000000001000100000010
000000000001000000000000000000000000000000100100000000
000001000000000000000000000000001000000000000100000000
000000000000000001100000000101000001001001000000000000
000000000000000000000010001101001010111001110000000000
110000000000000000000000000011011010010111100000000000
100000000000000000000000000011111011001011100000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000001110001000000000001000000000000000100000000
000000000000110000000011110000000000000001000100000000
001001000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000100101000010100101101010000010000000100000
010000000000010000100110110101111011000000000001000000
000000000000001000000111100000000000000000100100000000
000000000000000001000010110000001000000000000100000000
000000000000000000000110010101011010000100000010000000
000000000000000000000010001101111010000000000001100000
000000000000000001100000000000001100101000000000000000
000000000000000000000000001011010000010100000000000000
000000000000100000000000000101100001100000010000000000
000000000001000000000000000000001011100000010000000000
110000000010000001000000011111111001000110000000000000
100000000100000000000010000011011111000001000010000000

.logic_tile 10 22
000000000000000000000000000000001100000100000100000000
000000000000000000000011100000010000000000000100000100
001000000000000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000001011001010000110100000000000
100000000000000000000011001111111111001111110000000000
000000000001000000000000011000000000000000000100000000
000000000010000000000010000111000000000010000101000000
000000000000000101000110000001111011000110100000000000
000011100000000001100100000011111111001111110001000000
000000000000000000000000000000000000000000000000000000
000010000010100000000010110000000000000000000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000010110000001001000000000100000000
110000000000001000000010000011101000111000000000000000
100000000000001001000000001111111100111100000010000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000100000100
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000001111110000110100000000000
000000000000000000000000001101111111000000000000000010
001000000000100000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100101000000
000000000000000000010000000000001101000000000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000001000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000001000000010100000001000111100001000000000
000000000000001111000111110000000000111100000000010000
000000000000000000000000010001000000010110100000000000
000000000000000111000011110000100000010110100000000000
000000000000000000000000010101111010000000000000000000
000000000000000000000010000001011001010000000000000000
000000000000000000000000010000011000000011110000000000
000000000110001111000011100000010000000011110000000000
000000000000001000000011100011000000010110100000000000
000000000000000001000100000000100000010110100000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001001011001001010001000000
000000001000000000000000000011111000010110100010100010
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000

.logic_tile 2 23
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000110000
001010000000000000000000000111000000010110100000000000
000001000000000000000000000000000000010110100000000000
110000000000001000000000000000011100000011110000000000
110000000000001111000000000000010000000011110000000000
000000000000000111100000000000011100000011110000000000
000000000000000000100000000000010000000011110000000000
000000000000001000000000000000000001001111000000000000
000000000000000011000000000000001010001111000000000000
000000100000000000000011110000001100000011110000000000
000000000000000000000011000000000000000011110000000000
000000000000000111100011100011100000000000000100000000
000000000000000000000000000000100000000001000110000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000110000000

.logic_tile 3 23
000000000000100000000000000001100000000000001000000000
000001001001010000000011110000100000000000000000001000
001000000000001001100010100101011010000001011100000000
000000001100000001000100000101010000010100000101000100
010000000000000001100110001111001000000001011110000000
010000000000000011000000000011100000010100000100100001
000001000000000000000010110101001001100001001110000001
000000101110000000000110000101101110000100100111000000
000000000000000000000000001111101001100001001100000100
000000000000000000000000000011001000000100100101000000
000010100000001000000000000000001001001000011110000100
000001000000000111000000000101001000000100100100000000
000000000000000000000000011101101000000001011110000100
000000000000000000000010000011100000010100000100000000
110000000000000000000110000111101000000001011100000100
100000001110000001000000000101100000010100000101000010

.logic_tile 4 23
000000100000000111100010111000000000000000000100000000
000000001000000111000111100101000000000010000100000000
001000000000001101100000011000000000000000000100000000
000000001100000111000011010011000000000010000100000000
010000000000000101000011100111111000000110100000000000
110000000010000000000000000001001110001111110000000001
000000000001011011100000001111011001010111100000000000
000000000000100101100000000111011010001011100010000000
000010000000000000000011100001001101000000000010000100
000000000000000000000100001001011110000000100010000010
000000000000001001000000001101001110000110100010000001
000000000000000111000000000111001111001111110000000000
000000000000000101100000001001011111000110100000000000
000000000000000000000010110001101100001111110000100000
110001000000011111000000000000011000000100000100000000
100000001010100001100000000000010000000000000100000000

.logic_tile 5 23
000000000010000111100000010111111001000110100010000000
000000000000000000100010110111101000001111110000000000
001000000000011011100000000011001001000000100010100001
000000000000100101100010110001011010000000000011000101
010000000000000101100111001101000000001001000000000000
110000100010001101000110000001101010101001010000000000
000010100001011000000000001011001000000000000011000010
000001001010111111000000000101011100000000100010100101
000000100000000001000000000101101100001000000010000101
000000000000000001000000001001001100000000000010100001
000000000000000000000000001000000000000000000100000000
000000000000010000000000000111000000000010000100000000
000000000001000001100000000011011010000000100010000111
000000000000100000000000001001001100000000000010000110
110010000000000000000000000001100000010000100000000000
100001000000000001000011110000101010010000100000000000

.logic_tile 6 23
000011000000001101100011101000000000000000000100000000
000011100000001001000110010101000000000010000100000000
001000000000001111000000010001111010000110100000000000
000000000000001111100010100101011000001111110000000000
010010100001111111000110110111101000000000000010100011
010001000000110001100010011111011010000000100011000101
000000000000001001100111000101011001010111100000000000
000000100001010101100011100111111011001011100001000000
000000000001000000000111011111011100010111100000000000
000000000001010000000010100001101011001011100000000010
000000000000000001100000000001000000000000000100000000
000000000000000000000010000000000000000001000100000000
000000001100001000000011111101011010000110100001000000
000001000000001001000111010001101101001111110000000000
110000000000000000000000000000011101011100010000000000
100000000000001111000000001011011000101100100000000000

.logic_tile 7 23
000010000100000000000010110000000000000000000000000000
000001100000000000000011000000000000000000000000000000
001000000000010111100000010001100001100000010000000000
000000000000100000000011110000101000100000010000000000
010000001000000000000011110000000001000000100100100000
010000000000000000000110100000001111000000000100000000
000000000001000101000110100000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000011101111010010100000010000000
000000000000000000000011101101100000000000000000000000
000000000000000000000000000101001110111110100000000000
000000000000000000000000001001110000000001010000000000
000000000000000000000011101111101010010111100010000000
000000000001010000000000000101111101001011100000000000
110000000000000000000010000000000000000000000000000000
100000001100000000000011110000000000000000000000000000

.ramb_tile 8 23
000000000001010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000010100111010000000000000000000000000000
000011100000100000000000000000000000000000
000000000000100000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000111000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 9 23
000010100000001111100110000111100000000000001000000000
000011100000000011000000000000100000000000000000001000
001000000001000000000000001000011100000100101111000000
000000000000000000000000000111011100001000010111100000
110010000000000111100000000000001000000100101110000000
110001000000000001100000000101001101001000010111100000
000000000001000000000000000101001000010100000110000001
000000000000000000000000001001000000000010100111000010
000000000000010001100000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100100000000010000000000000000000000000000000
000010000000000000000011000111100000010110100100000000
000001100000000000000000000101100000000000000111000010
110010100011010000000111010001011110010111100000000000
100001000001111111000110000101011000000111010000000000

.logic_tile 10 23
000000100110000000000000010011111111000011100110000000
000000000000000000000011000000001010000011100100000000
001000000000000000000000001011100001010110100110000000
000000000000000000000000000101101111000110000100000000
110000000000000111000111000000011110000011000100000000
010000000000000000100110100000001011000011000100100000
000000000000000111100110100101100000101001010010000000
000000000000000011000000001101100000000000000000000000
000000000000010000000000001111011110000010100100000000
000100000000100000000011110111100000000011110100000100
000000000000000001000000011000001000000010100100000000
000000001100100000000010100111010000000001010100000100
000000000000000000000010000000011110000010100100000001
000000001110000111000011101111000000000001010100000000
110000000000100111000000011000001010000110100100000000
100000000000000001000011110111001110001001010100000000

.logic_tile 11 23
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000101000000000110000100000000
010000000000000001000010000000001101000110000100000000
000001100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000110101101001101000010100000000000
000001001110000000000010101111111011000010000000100010
000000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011111011000000000010000000000000
110000000000001000000110000011111101111010100000000000
100000000000000111000000001111011110111101100000000001

.logic_tile 12 23
000000000001010000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000101001111110100010110100001
000000000000000000000011111001111011100000010101100010
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010000000100000000001000101000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000001100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000001000000000000000011010000100000100000000
000000000000000111000000000000010000000000000100000110
110000000000001000000000010000000000000000000000000000
010000000000000111000011100000000000000000000000000000
000000000000000000000010000001101000000010000000000000
000000000000000000000000000101011011000000000000000000
000000010000000000000000000000001010000011110000000000
000000010000000000000011000000000000000011110000100000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001101000000101001010000100000
000000010000000000000000001000000000010110100000000000
000000010000000000000000000001000000101001010000100000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000111000010000000000000000000100100000000
000000000000000000000000000000001011000000000100000010
001000000000000011100000000000011010000100000100000000
000000000000000000100000000000000000000000000100000010
110000000000000000000011100001000000000000000100000000
110000000000000000000000000000000000000001000100000100
000000000000001111000000000000000000001111000000100000
000000000000001111000000000000001000001111000000000000
000000010000001000000000000001100000000000000100000000
000000011000000111000000000000000000000001000100000000
000000010000000011100000000000000000000000100100000000
000000011110000000100000000000001001000000000100000000
000000010000000111000010100000000000000000000100000000
000000010000000000000100000011000000000010000100000000
110000010000000111000000001111101111000000000010000000
100000010000000000100000000011001010000100000000000100

.logic_tile 3 24
000001000000000000000111100111001000000001011100000000
000000000000001101000100000111000000010100000101010100
001000000000000111100000010101001000000001011100000000
000000000000000000000010100011000000010100000101000000
010000000000001001100111000111001000000001011100000001
110000000000000111000100000111100000010100000101000000
000000000000001101100110000000001000011110110100100001
000000000000001001000000000011001101101101110100000100
000000010000000111000110000101111001010111100000000000
000000010000000001100000000001001001001011100000000000
000000010000000000000000000011001011010111100010000000
000000010000000000000000001001001010001011100000000000
000000010000001111000000011101101011000110100000000000
000010010000000001100010000101001110001111110000000000
110010110001010101100000000111011010000001010100000001
100000010000000000000000000000010000000001010100100000

.logic_tile 4 24
000000000000001001100000000001011010000110100000000000
000000000000010101100000000001001011001111110010000000
001010000000000000000010100101100000000000000100000000
000001000000001001000000000000000000000001000100000000
110000000000000001100111001101111110000110100000000000
110000000000000000100100000111011010001111110010100000
000010100001010111100111000000000000000000000100000000
000001000001000101000100000011000000000010000100000000
000010010000000011100000000101111100000110100000000000
000001010000000001100000000011011010001111110000000010
000000010010100000000110000001100000000000000100000000
000000010000000001000100000000000000000001000100000000
000000010000100000000111100101111001010111100000000000
000000010000000000000000000101011100000111010000000000
110000010000000101100000010000011010000100000100000001
100000011010000000100010010000010000000000000100000000

.logic_tile 5 24
000000000000000101100010110101101100000000000000000000
000000000000000000000110010101011101010000000000000000
001000000000000001100010111101101011010111100000000000
000000000000100101000110100011011011001011100010000000
010000000000000001100010110001011101010111100000000000
100000000000000000000010011001111000001011100010000000
000010100001011101000000000001111110010111100000000000
000001000000001111000010101101001000000111010000000000
000000010000000000000110010000000001000000100100000000
000000010000000000000110000000001010000000000100000000
000000010000001101000010000011100001100000010000000000
000000010100000001100000000000001011100000010000000000
000000010000100001000110000001111111000000000000000000
000000010001000000000000001111001001010000000000000000
110011010000000101100000001001101111000110100010000000
100011010000001101000000001001001011001111110000000000

.logic_tile 6 24
000000000000000101000110011001011100100000000000000000
000000001000000000000011010101101010000000000010000000
001001001000000000000110111001011100100011100000000000
000000000000000000000010100101111111000011110000000000
110000000000001001000000010011100000000000000100000000
000000001000000101000010000000100000000001000100000000
000000100000001001100000010000011000100000110000000000
000001000000000001100010010101011100010000110000000000
000001011010101001100000001001001010000001010000000000
000010110000001001000000000011010000101001010000000000
000001010110001101000010110000001110000100000100000000
000000010000001001100110000000010000000000000100000000
000000110100100101000010110101111000100000000000000000
000000010001010000100110010000111100100000000000000000
110000010000100000000000000111000000000000000100000000
100000010001010000000000000000000000000001000100000010

.logic_tile 7 24
000000000000001101000000001111011111000000000000000000
000000000000000101000000000001101001100000000010000000
001000000000001111000000011000000000100000010000000000
000000000000000111100011111011001011010000100000000010
110001000000001001100011100000000000000000000100000000
110000000000010111000111101011000000000010000110000000
000000000000000011100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000110000000000000011100000000000000000000000000000
000000010000100000000110001001001011011111110000000000
000000010000000000000000000101001000111111110001000000
000000010000000000000010000000000000000000000000000000
000000110000000000000011110000000000000000000000000000
110000010000000000000000000101101010001100000000000000
100000010000001111000000000001011010000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010111000000000000000000000000000000
000000110000000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 9 24
000000000000100101000110000001011110000001010000000000
000000000000010000100111110111110000111101010001000000
001000000000001001100111000111001101010111100000000000
000000001010000111000010101011101101001011100000000000
110000000000000111100010101001101010000000000010100000
010000000000000000100010101001111011000001000011100110
000000000000000111100110010000000000000000100100000000
000000000000000000000111100000001111000000000100000000
000000010000100000000111111101101111100000000000000010
000000010001000001000111110011101110000000000000000000
000001010000000111000111000101011010101000000000000000
000010011100000001000100000000010000101000000000000000
000001010000000001100110001111111100010111100000000000
000000110000000111000010011111001001001011100000000000
110000011100000111100011110101111001000001000000000010
100010110000001111000110000001001000000110000000000000

.logic_tile 10 24
000001000000000000000011101111111100000010100010000000
000000101000000111000010011001101101000001000000000001
001000100000001111100110011101011001000011100100000000
000001000000000111100111100001001011000011110100000000
010000001110001111000111001001100000000000000000000000
010000000000000111000010010111101000001001000000100000
000000000110001011100011100011111010101000000000000000
000000000000000111100011110000100000101000000000000000
000000110000000000000111011101011110010110100100000000
000010110001000000000110000001101110001001010100000100
000000010000001111000000000111011101000111000100000000
000000010000000011100011101111101010001111000100000001
000000010000000011100111101000001001000111000100000000
000000010000000000000011111101011000001011000100000000
110000010001001111000000010101011000000011100100000000
100000010000001111000011010101101101000011110100000000

.logic_tile 11 24
000010100000000000000000000000000001100000010000000001
000001000000000000000010101101001011010000100000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000100000111100110000101100000000000000100000000
000010000000000000100000000000000000000001000101000000
000010100000001111100011101000000000000000000100000000
000001000000000111000000000101000000000010000100000000
000000010000000111100111000011011111111011010010000000
000000010000000000000100000101011010111110100000000000
000000010010000000000110001111001000010111100000000000
000000010000000000000000001011011101000111010000000000
000000010000000111100000000011000000000110000000000000
000001010000000000100000000000001010000110000000000010
110000010000000000000000011000000000000000000100000000
100000010000000000000011010101000000000010000100000000

.logic_tile 12 24
000000000000000111100010100000000000000000000000000000
000000000000000000100010010000000000000000000000000000
001010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000001001000010000010000000
010000000000000000000000001111011101000001000011100101
000000000000100101000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000010010000000000000000000000000000
000000010000000000000000000001011010010000110100000000
000000011000000000000010010111101000110000110001000001
000000010000000000000011100000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000111010000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000011100000000000000000000000000000
000000010000100000000100000000000000000000000000000000
110000110000000000000000000111000000010110100100000000
100000010010000000000000001101100000000000000100000010

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011010000100000000000000
000000000000000000000100000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000001000111000000000000000000100100000000
000000000000000000000010110000001010000000000100000000
001000000000001101000000011111001001000000010000000000
000000000000001111100011100001111010000000000000000000
110000000000001001100110010000000000000000000100000000
010000000000000001100111101101000000000010000100000010
000000000000001001000010000101111001010111100000000000
000000000000001001000111110101111011001011100000000000
000000010000100101100000011001001001010111100000000000
000000010000000000000011000001011101001011100000000001
000000010000000000000000000001111010010111100000000000
000000010100000000000010111101101100000111010000000000
000000010000000000000110000111000000000000000100000000
000000010000000001000010000000000000000001000110000000
110000010000000000000000000000000000000000000100000000
100000011110000000000000001111000000000010000100000000

.logic_tile 3 25
000000000000001101000000000000001010000100000100000000
000000000000000011100000000000010000000000000100000000
001000000000001101100111000000000000000000000100000000
000000000000000001000110110101000000000010000100000000
010001000100000101100000010001100000000000000100000000
100010100000000001000011000000100000000001000100000010
000000000000001101000110101011011001000000010000000000
000000000000000101000010101101001000000000000000000000
000000010000001000000000001000000001100000010000000000
000000010000000101000000001011001001010000100000000000
000000010000001000000000000101011011001001010000000000
000000010000000011000010010001001010111001010000000001
000000011110100000000000001111101111010111100000000000
000000010000000001000000000011001011000111010000000000
110000010000001000000000000001000000000000000100000000
100000010000001001000000000000000000000001000100000000

.logic_tile 4 25
000001000000010001100110100001101111010111100000000000
000000100000000111000010010101101101000111010000000000
001000001010000111000111101101101001010111100000000000
000000000000000000000000001101111010001011100000000000
110000000000000111100111010101001010000110100000000000
110000000000000001100111010001011101001111110000000100
000010000001010000000110110011100001001001000000000000
000000001010000001000011100000001110001001000000000000
000000010000000001000010101011001101010111100000000000
000000010000000000000110001011011110000111010000000000
000000110000000000000000000000011110000100000100000100
000000010000001101000010000000010000000000000100000000
000000010000000101000010000001011111110011110000000000
000000010000000001000000000111101100000000000010000000
110000010000001111000111000101000001001001000000000000
100000010000000101000100000001101000111001110000000000

.logic_tile 5 25
000000000000000000000010100011101100101000000010000000
000000001100000000000110110000000000101000000010000100
001000000000000000000110111000000000000000000100000000
000000000110000000000010001111000000000010000100000000
110000000000000000000110101101101010000110100010000000
010000000000000111000000000101001110001111110000000000
000010100000000111100000001000000000000000000100000000
000010000000000111000000001111000000000010000100000000
000000010000000001000111111111101000101000000000000000
000000010000000000000011101001010000000000000000000000
000010110000000001000000000101001001000010000000000000
000001010000000001000000001111111001000000000000000000
000000010000000001100000011011011011000110100000000000
000001010000000000000010110011101110001111110000000001
110000010001011111000000001000000000000000000100000000
100010010000001001000010011111000000000010000100000000

.logic_tile 6 25
000000000001010001100000000000000000000000100100000000
000000000000100111000000000000001111000000000100000000
001000000000001000000010000000011101110000000000000000
000000000000001011000100000000011101110000000000000000
010000000000001000000000001001011110000000000000000000
000000000000000001000010010111011000010000000010000000
000000001010011000000010001101101110000000000000100001
000000001010001111000100000101101011000100000000100000
000000010010000000000010000101011001000000000000000101
000000010000000000000100000111111000000000100011100110
000000010000000000000010010111111100000110100000000000
000010010000000111000010000101101101001111110000000000
000000010100100011100011100000000000000000000100000000
000000010001000000000000001111000000000010000100000000
110000010010000001100010010000000000000000000000000000
100000010000000000000110100000000000000000000000000000

.logic_tile 7 25
000000000100000111000000010000011111110000000000000000
000000000000000000100011100000001001110000000000100000
001000000000101001000111110001100000000110000000000000
000000000000001111100011100000001011000110000000000000
010000000000000000000010000011100000000000000100000000
000000000000000000000110000000100000000001000100000100
000000000000000101000010010101101000010111100000000000
000000000000000000100111010111011000001011100000000000
000001010000001000000000000011100000000000000100000000
000000011110000011000000000000100000000001000100000000
000000010000001000000010000000000000000000000000000000
000000010000000001000100000000000000000000000000000000
000000010001011000000000010101111001010111100000000000
000000010000100011000011010011111100001011100000000000
110000010000000000000000000101011011111100110000000000
100000010000001101000000001111111000111001110000000000

.ramb_tile 8 25
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000001000000001000000110001000000000000000000100000000
000000000000000001000000000101000000000010000100000000
001000000000000001100110011011001010010111100000000000
000000000000000000000010011101111001000111010000000000
010000000000000000000011101000000000000000000100000000
000000000000001111000000000101000000000010000100100000
000000000000000111000111100101100000000000000100000000
000000000000000000100110010000000000000001000100000000
000010110000000000000000001001111101010111100000000010
000001010000000000000010011001111011001011100000000000
000000010000000000000010000000011010000100000100000000
000000010000000000000011110000000000000000000100000000
000000010000000000000000001001101010010111100000000000
000000010000000000000000001011001000000111010000000000
110001010000000000000000000101100000000000000100000000
100000010000000000000000000000000000000001000100000000

.logic_tile 10 25
000001000000000000000010110111001010000110100000000000
000000001110000000000010001001111101001111110000000000
001000000000100000000010101011011101010111100000000000
000000000000000000000000001111011010001011100000000000
010000000001011000000011101000000000000000000100000000
000000001110101111000010000111000000000010000100000000
000000000000001111100111010111111010010000100000000000
000010101000000001000111101001101100000000010000000000
000000010000001001100000010101000000000000000100000000
000000010000000011000011010000000000000001000100000000
000000010000000000000000001101101011000110100000000000
000000010000000000000011111001111011001111110000000000
000000010000000000000000001000000000000000000100000000
000000010001000000000010000111000000000010000100000000
110001010000000111000110010111100000000000000100000000
100000010000000000000010000000000000000001000100000000

.logic_tile 11 25
000000000000001000000000001001111010000000010000000000
000000000000100101000010110111111001100000010000000000
001000000000000111100110000111011001010111100000000000
000000000000001111000000000101101000001011100000000000
010000000110001000000000010011011111010111100000000000
000000000000001111000010000111101101001011100000000000
000000000000000101000000000000000001000000100100000000
000000000000000001000011110000001100000000000100000000
000000010000000000000111000011100000000000000100000000
000000110000000000000100000000000000000001000100000100
000000010000000111000000010000000001000000100100000000
000000010000000000100010000000001100000000000100000000
000000010000000001100110000011100000000000000100000000
000000010110000000100000000000000000000001000100000000
110000010010000001100000001001011010000000000000000000
100000010000000001000000000101001011100000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000001010000000010100000000000000000000000000000
001000000000000000000000000011101001000001000000000000
000000000000000000000000000000111101000001000000100000
010000000000000101100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010000101100000000000000100000000
000000000000100000000000000000100000000001000100000000
000001010000000000000110000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000111010000001010011100000000000000
000000010000000000000010011011001011101100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110001010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000001000000000000000111100000010000100100000000
000000000000100000000000001011101011101001010110000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000010000000000000000011000000000000110000100000000
000000010110000000000010010111001101001001000101000000
000000010000000000000000001011001110010110100110000000
000000010000000000000000000001110000000010100100000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110000010000000011100000010000000000000000000000000000
100000010000000000100011110000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000101000000010101100000000000001000000000
000000000000000000100011000000100000000000000000001000
001000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000000000000000000001001000001000010100000000
010000000000000000000000000000001101001000010110000000
000000000000000000000110010111000000001001000010000100
000000000000000000000010000000001000001001000010000011
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000001011010000001010100000000
000000000000000000100000000000010000000001010100000000
110000000000000000000000001101100000000000000110000000
100000000000000000000000001101101000110000110110000000

.logic_tile 2 26
000000000000000000000011100000001100000100000100000000
000000000000000000000000000000010000000000000100000000
001000000000001011100000000011000000000000000100000000
000000000000001011100000000000000000000001000100000000
110000000000100000000111101000000001100000010000000000
010000000000000000000000000011001101010000100000000000
000000000000000000000000010000000000001111000010000000
000000000000000000000011100000001001001111000000000001
000000000000000001000010010000001100000100000100000000
000000000000000001000011010000000000000000000100000000
000000000000000000000010101101011111010111100000000000
000000000100000001000010111011111011000111010000000000
000000000000001001000000000001101111010111100000000000
000000000000010001000000000111001000001011100000000000
110000000000000000000111000000000000000000000000000000
100000001110000000000000000000000000000000000000000000

.logic_tile 3 26
000010100000001000000010010011101000101000000000000000
000001000000001111000011100000010000101000000000000000
001010000000001000000111101001001011010111100010000000
000001000000000011000000001001011101000111010000000000
010000000000001000000011100000001010000100000100000000
010000000000000001000010010000010000000000000100000000
000000000000000101000000010000011000000100000100000000
000000001010000000100010100000000000000000000100000000
000000000000000000000000000101101011000000010000000000
000000000000000000000000001111101010000000000000000000
000000000000000001100010100000000000000000100100000000
000000000000000000000000000000001011000000000100000000
000000000000000000000110100101000000000000000100000000
000000000000000000000000000000100000000001000100000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001011000000000100000000

.logic_tile 4 26
000000000000000000000000010000000000000000001000000000
000000000000000111000010100000001011000000000000001000
001000000000011111100000010000001010000100101100000000
000000000000101111000011011011011100001000010111000000
110000000000000101000111001011001000010100000110000010
010000000000000000100011100001100000000010100100000001
000000000000000001000010010101111011000110100000000000
000000000000000000000010000111011000001111110000000000
000000000000000001100010000011111011000000010000000000
000010000000000000000010000101111101000000000000000000
000000000000000101100110011001001110010111100000000000
000000000000000000000010010001001011001011100010000000
000010100000001111100000000000011001110000000000000000
000001000000000101100000000000001001110000000000000000
110000000000000000000000001001011011000110100000000000
100000000000100000000010001111101100001111110000000000

.logic_tile 5 26
000000000000001000000010100000000001000000100100000000
000000000000000011000110110000001010000000000100000000
001000100000001101100110010000001101100000000000000000
000001000110000101000010001101011000010000000000000000
110000000000000000000111001000000001001001000000000000
000000001100000000000010101001001000000110000000000000
000001000000010101000000001101011011000110100000000000
000000000000000001100000001111101010001111110001000000
000001001010000000000000010000011110000100000100000010
000010100000000000000010010000000000000000000100000000
000000100000000101000000000000001000000100000100000000
000001000000000000100000000000010000000000000100000000
000001000000000000000000000001101000100000000000000000
000010000001000000000000000000111000100000000000000000
110000000000001000000000001001001011010111100000000000
100000000000001011000010110011111010001011100000000001

.logic_tile 6 26
000000000000001000000110010111100000000000000100000000
000000000000000001000110000000100000000001000100000000
001000000000101101000110000001011101000000010000000000
000000000100000001100010011001001001010000100010000000
010000000000010000000000001001101101010111100000000000
000000000000000000000010010001001010000111010000000000
000000000010000111000000001011111000000000000000000000
000000001010001001100000000101111011000001000010000000
000000001000000011100110001101101011000000000010000000
000000000000000000000000001011011001000001000010000000
000010000000000000000000000000000001000000100100000000
000001001110001111000010010000001111000000000100000000
000000000000000000000010001000000000100000010000000010
000000000001010000000000000001001111010000100000000000
110010100000000000000000010001000001001001000000000000
100000001000000001000011001011101110101001010000000000

.logic_tile 7 26
000000000000010000000000000101000000000000000100000000
000000000000000000000011100000000000000001000100000100
001001000000000111000111000101000000000000000100000000
000000000110000000000100000000000000000001000110000000
110000100000000101000010100000000000000000100100000000
100001000000010001000110010000001010000000000100000000
000000000000000000000010101001001011000110100000000001
000000000000000000000000000001111001001111100000000000
000000000010000000000000001111100000000110000110000000
000000000000000000000000000011101111001111000100000000
000000000000010000000110000000000000000000100100000000
000000000000100001000000000000001011000000000100000000
000000000000000000000010000011111110101000000001000000
000000000000000000000000000000100000101000000000000000
110000000101000000000000000111011010000010100100000000
100000000000101101000010000000110000000010100100000000

.ramt_tile 8 26
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000001000000001111100110110001011100101000000000000000
000010000001010111000111010000100000101000000001000000
001000000000001001000111100000001100000100000100100000
000000000000000001100011110000000000000000000100000100
010000000000000011100010001111101011010111100000000000
010000000000000011100111100101111110000111010001000000
000000000000001011100011100101001111010111100000000000
000000000000001111100110101111011001001011100000000000
000010100000000000000110100101011011010100000000000000
000001000000001001000000001111011001000100000000000000
000000000000001111100011101001111100000000010000000000
000000001000000101100100000101001000100000010000000000
000000000110000000000111101011011100000001000000000000
000010000000000000000111111111111000000110000000000000
110000000000001101100110101101011011010000100000000100
100000000000100011000110000111111000001000000000000000

.logic_tile 10 26
000000000001010000000000000011111011001000000000000000
000000001110100000000000001101101101010100000000000000
001000000000000000000000001000001100101000000000000000
000000000000100000000000000011000000010100000000000000
010000000000000000000010100111000000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000001101000000000000000000000000100100000000
000000000000011111000000000000001110000000000100000000
000010000000001001100000010000001110000100000100000000
000001100000000111000010000000000000000000000100000000
000000000000000101100010010000000000000000000100000000
000000000000000000000010000111000000000010000100000000
000000000000011000000000010111000000000000000100000000
000000000000101011000011000000000000000001000100000000
110000000000000000000000000101101100000001000000000000
100000000000000000000000001111011100001001000000000000

.logic_tile 11 26
000000000000000001100111100000011101110000000000000000
000000000000000000000100000000011000110000000001000000
001000000000001000000111011101111101000110100000000000
000000000000000111000111100011011001001111110000000000
010000000000000000000000000001001111000000010000000000
000000000000000000000000001111011111100000010000000000
000000000000000011100000000000000001000000100100000000
000000000000001001100000000000001010000000000100000000
000000000000000000000000000101100000000000000100000000
000000001100000000000000000000000000000001000100000000
000000000000000111100010010000000001000000100100000000
000000000000000000100010000000001010000000000100000000
000000000001010000000110010000011010000100000100000000
000000000000100000000011110000000000000000000100000000
110000000000001111000110000001111111000110100000000000
100000000000000001000000001001101110001111110000000000

.logic_tile 12 26
000000000000000000000000001111011001000111000101000000
000000000001010000000000001001001000001111000100000000
001000000000001111000000000000000000000000000000000000
000010000000001011000011110000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000000011100000000001111011010110100100000000
000000000000000000000000001101001100000110100101000000
000010100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000111000000011000101011010100000001
000000000000000000000000000111001010010111100100000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000111100000000111100000000000000100000000
100000000000000000100000000000100000000001000101000000
000000000000000000000000001000000000000110000100000000
000000000000000000000000000001001001001001000101000000
000010100001010011100000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
000000000000000000000000001000000000010000100100000000
000010100000000000000000000001001100100000010110000000
000010000000000001100000000000000000000000000000000000
000001001100000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000001000010
000000000000000000
000010000001100000
000010110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
001000000000000000000010101011011100000001010000000000
000000001110000000000010101111000000101001010000000000
110000000000000000000000000000000000000000000000000000
010000000000001001000010100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
000000000000001000000000000000001010000011110000000000
000000000000000011000010010000010000000011110000000000
000000000000001000000000000000000001001111000000000000
000000001010000101000010010000001001001111000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000100000000
110000000000000000000000010000011100000100000100000000
100000000000000000000010100000010000000000000110000000

.logic_tile 2 27
000000000001001111000110100000000001000000100100000000
000000000000000011100000000000001010000000000100000000
001000000000000000000111111000011000100010100010000000
000000000000000101000111101001011000010001010001000000
110000000000001001000010000101011010101000000000000000
000000001000000001000111100000010000101000000000000000
000000000000000111000000000000001100000100000100000000
000000000000000001100010000000000000000000000100000010
000001000000000000000010001111011111000010000000000000
000010100000000111000100001011011100000000000000000000
000010000000001000000000010001011111010111100000000000
000000000000001101000010011101001110001011100000000000
000000000000001000000000010011001111000000100000000000
000000000000001011000010011101111111000000000000000000
110000000000010011100110010101011001000110100000000000
100000000000100001100111011001001010001111110000000000

.logic_tile 3 27
000001001100100000000111100111100000000000000100000000
000010100000000000000111100000100000000001000100000000
001000000000001000000000000001101110010111100000000000
000000000000000011000000001011001011000111010000000000
110000001110000000000000010111000000000000000100000001
010000000000000000000011010000100000000001000100000000
000000000000000001000010100000011110000100000100000000
000000001010000000000011100000000000000000000100000000
000000000100001000000010101101101001010111100000000000
000000000000000001000010001011111011000111010000000000
000010000000000101000000001011011010010111100000000000
000000000000000000000010000011001011000111010000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100010001001000000000010000100000100
110000100000000101100110110111100000000000000100000000
100001000000000000000010100000100000000001000100000000

.logic_tile 4 27
000000000000000111100111000000011000000100000100000000
000000000000000000100100000000010000000000000100000100
001000000000001111100111000001101010000110100000000000
000000000110000111000110110001111001001111110000000000
110010000000000011100110110001101101010111100000000000
110001000000000000000010000101001100001011100000100000
000000000000010011100000001001101100000110100000000000
000000001010000000100000001111001001001111110000100000
000000100010001101000110000101001101100000000000000000
000000000100000001100000000000111010100000000000000100
000000000110001000000000001000000000000000000100000000
000000000000000101000000001001000000000010000100000000
000000000000000000000010000001100000000000000100000000
000000000000000000000000000000100000000001000100000000
110000000000010000000000001000000000000000000100000000
100000000000000000000010111001000000000010000100000000

.logic_tile 5 27
000000000000000101100000011000000001010000100000000000
000000000000000000100011101001001100100000010000000000
001000000000000011100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010000000000000001000111010111100000000000000100000000
010000000000000000000011000000100000000001000100000000
000000000000000011100000001101011111010111100000000001
000000100000000000000000000111111000000111010000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000101000000
000000000000001000000000000000000001000000100100000000
000000001010001001000000000000001111000000000100000000
000000001111000000000000001001001010010000000000000010
000000000000000000000000000101011010000000000011000010
110000000011011000000011100101101010000000100000000100
100000000000001101000110000000001000000000100001000000

.logic_tile 6 27
000000000000000111100010101001101111111101110000000000
000000001000000000100110000111001001101000010000000000
001000001000000101100010111101001110000001000000000000
000000000000000000100110001001111111000110000010000000
010000000000001101000010101000000000100000010000000000
010000000000000001100000000101001010010000100000000000
000000100110000101000110000111101100010000000000000001
000001000000000000000000000011111101000000000011000000
000000000000101101000010100011001101000100000010000011
000000000000000101000010101011101111000000000000000001
000000000000000000000000000011011110000000000000000000
000000000000000000000010010011111101000100000010000010
000000000000000011100111110101001111001001010110000000
000000000000000111100010000111001011101001010000000000
000000000000000111000010100011101100000000010000000000
000000000000000000000000000001101001100000010000000000

.logic_tile 7 27
000001000000000000000000000001101111000000000010100001
000000000000001111000010111101101101001000000000000000
000000000000001111000010110101101011000001010000000000
000000000110001111100110001111101000110001010010000000
000000000000100101100010101111001100000110000000000000
000000000000010000100110101101111010100000000000000000
000000000000001101100011101001111111010000110000000000
000000000000001011000110111101101000110000110000000000
000000000001010000000110000001101111000010000010000000
000001001000100000000000001101101101000000000010000100
000000000000000000000000000011101010100010100000000000
000000000000000001000010001101011110101000100000000000
000000100000000000000000000001101011100110000000000000
000001000001010001000011111001111000100100010000000000
000000000000001001100000001001011011010111100000000000
000000000000000011000000000111001010000111010010000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000001010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 9 27
000010000100100111000000000011011110110001010000000000
000001000001011101100000001111011000110011110000000000
001000000000000001100111100011011010100001010101000000
000000000000010000000100001101011111000010100000000000
110000000000001001100010110111101100110100010000000000
010000000000001001000010000101101111110110110000000000
000000000010000101000110001000000000010000100100000000
000000100000000000000010100011001110100000010000000000
000000000000000111000110100000011001000000110100000000
000000000000000111000011100000001110000000110000000010
000000000000000101100000010101101111100000000000000000
000010000000000000000011100001001001000000000000000000
000000000000001011000110001011001100100000000000000000
000000000000000001000011011011011011000000000000000000
000000000000000101000111101111100000100000010000000000
000000000000000000000010011101101010000000000000000000

.logic_tile 10 27
000010100000000111000111000111111010110100010000000001
000001000000000000000100001101111010110110110000000000
001000000110000111000110000011111011100000000000000000
000000000000001101000000000001011110000000000000000000
010000100000001011100111100000011000000100000100000000
000000000000000011100000000000000000000000000100000000
000000000000001011100010111011001100010111100000000000
000000000000000001100011111001101010001011100000000000
000010000000001000000000010111011100000110100000000000
000001000000000011000010000011011111001111110000000000
000000000000001101000011101111111001100000000000000000
000001000000000011000100000101101100000000000000000000
000000000001111000000110100000001001110000000000000000
000000001100110101000000000000011010110000000000000000
110000000000001000000111001000000000000000000100000000
100000100000000101000111100001000000000010000100000000

.logic_tile 11 27
000000000001010000000000000000000000000000000100000000
000000000001100000000000000111000000000010000100000000
001000000000000001100000000000001110000100000100000000
000000000000000000000000000000000000000000000100000000
010000001010000000000000010011100000000000000100000000
000000000000000000000010000000000000000001001100000000
000000000000000000000110000000001110000100000100000000
000000000000001111000000000000000000000000000100000000
000000000000101001100000001011011000000010100000000000
000000000000011011000000001101001100000001000000000000
000001001010000001000000010011100000100000010000000000
000000000000100000000010000000101110100000010000000000
000000000000011001000000000000000000000000000100000000
000000000000100011000000000111000000000010000100000000
110000000000000000000000001000000000100000010000000000
100000000000000000000000000101001011010000100000000000

.logic_tile 12 27
000000000001010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
001000000000000111100111001111001010100010110101000100
000000000000000000100100001001101111111001110101000010
010000000000000001100000000001101101010000000000000000
010000000000000000000000000101011110100010100000000000
000000000000000000000111101101101011101001010111100000
000000000000000000000000001001101100101001110101100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011110010100000000000000
000010000000000000000000001011000000101000000000100000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000000010000110000
000001011000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000001000000010100000000000000000001000000000
000000000000001111000100000000001110000000000000001000
000000000000000101000000000101100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100000000001100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000001010000100000100000000
000000000000000000000011100000010000000000000100000000
001000000000000101000000001000000000010110100000000000
000000000000000000100011110101000000101001010000000000
010000000000000000000000000000000001000000100100000001
010000000000001101000011110000001001000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000010110100000000000
000001000000000000000000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000001000000000010110100000000000
100000000000000000000000000001000000101001010000000000

.logic_tile 3 28
000010100000001101000111100001100000000000000100000000
000000000000000101100100000000100000000001000101000000
001000000000000000000111100000000001000000100100000000
000000000000000101000000000000001001000000000100000000
110000000000000101000000000111100001100000010000000000
110000000000000000000000000000101011100000010000000000
000000000000000000000010101111101010001000000000000000
000000000000001101000100000101001111000000000000000000
000000000000001101000000010111101110000110100000000001
000000000110000011100010000001101100001111110000000000
000000000000000000000110001001101100000000010000000000
000000000000000000000100001011011000000000000000000000
000000000000000000000010010000001100000100000000000000
000000000000001101000010010000000000000000000000000000
110000000000000001100000000000000000000000000110000000
100000000000000000100010011001000000000010000100000000

.logic_tile 4 28
000001001100001000000000001101111001000010000000000001
000000100000100101000000001111111100000100000000000000
001000000000001101100011100000000000000000000000000000
000000001010000101000100000000000000000000000000000000
010000000000000101100110101011001010101000000000000000
100000000000000111000000000001100000000000000000000000
000000000000100011100110110101000000000000000100000000
000000000000000101100011000000000000000001000100000000
000000000010000000000110100101100000010000100000000000
000000000000000000000000000000001011010000100000000000
000000000001011000000000000001000000000000000100000000
000000000000100001000000000000000000000001000100000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001011000000000100000000
110000000000000000000011000101101011101110000000000000
100000000000000000000000001111011000011110100010000000

.logic_tile 5 28
000010100000000011100010110001011000010110100100000000
000001000000000101100111001001010000000010100100000010
001000000000001111100111010101001101000110100100000000
000000000000000111000011010000101011000110100100000000
110000000000000111000111010001011110001000000000000000
100000000000001101000010001101101000000010000000000000
000000000000000011100000001111001110010111100010000000
000000000000000000000011100011011110001011100000000000
000000000000010000000111001001000001010110100100000000
000001000000101101000000000011001010000110000100000010
000010000000000011100000000101000001010110100100000000
000001000000000111100000001011101000000110000100000000
000000000000001001000110101001011110010110100100000000
000000000000001011000100000001000000000010100100000000
110000000000000000000000000101011000100000000010000000
100000000000001101000000000101011011000000000000000010

.logic_tile 6 28
000000000000000101100000000000000000000000000100000000
000000000000000000000010110101000000000010000100000000
001010100000000101100000000111011110000000000000000001
000001000001010000000010111111011101100000000010000000
010000000000000101100000010000000000000000000100000000
000000000000000000100010000101000000000010000100000000
000010000000000101000000011111101100000110100000000000
000000000000010000000010101111001100001111110000000000
000000000000001001100110101011111000000001000000000000
000001000000000001000000000101101001001001000000000100
000001000000000001100111000101000000000000000100000000
000010000000000101000000000000000000000001000100000000
000000000001000101100000011101011011000110100000000001
000000000000000000000010101001111010001111110000000000
110000000000000001000110110011111011010111100000000000
100000000000000000100011000001001100001011100000000000

.logic_tile 7 28
000010100000001000000011100001100000000000001000000000
000001000000001011000110100000100000000000000000001000
001000000000000001100110000000011010000100101100100001
000000000000000000000000001001011100001000010111000010
010010001110000000000011100111001000010100001110100001
010001000000000000000100001101100000000001010100000010
000000000000000000000110000111001000010100001110100001
000000000000000000000000001001100000000001010100000000
000000000010000001100000000111101000010100001100000000
000000000000000000000000001101000000000001010100000000
000010100000000000000000000101001001000100100100000000
000000000000000000000000000000101000000100100100000000
000000000100000000000110010011011111000011000000000000
000000000000000000000010000001001110000000000000000000
110000000000001001100000000000000001000110000100000000
100000000000000001000000001001001001001001000100100000

.ramt_tile 8 28
000000000100000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000001111100000001101100000000000000100000000
000000000000000001000010110001000000101001010000000000
001000000000001101000111000011011100101000010000000000
000000000000000111100011100011101000101010110000000000
110000000000000001100110010111111100111001000000000000
110000001110000000100010001101001100111111000000000000
000000000000001001100110000101000000000000000100000000
000000000000000001000010101101000000010110100000000000
000000000000000101100110000011011110111101110000000000
000000000000001001000011110011101000101000010000000000
000000000000001001100000001101111001100000000100000000
000010000000001111000000001111111000101001010000000000
000000000000000001100111010111011010001000000000000000
000000000000000000000110100111111001101000000000000000
000000000000001000000000011011011011110100010000000000
000000000000000011000010000111001001110110110000000000

.logic_tile 10 28
000000000000010000000000001001101101000110100000000000
000000000000101101000000000111111010001111110000000000
001000000000000000000110000101000000000000000100000000
000000000000100000000000000000100000000001000100000000
010010100001110001000011100101101101010100000000000000
000001001010110000100100000001101010000100000000000000
000010000000000111000000000101000000000000000100000000
000001100000000000100010100000100000000001000100000000
000000000001001111000110000011111110000000010000000000
000000000000000001000000000011111110010000100000000000
000001000000000000000111101101001110101101010000000000
000010000000000000000100000111001110101110010000000000
000000000000001011100000000000000000000000000100000000
000000000000001011000000001101000000000010000100000000
110000000000011001000000010000001010000100000100000000
100000000000001001100010000000010000000000000100000000

.logic_tile 11 28
000000000000000000000000001011011100000110100000000000
000000000000000000000000000001111111001111110000000000
001000000000000000000000001000000000000000000100000000
000000000000001111000000001101000000000010000100000000
010000001000001001100000010101100000000000000100000000
000000000000000001000011100000100000000001000100000000
000001000000001000000111010000000001000000100100000000
000000000000000001000111100000001011000000000100000000
000000000000000000000110010101100000000000000100000000
000000000000000000000010000000100000000001000100000000
000000000000000000000110000011011011000000010000000000
000000000000000000000000000101111110010000100000000000
000000000110000000000010000101101011010111100000000000
000000000000000000000000000101011111001011100000000000
110000000001010000000111101000000000000000000100000000
100000000000001101000100001101000000000010000100000000

.logic_tile 12 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000001010101000000000000000000000000000000000000
100000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110100011000000000000000100000000
000000000000000000000000000000100000000001000110000000
000000000000000000000000001000001010000001000000000101
000000000001000000000000001101001110000010000000000000
000000000000001000000000000000001110001100000100000000
000000000000000011000010010000011001001100000101000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000011000100
000000000000000000000000000000000000000000000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
001000000000000000000000000000000000000000100101000000
000000000000000000000010010000001100000000000100000000
110000000000000000000000001000000000010110100000000000
010000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000010011000000000000000100100100
000000000000000000000011000000100000000001000100000000
001000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000100000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000001100000100000100000000
000000000000000000000000000000010000000000000100100001
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001101000000000100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000001
100000000000000000000000000000001101000000000100100000

.logic_tile 3 29
000000000000100000000000000000000000000000000100000000
000000000001011001000000000011000000000010000100000000
001000000000000011100111101011111110000110100000000000
000000000000000000100111001001101100001111110000000000
010000000001001000000010000000000001111001110000000000
110000000000100001000000000111001100110110110000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001111000000000010000100000000
000000000000100011100110010001101011010111100000000000
000000000001010001100010010001001001001011100000000000
000000000000000000000000010001011011000110100000000000
000000000000001101000011011011001001001111110000000000
000000000000001101000000000000000000000000000100000000
000000000000001001100011101011000000000010000110000000
110000000000000001000000000000000000000000000100000000
100000000000000000000000000111000000000010000100000000

.logic_tile 4 29
000000000000010101000000010011000000101001010000000000
000000000000101001100010101011100000000000000000000000
001000000000001101100111100111111010101010000000000000
000000000000000011000000000001001011000101010000000000
010000000000000001000000000111011000000110100000000000
010000000000001101000010100101011111001111110000000000
000000000000000001100111011001011010010111100000000000
000000000000000000000110000011011111001011100000000000
000000000000000000000110010101101010101000000000000000
000000000000000000000010000000100000101000000000000000
000000100000000001000110001111000000101001010000000000
000001000000000000000000000001000000000000000000000000
000000000000000101000010001011101111000110100000000000
000000000000000001000010111111001000001111110000000000
110000000000000001100011001000000000010110100100000000
100000000000000000100000001011000000101001010000100000

.logic_tile 5 29
000000000000001101100011100001000001100000010000000000
000000000000000011000000000101001011000000000000000000
001000000000001001100000011001100000100110010000000000
000000000000001011000010000001101010001111000000000000
010000000000001001100000000111101111010111100000000000
100000000000000101000000000111001101000111010000000000
000000000000000101000010100101100000100000010000000000
000000000000000000100100000000001111100000010000000000
000000000000000000000110110000000000000000100100000000
000000000000000000000111000000001000000000000100000000
000010000000001000000110010001111100010111100000000000
000000000000000111000011011001001101001011100000000000
000000000000001001000000010111011100010111100000000000
000000000000001101000010001011011110000111010000000000
110000000000001000000010000111100000000000000100000000
100000000000000001000000000000100000000001000100000000

.logic_tile 6 29
000000000000000001100110010000000000000000100100000000
000000000000000000000011110000001001000000000100000000
001000000000000000000110000000001000000100000100000000
000000000000000000000100000000010000000000000100000000
010000000000000001100110010001001000101000000000000000
000000000000000001100110010000010000101000000000000000
000000000000000000000000000101001011000001000000000001
000000000000000000000000001101011001000000000010000001
000000000000001000000000000000000000000000000100000000
000000000000000001000000001001000000000010000100000000
000000000000001000000000000011011100010111100000000000
000000000000000001000000000111001010001011100000000000
000010100000001000000000000101011000000000000010000000
000000000000000101000000001101111010000010000010000010
110000000010000000000000001101001010100000000000000000
100000000000000000000000001001101011000000000000000011

.logic_tile 7 29
000000001101010000000010100001101000000000000000000001
000000000000100000000010101001111010001000000010000010
001000000000000000000010100001001011000000000010000011
000000000000000000000000001001101001000100000010000000
010001000000001101000010100001101000000000010010100001
000000100000000011000100001001111010000000000000000010
000000000000001001100000001000000000000000000100000000
000000000000001011000000001011000000000010000110000000
000000000000000000000000000001011000001000000000000001
000000000000000000000000001001111010000000000010000001
000000000000000000000011100000000001000000100100000000
000000000000000000000100000000001101000000000100000000
000001000000000000000000001101011010000010000000000001
000010100000000000000000000101001011000011000000000000
110000000000000000000000000001001011001000000010000001
100000000000000000000000001001101001000000000000000011

.ramb_tile 8 29
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000010100000000000000000000011111000110001010000000000
000001000000000000000000000111001011110010010000100000
001000000000001111100111101000000000000000000100000000
000000000000000001100100000101000000000010000100000000
010000000000000000000111101011011001100010100000000000
000000000000000000000100000101011011000000000000000000
000000000000000111100010101000000000000000000100000000
000000000000001111100100000101000000000010000100000000
000000000000000111100110000101100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000100110000101100000001001111100011001000000000000
000000000000000000000011110001011100101111000000000000
000000000000000001100011100101100000000000000100000000
000000000000000000000100000000000000000001000100000000
110000000000000000000000000111011011000000100000000010
100000000000000000000000001011101001000100100000000000

.logic_tile 10 29
000011100000000000000000000000000000000000100100000000
000011000000000000000000000000001010000000000100000000
001000000001000000000000010101000000000000000100000000
000000000000000000000010000000000000000001000100000000
010000000000000111100000001011011011010100000000000000
000000000000001111100000000011111110000100000000000100
000000000000000000000000010000000001100000010000000000
000000000000000000000010010011001100010000100000000000
000000000000000001100110001011101011010111100000000000
000000000000000000000000001111101001001011100000000000
000000000000001111100111100101000000000000000100000000
000000001000000111100000000000000000000001000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000100000000
110000000000000111000110000101000000000000000100000000
100000000000000000000000000000000000000001000100000000

.logic_tile 11 29
000010000001010000000000000011100000000000001000000000
000001000000100000000000000000100000000000000000001000
001000000000000001100000001000011110001000011100000000
000000000000000000100000000001011100000100100100000000
000000000000000000000000001111001000000001011100000000
000000000000000000000000000101100000010100000100000000
000000000000001001100110011111001000000001011100000000
000000000000000001100010000001100000010100000100000000
000000000001010001100000001101101000000001011100000000
000000000000100000000000000101000000010100000100000000
000000000000000001100110101000001001001000011100000000
000000000000000000000000000001001100000100100100000000
000000000000000000000110011101101000000001011100000000
000000000000000000000010000101100000010100000100000000
110000000000000000000110101101101000000001011100000000
100000000000000000000000000001100000010100000100000000

.logic_tile 12 29
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000000000000000000110011011101101100000000000000001
000000000000000000000010001101101001000000000000000000
000000000000000000000000001001011101100000000000000000
000000000000000000000000000001011010000000000000000000
110000000000000000000000001000000001010000100100000000
100000000000000000000000001011001000100000010100000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001011000000000010000100000010
000000000000000000000000001001100000010110100000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000011110111100000000000000100100000
000000000000001101000011010000100000000001000100000000
001000000000000000000000000011111110110000110010000000
000000000000000000000000000101101001111000110000000000
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000100000000
000000001100000000000000001101000001000000000000000100
000000000000000000000000001011001110100000010010000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000010001011100000010100010000000
100000001110000000100011000000010000000010100000000010

.logic_tile 3 30
000000000000000000000010010001000000000000000100000000
000000000000000000000111110000100000000001000101000000
001000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000101000000000001000000000000000100000001
010000000000000000100000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000100110000000
000000001010000000000000000000001001000000000100000000
000000000000000000000000000011101111010111100000000000
000000000000000001000000000101101000001011100000000000
110010000000000000000000000000000000000000000100000000
100001000000000000000000001001000000000010000100100000

.logic_tile 4 30
000000000000001000000000000111101110000110100000000000
000000000001010101000000000001101101001111110000000000
001000000001000000000000010001101010101000000000000000
000000000000100000000010100000110000101000000000000010
110000000000000111000110000000000000000000100110000000
110000000000000000000000000000001100000000000100000000
000000000000000001000000001101101010010111100000000000
000000000000000000000000001011001101001011100000000000
000000000000001000000110100000000000000000000110000000
000000000000101011000010110011000000000010000100000000
000000000000000000000110000000001100000100000110000000
000000000000010000000000000000000000000000000100000000
000000000000000000000010000000000000000000100110000000
000000000000000001000100000000001100000000000100000010
110000000000000000000000000011000000000000000110000000
100000000000000000000010000000000000000001000100000000

.logic_tile 5 30
000000000000000111000010100101000000000000000100000000
000000000000000000000111100000000000000001000100000001
001010000000000000000000000101011011000110100000000000
000000000010000000000010111001001100001111110000000000
010000000000000001000111000000000001100000010000000001
010000000000001001010110111101001011010000100011000010
000000000000000011100111110000000000000000100100000000
000000000000000000000010000000001010000000000100000000
000000001000000011000000000101000000000000000100000000
000000000000000000000010100000000000000001000100100000
000000000001000101100111011011111010010111100000000000
000000000010100000000110101011101100000111010000000000
000000000000000101000000000001001101010111100000000000
000000000000000000100000000101001001000111010000000000
110000000000000000000000001111001100110000100000000000
100000000000000000000000001101011011000000100000000000

.logic_tile 6 30
000000001000000000000110101000000000000000000100000000
000000000000000001000000000001000000000010000101000000
001000000000001101010010101101111100010111100000000000
000001000000000101000000000101111111000111010000000010
110000000000001000000000011011111000100000000000000000
000000000000000011000010100101001000000000000000000100
000000000000000001000010111011101101000110100000000000
000000000000000001000011001011011001000000000000000000
000000000000010000000010010101001010001000000000000000
000000000001100000000010101111011110101000000000000000
000000000000001101100110000000000000000000000100000000
000000000010001101000010001001000000000010000100000000
000000000000100101000110100000001100000100000100000000
000000000000010000000110100000010000000000000100000000
110001000000000000000000001000000001100000010000000000
100000000000000000000010101101001111010000100000000000

.logic_tile 7 30
000000000000001000000110100000000000000000000100000000
000000000000001011000010001001000000000010000100000000
001000000000001000000111010001000000000000000100000000
000000000000000101000110000000100000000001000100000000
010000000000000000000000000000000000000000100100000000
000000000000000000000010100000001001000000000100000000
000000000000000000000111100011011110101000000000000000
000000000000000000000100000000010000101000000000000000
000000000000001001100000001001011001100000000000000001
000000000000000001000000001101111000000000000000000000
000000000000000000000110001001011000000110100000000000
000000000000000000000000001011011011000000000000000000
000000001100000000000110000000000000000000100100000000
000000000000000000000100000000001001000000000100000000
110000000000000000000110000000001110101000000000000000
100000000000000000000100000011010000010100000000000000

.ramt_tile 8 30
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000010000000001000000100000100000000
000000000000000000000010000000010000000000000100000000
001000000000000111100000000001011011010111100000000000
000000000000000000000000000101111011001011100000000000
010000000000001101000110000001111011010111100000000000
000000001100000001100000000101001010000111010000000000
000000000000001111100111100111100000100000010000000000
000000000000000001100110100000001111100000010000000000
000000001000000000000011110000001000000100000100000000
000000000000000000000010000000010000000000000100000000
000000000000000000000010100000000000000000000100000000
000000000000000000000000001001000000000010000100000000
000000000000000000000000010011011100000001000000000000
000000000000000000000011101011111011000110000000100000
110000000000000001100000000000000000000000000100000000
100000000000000000000000001001000000000010000100000000

.logic_tile 10 30
000000000000000101100000010101000000000000000100000000
000000001100000000000011110000000000000001000000000010
001000000000000000000000000001111100000000100000000000
000000000000001101000000001111001000000000110010000000
010000000000001000000010100000000000000000000000000000
010100000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000111000000100000010000000000
000000000000100000000000000000001011100000010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000101111000011110000000000000000000000000000
110000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000001001100110000000001000001000011100000000
000000000000000001000000000011001000000100100100010000
001000000000000000000000000000001000001000011100000000
000000000000000000000000001111001000000100100100000000
000000000000000000000000010101001000000001011100000000
000000000000000000000010000011100000010100000100000000
000000000000000001100000010000001000001000011100000000
000000000000000000000010001111001001000100100100000000
000000000000001000000000000000001001001000011100000000
000000000000000111000000000011001100000100100100000000
000000000000001000000000000101101000000001011100000000
000000000000000001000000001111000000010100000100000000
000000000000000000000000000101101000000001011100000000
000000000000000000000010000011100000010100000100000000
110000000000000000000110000111101000000001011100000000
100000000000000000000000001111100000010100000100000000

.logic_tile 12 30
000000000000000000000110110101111101100000000000100000
000000000000000000000010101111101101000000000000000000
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000010011000001010000100000000000
000000000000000000000010001011101011000000000000000000
000000000000001101000110000000000000000000000000000000
000000000000000101100010110000000000000000000000000000
000000000000000000000110010001111001000010000000000000
000000000000001101000110010011101001000000000000000000
000000000000001001100000000011111010100000000000000000
000000000000000001000010000000001011100000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001001011000010000000000000
000000000000000000000000001001101010000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000001000000000000101011100000001011100000000
000000000000000111000000001001000000010100000100000000
000000000000000001100010110101001000000001011100000000
000000000000000000000010001101100000010100000100000000
000000000000000001100000000111001000000001010100000000
000000000000000000000000001001100000010100000100000000
000100000000001000000010000000011110000000110100000000
000100000000000101000000000000001011000000110100000000
000000000000001000000000001111001010001000000000000000
000000000000000001000000000111101011000000000000000000
000000000000000000000110000111101101011101000100000000
000000000000000000000000000011111010011001100000000000
110000000000001000000000011000011000000010100000000100
100000000000000001000010001111000000000001010000000000

.logic_tile 2 31
000000000000000000000111011101011101000000000100000000
000000000000000000000111101001011010111001100000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100101111001111111110000000000
000000000000000000000100000101011011111011110010000000
000000000000000000000000001101001001111101110000000000
000000000000000000000000000101011001110100110000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000100000000
001000000000000101100000001000000000000000000100000000
000000000000000000100000000001000000000010000100100000
110001000000000000000000000001100000000000000100000000
010010100000000000000000000000000000000001000100000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000100100010
000001000000000000000000000000011000000100000100000000
000000100000000000000011100000000000000000000100000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000001011100111100001101011010111100000000000
000000000000001001100100000101101110001011100000000000
001000000000001001100111110000001100110000000000100000
000000000000000011000111100000001111110000000000000000
110000000000001011100000001101101000000110100000000000
110000000000010101000010100001011000001111110000000000
000000000000000101000110010000000001000000100100000000
000000000000000101000010110000001011000000000100000000
000000000000101101000010101001100000101001010000000010
000000000001000001100010111101000000000000000000000010
000000000000000000000000000001101010010111100000000000
000000000000000000000000000001001011001011100000000000
000000000000000000000010011011011001010111100000000000
000000000000000000000010000001011010000111010010000000
110000000000000001100000000011011001010111100000000000
100000000000000000100000001011111001001011100000000000

.logic_tile 5 31
000000000000001000000000001111101011000110100000000000
000000000000000001000000001011111000001111110000000000
001000000000001000000010110101100000000000000100100000
000000000000000001000110100000000000000001000100000000
010000000000001000000010001111011000110111100000000000
110000000100001111000010001001011000001011100000000000
000000000000000111100000000000001110000100000100000000
000000000000000000100000000000000000000000000100000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000100000000
000000000000000000000000000000000000000000100100000000
000000000000000001000010110000001010000000000100000000
000000000000001111100000000000001110000100000100000000
000000000000000101000011100000010000000000000100000000
110000000000001000000000011000000000000000000100000000
100000000000001011000010110111000000000010000100100000

.logic_tile 6 31
000000000000000101000000001001011110010111100000000000
000000000000000000100000001001001010001011100000000000
001000000000000001100010110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
010000000000000001000000001001111000000110100000000000
100000000000000000000000001001011010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000001011100010100000000001000000100100000000
000000000000000111100100000000001100000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000001000000000000011100001100000010000000000
100000000000000001000000000000001101100000010000000000

.logic_tile 7 31
000000000000000000000000001101111110010110100100100000
000000000000100000000000001101100000000010100100000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000100000000
110010000000000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000100000000
000000000000000000000110101000000000000000000100100000
000000000000000000000010001011000000000010000100000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000100100000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000100000010
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.ramb_tile 8 31
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000110001000000000000000000100000000
000000000000000000000000001011000000000010000100000000
001000000000001000000000010011100000000000000100000000
000000000000000111000010000000100000000001000100000000
010000000000000000000000001000000000000000000100000000
000000000000000000000010011011000000000010000100000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010000000100000000001000100000000
000000000000001000000000010000000001000000100100000000
000000000000000001000010000000001101000000000100000000
000000000000000000000110001001111000000000000010000000
000000000000000000000010001011101001000110100000000000
000000000000000000000000000111111010101000000000000000
000000000000000000000000000000010000101000000000000000
110000000000001000000000011011001100000110100000000000
100000000000000001000011001111011011001111110000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000011000000100000100000000
000000000000000000000011010000010000000000000100000000
010000000000000001100000001011011110010111100000100000
000000000000000000000000001111011010000111010000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000001001000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000100000000
110000000000000000000111010000011000000100000100000000
100000000000000000000010000000010000000000000100000000

.logic_tile 11 31
000000000000000001100000001101001000000001011100000000
000000000000000000000000001101000000010100000100010000
001000000000001000000000000000001000001000011100000000
000000000000000001000000001111001000000100100100000000
000000000000001000000000011101001000000001011100000000
000000000000000001000010001101100000010100000100000000
000000000000000000000010000111001000000001011100000000
000000000000000000000000001111100000010100000100000000
000000000000000000000000001000001001001000011100000000
000000000000000000000000001101001000000100100100000000
000000000000000000000110010111101000000001011100000000
000000000000000000000010001111000000010100000100000000
000000000000000000000110011000001001001000011100000000
000000000000000000000011111101001101000100100100000000
110000000000000001100000000000001001001000011100000000
100000000000000000000000001111001101000100100100000000

.logic_tile 12 31
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000001011000000010000000000000
000000000100000000000000000001101001000000000000000000
000000000000000000000000001001101111000010000000000000
000000000000001101000000000101101001000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000001100000010000011111001100111000000000
000000000000000000000010010000001011110011000000000000
110000000000000000000000001101101000011000110100000000
110000000000000000000000001001001001101000010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000111011100000001010000000000
000000000000000000000000000000010000000001010000000000
000000000000000000000110000000011001001001110100000000
000000000000000000000000000111011000000110110000000000
000000000000000001100111001101111010110000000100000000
000000000000000001000100001001101110111001010000000000
000000000000000001100000001000001001100000000000000000
000000000000000000000000000001011011010000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000100000010
010000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000010000000001000000100100000000
100000000000000000000011000000001111000000000100000010

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000100000000
010000000000000000000111100000000000000000100100000000
010000000000000000000100000000001011000000000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000010101000000000000000000100000000
000000000000000000000000000011000000000010000100000000
001000000000000000000000000000011110101000000000100000
000000000000000000000000001111000000010100000000000000
010000000000000000000011100000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000000010000001110000100000100000000
000000000000000001000010010000000000000000000100000001
000000000000001000000000000011011101010111100000000000
000000000000001001000010000101011110000111010000000000
000000000000001000000000010001000000000000000100000000
000000000000001001000010100000100000000001000100000000
110000000000000001100000000000001100000100000100000000
100000000000001111000000000000010000000000000100000010

.logic_tile 5 32
000000000000000001100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000100100000000
000000000000000000010000000000001010000000000100000000
010000000000000000000000001011101110000110100000000000
010000000000000001000000000101011100001111110000000000
000000000000000101000000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
000000000000001000000110000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000101100000000011011110000110100000000000
100000000000000000100000000001001101001111110000000000

.logic_tile 6 32
000000000000000011110110100000000000000000000000000000
000000001110000000100000000000000000000000000000000000
001000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000100000000
110000000000000101100000000000001000000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001000000000000100000000

.logic_tile 7 32
000000000000000000000000011101101101000000100000100000
000000000000000000000010001001101110000000110000000000
001000000000000111100000011000011010101000000000000000
000000000000000000100010000101010000010100000000000000
010000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000110010000000001000000100100000000
000000000000000001000011000000001000000000000100000100
000000000000000001100000000001100000000000000100000000
000000000000000000000010000000000000000001000100000000
000000000000000011000000001011001001010111100000000000
000000000000000000000000000011111110001011100000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000100000000
110000000000001001100000000000000001000000100100000000
100000000000000001000000000000001000000000000100000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000001001100000001010100000000
000000000000000000000000000000110000000001010100100000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000001100110011000001000001000011100000000
000000000000000000000010001111001100000100100100010000
001000000000000000000000000000001000001000011100000000
000000000000000000000000001111001000000100100100000000
000000000000000000000000001000001000001000011100000000
000000000000000000000000001111001001000100100100000000
000000000000000000000000000000001000001000011100000000
000000000000000000000000001111001001000100100100000000
000000000000001000000000001111001000000001010100000000
000000000000000001000000000011100000101000000100000000
000000000000001000000000000011101000000010000000000000
000000000000000001000000001001011000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 clk$SB_IO_IN_$glb_clk
.sym 2 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 4 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 6 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 7 rst$SB_IO_IN_$glb_sr
.sym 8 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 292 btn2_rg1
.sym 371 rst$SB_IO_IN
.sym 376 rst$SB_IO_IN
.sym 381 btn2$SB_IO_IN
.sym 408 puls_btn2
.sym 411 btn2_rg2
.sym 827 rst$SB_IO_IN
.sym 1283 rst$SB_IO_IN
.sym 1738 rst$SB_IO_IN
.sym 1742 rst$SB_IO_IN
.sym 1768 rst$SB_IO_IN
.sym 1778 cnt_rg[0]
.sym 1856 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 1882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 1887 cnt_rg[1]
.sym 1888 cnt_rg[2]
.sym 1889 cnt_rg[3]
.sym 1890 puls_btn2_SB_LUT4_I1_O
.sym 1891 puls_btn2_SB_LUT4_I3_I2
.sym 1892 puls_btn2_SB_LUT4_I1_1_O
.sym 1893 puls_btn2_SB_LUT4_I1_1_I2
.sym 1939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 2000 motor_dps_rght[1]
.sym 2001 motor_dps_rght[3]
.sym 2002 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 2003 motor_dps_rght[2]
.sym 2004 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 2005 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 2006 motor_dps_rght[0]
.sym 2007 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 2032 led_blink_rght_rgb[21]
.sym 2033 puls_btn2_SB_LUT4_I1_1_O
.sym 2114 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 2115 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 2116 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 2117 led_eye_left_rgb[21]
.sym 2118 led_eye_left_rgb[14]
.sym 2119 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 2120 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 2121 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 2147 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 2153 motor_dps_rght_SB_DFFER_Q_15_E
.sym 2191 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 2192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 2194 rst$SB_IO_IN
.sym 2265 motor_dps_rght[15]
.sym 2266 motor_dps_rght[6]
.sym 2289 $PACKER_GND_NET
.sym 2294 motor_dps_rght[7]
.sym 2375 led_blink_left_rgb[23]
.sym 2456 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 2457 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2458 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 2459 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 2460 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 2461 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 2462 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 2463 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 2571 led_eye_rght_rgb[21]
.sym 2573 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 2574 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 2575 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 2576 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 2595 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 2597 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 2603 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 2605 motor_dps_rght[11]
.sym 2608 motor_dps_rght[15]
.sym 2620 rst$SB_IO_IN
.sym 2625 motor_dps_rght[7]
.sym 2645 motor_dps_rght[8]
.sym 2649 motor_dps_left[15]
.sym 2650 rst$SB_IO_IN
.sym 2687 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 2717 motor_dps_rght[14]
.sym 2759 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 2760 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 2761 motor_dps_rght[11]
.sym 2762 motor_dps_left[13]
.sym 2800 led_eye_rght_rgb[15]
.sym 2801 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 2804 led_eye_rght_rgb[13]
.sym 2805 led_eye_rght_rgb[14]
.sym 2831 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 2912 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 2913 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 2915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 2916 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 2917 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2918 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[13]
.sym 2919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 2947 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 2955 led_eye_rght_rgb[14]
.sym 2967 led_eye_rght_rgb[14]
.sym 2999 spi_ss_n$SB_IO_OUT
.sym 3012 spi_ss_n$SB_IO_OUT
.sym 3060 spi_ss_n$SB_IO_OUT
.sym 3081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 3103 mosi_o$SB_IO_OUT
.sym 3106 rst$SB_IO_IN
.sym 3107 mosi_o$SB_IO_OUT
.sym 3113 mosi_o$SB_IO_OUT
.sym 3118 rpi_running$SB_IO_OUT
.sym 3134 rpi_running$SB_IO_OUT
.sym 3137 mosi_o$SB_IO_OUT
.sym 3140 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 3141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 3142 rpi_running$SB_IO_OUT
.sym 3143 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 3145 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 3215 $PACKER_VCC_NET
.sym 3256 led_blink_left_rgb[13]
.sym 3257 spi_ss_n_SB_LUT4_I3_O
.sym 3285 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 3298 led_eye_rght_rgb[11]
.sym 3341 sclk_o$SB_IO_OUT
.sym 3344 miso_i$SB_IO_IN
.sym 3352 sclk_o$SB_IO_OUT
.sym 3369 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[1]
.sym 3370 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[2]
.sym 3371 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[3]
.sym 3372 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 3373 spi_ss_n_SB_LUT4_I3_I2
.sym 3374 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 3375 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_E
.sym 3394 miso_i$SB_IO_IN
.sym 3444 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 3446 sclk_o$SB_IO_OUT
.sym 3483 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 3484 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[2]
.sym 3486 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 3487 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 3488 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[1]
.sym 3489 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 3515 rst$SB_IO_IN
.sym 3717 puls_btn2
.sym 4104 puls_btn2
.sym 4228 puls_btn2
.sym 4248 btn2$SB_IO_IN
.sym 4286 btn2$SB_IO_IN
.sym 4326 clk$SB_IO_IN_$glb_clk
.sym 4327 rst$SB_IO_IN_$glb_sr
.sym 4390 btn2_rg1
.sym 4411 btn2_rg2
.sym 4433 btn2_rg1
.sym 4434 btn2_rg2
.sym 4450 btn2_rg1
.sym 4461 clk$SB_IO_IN_$glb_clk
.sym 4462 rst$SB_IO_IN_$glb_sr
.sym 4640 puls_btn2
.sym 4764 puls_btn2
.sym 4878 puls_btn2
.sym 5180 puls_btn2
.sym 5304 puls_btn2
.sym 5688 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 5720 puls_btn2
.sym 5725 puls_btn2
.sym 5845 puls_btn2
.sym 5973 puls_btn2_SB_LUT4_I1_1_O
.sym 5976 cnt_rg[0]
.sym 5990 motor_dps_rght[3]
.sym 5992 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5993 led_eye_left_rgb[14]
.sym 6003 puls_btn2
.sym 6006 puls_btn2_SB_LUT4_I3_I2
.sym 6031 cnt_rg[0]
.sym 6071 puls_btn2_SB_LUT4_I3_I2
.sym 6073 cnt_rg[0]
.sym 6080 puls_btn2
.sym 6081 clk$SB_IO_IN_$glb_clk
.sym 6082 rst$SB_IO_IN_$glb_sr
.sym 6083 puls_btn2_SB_LUT4_I3_O
.sym 6084 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 6086 motor_dps_left_SB_DFFER_Q_15_E
.sym 6087 led_blink_rght_rgb[21]
.sym 6088 led_blink_rght_rgb[13]
.sym 6093 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 6109 led_eye_rght_rgb[21]
.sym 6116 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 6117 $PACKER_GND_NET
.sym 6122 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 6137 cnt_rg[1]
.sym 6138 puls_btn2
.sym 6139 cnt_rg[3]
.sym 6142 cnt_rg[0]
.sym 6146 cnt_rg[2]
.sym 6147 cnt_rg[3]
.sym 6149 puls_btn2_SB_LUT4_I3_I2
.sym 6150 cnt_rg[0]
.sym 6154 cnt_rg[2]
.sym 6157 puls_btn2_SB_LUT4_I3_I2
.sym 6165 puls_btn2
.sym 6167 puls_btn2_SB_LUT4_I1_1_I2
.sym 6168 $nextpnr_ICESTORM_LC_0$O
.sym 6170 cnt_rg[0]
.sym 6174 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 6175 puls_btn2_SB_LUT4_I3_I2
.sym 6177 cnt_rg[1]
.sym 6178 cnt_rg[0]
.sym 6180 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[3]
.sym 6181 puls_btn2_SB_LUT4_I3_I2
.sym 6183 cnt_rg[2]
.sym 6184 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 6188 puls_btn2_SB_LUT4_I3_I2
.sym 6189 cnt_rg[3]
.sym 6190 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[3]
.sym 6193 cnt_rg[3]
.sym 6194 cnt_rg[2]
.sym 6195 puls_btn2
.sym 6199 cnt_rg[0]
.sym 6200 cnt_rg[3]
.sym 6201 cnt_rg[1]
.sym 6202 cnt_rg[2]
.sym 6205 puls_btn2_SB_LUT4_I1_1_I2
.sym 6207 puls_btn2
.sym 6208 cnt_rg[3]
.sym 6211 cnt_rg[0]
.sym 6213 cnt_rg[1]
.sym 6214 cnt_rg[2]
.sym 6215 puls_btn2
.sym 6216 clk$SB_IO_IN_$glb_clk
.sym 6217 rst$SB_IO_IN_$glb_sr
.sym 6218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 6219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 6220 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 6221 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6222 motor_dps_rght_SB_DFFER_Q_15_E
.sym 6223 led_blink_left_rgb_SB_DFFER_Q_E
.sym 6224 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6225 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 6230 $PACKER_VCC_NET
.sym 6237 puls_btn2_SB_LUT4_I3_O
.sym 6239 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 6247 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6248 led_blink_rght_rgb[13]
.sym 6253 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E
.sym 6255 $PACKER_VCC_NET
.sym 6264 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 6276 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6279 motor_dps_rght[1]
.sym 6280 cnt_rg[1]
.sym 6283 puls_btn2_SB_LUT4_I1_O
.sym 6284 cnt_rg[0]
.sym 6285 motor_dps_rght[0]
.sym 6289 motor_dps_rght_SB_DFFER_Q_15_E
.sym 6290 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6301 $PACKER_GND_NET
.sym 6305 $PACKER_GND_NET
.sym 6312 $PACKER_GND_NET
.sym 6317 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6319 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6324 $PACKER_GND_NET
.sym 6331 motor_dps_rght[1]
.sym 6336 motor_dps_rght[0]
.sym 6343 $PACKER_GND_NET
.sym 6346 puls_btn2_SB_LUT4_I1_O
.sym 6347 cnt_rg[0]
.sym 6349 cnt_rg[1]
.sym 6350 motor_dps_rght_SB_DFFER_Q_15_E
.sym 6351 clk$SB_IO_IN_$glb_clk
.sym 6352 rst$SB_IO_IN_$glb_sr
.sym 6353 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6354 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6355 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6356 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 6357 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[21]
.sym 6358 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6359 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6360 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 6362 $PACKER_GND_NET
.sym 6363 $PACKER_GND_NET
.sym 6365 motor_dps_rght[1]
.sym 6367 motor_dps_left[0]
.sym 6369 motor_dps_rght[3]
.sym 6371 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 6373 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 6375 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 6376 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 6378 motor_dps_left[6]
.sym 6380 motor_dps_rght[2]
.sym 6382 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 6384 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 6385 motor_dps_left[5]
.sym 6386 motor_dps_rght[0]
.sym 6387 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 6398 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 6400 motor_dps_rght[5]
.sym 6407 motor_dps_rght[3]
.sym 6408 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 6415 motor_dps_rght[7]
.sym 6417 motor_dps_rght[2]
.sym 6422 motor_dps_rght[15]
.sym 6425 motor_dps_rght[6]
.sym 6428 $PACKER_GND_NET
.sym 6437 motor_dps_rght[5]
.sym 6440 motor_dps_rght[3]
.sym 6446 motor_dps_rght[2]
.sym 6452 motor_dps_rght[6]
.sym 6458 $PACKER_GND_NET
.sym 6463 $PACKER_GND_NET
.sym 6469 motor_dps_rght[3]
.sym 6470 motor_dps_rght[15]
.sym 6471 motor_dps_rght[6]
.sym 6472 motor_dps_rght[5]
.sym 6475 motor_dps_rght[5]
.sym 6482 motor_dps_rght[7]
.sym 6485 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 6486 clk$SB_IO_IN_$glb_clk
.sym 6487 rst$SB_IO_IN_$glb_sr
.sym 6501 motor_dps_left[6]
.sym 6502 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 6504 led_eye_left_rgb[14]
.sym 6507 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 6508 led_eye_left_rgb[21]
.sym 6509 motor_dps_rght[3]
.sym 6524 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 6532 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6533 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 6535 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 6541 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6543 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 6546 $PACKER_VCC_NET
.sym 6547 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6548 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6549 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6550 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6551 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6554 $PACKER_VCC_NET
.sym 6566 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 6573 $nextpnr_ICESTORM_LC_20$O
.sym 6576 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 6579 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 6581 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 6585 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 6587 $PACKER_VCC_NET
.sym 6588 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6591 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 6593 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6597 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 6599 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6603 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 6605 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6609 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 6611 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6615 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 6617 $PACKER_VCC_NET
.sym 6618 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6635 led_blink_left_rgb[22]
.sym 6648 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 6649 led_eye_rght_rgb[21]
.sym 6651 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6653 $PACKER_GND_NET
.sym 6654 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 6659 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 6671 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 6676 $PACKER_VCC_NET
.sym 6677 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6683 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 6684 $PACKER_VCC_NET
.sym 6687 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 6688 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6689 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6700 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 6702 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 6704 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 6708 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 6710 $PACKER_VCC_NET
.sym 6711 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6714 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 6716 $PACKER_VCC_NET
.sym 6717 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6720 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 6722 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 6726 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[12]
.sym 6728 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 6732 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[13]
.sym 6734 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 6738 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[14]
.sym 6741 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 6744 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[15]
.sym 6746 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 6750 $nextpnr_ICESTORM_LC_21$I3
.sym 6753 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6758 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6759 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 6760 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 6761 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 6762 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 6763 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6764 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[14]
.sym 6765 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[5]
.sym 6770 $PACKER_VCC_NET
.sym 6775 led_eye_rght_rgb[21]
.sym 6783 motor_dps_left[9]
.sym 6784 led_blink_rght_rgb[13]
.sym 6787 motor_dps_left[11]
.sym 6788 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 6789 motor_dps_left[12]
.sym 6791 motor_dps_left[10]
.sym 6797 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 6805 led_eye_rght_rgb[21]
.sym 6806 $nextpnr_ICESTORM_LC_21$I3
.sym 6811 motor_dps_rght[8]
.sym 6813 motor_dps_rght[9]
.sym 6814 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6815 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6817 motor_dps_rght[11]
.sym 6821 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6823 motor_dps_rght[10]
.sym 6825 motor_dps_rght[7]
.sym 6827 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6830 motor_dps_rght[15]
.sym 6847 $nextpnr_ICESTORM_LC_21$I3
.sym 6851 motor_dps_rght[9]
.sym 6856 motor_dps_rght[8]
.sym 6857 motor_dps_rght[10]
.sym 6858 motor_dps_rght[9]
.sym 6859 motor_dps_rght[7]
.sym 6865 motor_dps_rght[11]
.sym 6869 motor_dps_rght[15]
.sym 6875 motor_dps_rght[8]
.sym 6880 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6881 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6882 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6883 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6888 motor_dps_rght[10]
.sym 6893 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[12]
.sym 6894 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[10]
.sym 6895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[11]
.sym 6896 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 6897 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[9]
.sym 6898 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[15]
.sym 6899 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[13]
.sym 6900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 6906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[14]
.sym 6907 motor_dps_rght[5]
.sym 6909 motor_dps_rght[9]
.sym 6910 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[5]
.sym 6911 motor_dps_rght[10]
.sym 6912 motor_dps_left[5]
.sym 6915 motor_dps_left[10]
.sym 6923 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 6924 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 6928 motor_dps_left[14]
.sym 6934 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 6948 motor_dps_rght[11]
.sym 6950 motor_dps_rght[14]
.sym 6954 motor_dps_rght[12]
.sym 6956 motor_dps_rght[13]
.sym 6961 $PACKER_GND_NET
.sym 6964 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 6988 $PACKER_GND_NET
.sym 6997 motor_dps_rght[12]
.sym 6998 motor_dps_rght[14]
.sym 6999 motor_dps_rght[13]
.sym 7000 motor_dps_rght[11]
.sym 7006 motor_dps_rght[12]
.sym 7009 motor_dps_rght[13]
.sym 7015 motor_dps_rght[14]
.sym 7025 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 7026 clk$SB_IO_IN_$glb_clk
.sym 7027 rst$SB_IO_IN_$glb_sr
.sym 7028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[13]
.sym 7029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 7030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 7031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 7032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 7033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 7034 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 7035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 7041 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 7042 motor_dps_rght[13]
.sym 7044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 7050 motor_dps_rght[12]
.sym 7051 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 7052 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[11]
.sym 7053 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 7055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 7057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 7059 rst$SB_IO_IN
.sym 7096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 7135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 7163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 7164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 7165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 7166 mosi_o_SB_DFFE_Q_E
.sym 7167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[10]
.sym 7168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 7169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 7176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 7180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 7186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 7193 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 7198 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 7200 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7217 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 7218 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 7230 led_eye_rght_rgb[13]
.sym 7231 led_eye_rght_rgb[14]
.sym 7234 led_eye_rght_rgb[15]
.sym 7241 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 7248 $nextpnr_ICESTORM_LC_11$O
.sym 7250 led_eye_rght_rgb[13]
.sym 7254 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 7256 led_eye_rght_rgb[14]
.sym 7262 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 7263 led_eye_rght_rgb[15]
.sym 7264 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 7268 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 7269 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 7286 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 7288 led_eye_rght_rgb[13]
.sym 7291 led_eye_rght_rgb[13]
.sym 7292 led_eye_rght_rgb[14]
.sym 7293 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 7295 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 7296 clk$SB_IO_IN_$glb_clk
.sym 7297 rst$SB_IO_IN_$glb_sr
.sym 7298 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[12]
.sym 7299 spi_ss_n$SB_IO_OUT
.sym 7300 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 7301 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 7302 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7303 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 7304 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7305 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 7313 mosi_o_SB_DFFE_Q_E
.sym 7315 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 7316 led_eye_rght_rgb[15]
.sym 7318 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 7323 led_eye_rght_rgb[10]
.sym 7325 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 7328 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 7331 led_eye_rght_rgb[8]
.sym 7333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 7357 led_eye_rght_rgb[13]
.sym 7358 led_eye_rght_rgb[14]
.sym 7359 led_eye_rght_rgb[10]
.sym 7361 led_eye_rght_rgb[15]
.sym 7367 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7369 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 7371 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7373 led_eye_rght_rgb[9]
.sym 7381 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7386 led_eye_rght_rgb[13]
.sym 7390 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7391 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7393 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7404 led_eye_rght_rgb[10]
.sym 7411 led_eye_rght_rgb[15]
.sym 7416 led_eye_rght_rgb[14]
.sym 7422 led_eye_rght_rgb[13]
.sym 7429 led_eye_rght_rgb[9]
.sym 7430 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 7431 clk$SB_IO_IN_$glb_clk
.sym 7432 rst$SB_IO_IN_$glb_sr
.sym 7433 led_eye_left_rgb[10]
.sym 7434 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 7435 led_eye_left_rgb[22]
.sym 7438 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7440 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7447 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 7450 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 7454 spi_ss_n$SB_IO_OUT
.sym 7458 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 7459 led_eye_rght_rgb[9]
.sym 7461 led_blink_left_rgb[13]
.sym 7463 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 7464 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 7468 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 7469 spi_ss_n$SB_IO_OUT
.sym 7475 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 7486 $PACKER_VCC_NET
.sym 7489 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7490 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7491 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7494 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7499 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7507 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7509 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7511 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 7518 $nextpnr_ICESTORM_LC_16$O
.sym 7521 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 7524 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 7526 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7530 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 7532 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7536 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 7539 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7542 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 7544 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7548 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 7551 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7554 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 7556 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7557 $PACKER_VCC_NET
.sym 7560 $nextpnr_ICESTORM_LC_17$I3
.sym 7562 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7568 led_eye_rght_rgb[10]
.sym 7569 led_eye_rght_rgb[12]
.sym 7572 led_eye_rght_rgb[8]
.sym 7573 led_eye_rght_rgb[11]
.sym 7575 led_eye_rght_rgb[9]
.sym 7588 led_blink_rght_rgb[9]
.sym 7590 led_blink_rght_rgb[11]
.sym 7599 rst$SB_IO_IN
.sym 7602 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 7616 $nextpnr_ICESTORM_LC_17$I3
.sym 7627 rst$SB_IO_IN
.sym 7638 led_eye_rght_rgb[12]
.sym 7639 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 7652 led_eye_rght_rgb[9]
.sym 7657 $nextpnr_ICESTORM_LC_17$I3
.sym 7662 led_eye_rght_rgb[12]
.sym 7666 rst$SB_IO_IN
.sym 7674 led_eye_rght_rgb[12]
.sym 7687 led_eye_rght_rgb[9]
.sym 7700 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 7701 clk$SB_IO_IN_$glb_clk
.sym 7702 rst$SB_IO_IN_$glb_sr
.sym 7703 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 7704 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 7706 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 7707 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 7710 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7734 $PACKER_GND_NET
.sym 7758 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 7760 spi_ss_n$SB_IO_OUT
.sym 7761 spi_ss_n_SB_LUT4_I3_I2
.sym 7774 $PACKER_GND_NET
.sym 7801 $PACKER_GND_NET
.sym 7807 spi_ss_n_SB_LUT4_I3_I2
.sym 7808 spi_ss_n$SB_IO_OUT
.sym 7835 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 7836 clk$SB_IO_IN_$glb_clk
.sym 7837 rst$SB_IO_IN_$glb_sr
.sym 7838 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 7843 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_E
.sym 7844 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 7854 led_eye_rght_rgb[16]
.sym 7859 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 7860 led_eye_rght_rgb[23]
.sym 7866 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 7884 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_E
.sym 7894 spi_ss_n_SB_LUT4_I3_O
.sym 7895 rst$SB_IO_IN
.sym 7900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[1]
.sym 7901 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[2]
.sym 7902 spi_ss_n_SB_LUT4_I3_O
.sym 7904 spi_ss_n_SB_LUT4_I3_I2
.sym 7907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 7910 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 7911 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 7918 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[3]
.sym 7919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 7921 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 7923 $nextpnr_ICESTORM_LC_3$O
.sym 7925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 7929 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 7930 spi_ss_n_SB_LUT4_I3_O
.sym 7931 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[1]
.sym 7933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 7935 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 7936 spi_ss_n_SB_LUT4_I3_O
.sym 7937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[2]
.sym 7939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 7942 spi_ss_n_SB_LUT4_I3_O
.sym 7943 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[3]
.sym 7945 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 7950 spi_ss_n_SB_LUT4_I3_O
.sym 7951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 7954 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 7955 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[3]
.sym 7956 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[2]
.sym 7957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[1]
.sym 7960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 7961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 7962 spi_ss_n_SB_LUT4_I3_I2
.sym 7963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 7966 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 7969 rst$SB_IO_IN
.sym 7971 clk$SB_IO_IN_$glb_clk
.sym 7972 rst$SB_IO_IN_$glb_sr
.sym 7974 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 7975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 7980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 7982 $PACKER_GND_NET
.sym 8004 led_blink_rght_rgb[20]
.sym 8008 led_blink_rght_rgb[10]
.sym 8028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[2]
.sym 8031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 8032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 8038 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 8040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[1]
.sym 8049 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8050 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 8051 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 8053 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_E
.sym 8055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 8058 $nextpnr_ICESTORM_LC_5$O
.sym 8060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 8064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 8067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[1]
.sym 8068 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 8071 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 8072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 8073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[2]
.sym 8074 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 8084 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 8086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8089 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 8091 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 8092 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 8095 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 8096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[1]
.sym 8097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 8098 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 8101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 8103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[1]
.sym 8104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[2]
.sym 8105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_E
.sym 8106 clk$SB_IO_IN_$glb_clk
.sym 10138 led_blink_rght_rgb[7]
.sym 10139 led_blink_rght_rgb[21]
.sym 10141 led_blink_rght_rgb[13]
.sym 10258 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10259 puls_btn2_SB_LUT4_I3_O
.sym 10262 motor_dps_rght_SB_DFFER_Q_15_E
.sym 10265 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 10356 motor_dps_left[4]
.sym 10357 $PACKER_VCC_NET
.sym 10360 motor_dps_left[1]
.sym 10364 led_eye_rght_rgb[10]
.sym 10379 motor_dps_left_SB_DFFER_Q_15_E
.sym 10381 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 10385 puls_btn2_SB_LUT4_I3_O
.sym 10386 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10395 cnt_rg[1]
.sym 10396 puls_btn2_SB_LUT4_I3_O
.sym 10398 puls_btn2_SB_LUT4_I1_O
.sym 10399 led_blink_rght_rgb[13]
.sym 10403 puls_btn2
.sym 10407 puls_btn2_SB_LUT4_I3_I2
.sym 10408 led_blink_rght_rgb[7]
.sym 10417 motor_dps_left_SB_DFFER_Q_15_E
.sym 10422 led_blink_rght_rgb[21]
.sym 10424 cnt_rg[0]
.sym 10427 puls_btn2_SB_LUT4_I3_I2
.sym 10429 puls_btn2
.sym 10433 cnt_rg[1]
.sym 10434 puls_btn2_SB_LUT4_I1_O
.sym 10435 cnt_rg[0]
.sym 10447 motor_dps_left_SB_DFFER_Q_15_E
.sym 10452 led_blink_rght_rgb[21]
.sym 10454 led_blink_rght_rgb[7]
.sym 10457 led_blink_rght_rgb[7]
.sym 10459 led_blink_rght_rgb[13]
.sym 10473 puls_btn2_SB_LUT4_I3_O
.sym 10474 clk$SB_IO_IN_$glb_clk
.sym 10475 rst$SB_IO_IN_$glb_sr
.sym 10476 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 10477 motor_dps_left[0]
.sym 10478 motor_dps_left[2]
.sym 10479 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10481 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 10482 motor_dps_left[3]
.sym 10483 motor_dps_left_SB_DFFER_Q_15_E
.sym 10488 puls_btn2_SB_LUT4_I3_O
.sym 10489 motor_dps_rght[0]
.sym 10491 motor_dps_left[4]
.sym 10492 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 10493 motor_dps_left[1]
.sym 10496 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 10503 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 10504 $PACKER_VCC_NET
.sym 10505 led_blink_rght_rgb[21]
.sym 10507 led_blink_rght_rgb[13]
.sym 10508 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 10509 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 10510 motor_dps_rght[4]
.sym 10517 motor_dps_rght[4]
.sym 10519 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 10520 motor_dps_left[4]
.sym 10522 cnt_rg[0]
.sym 10523 led_eye_rght_rgb[21]
.sym 10524 motor_dps_left[1]
.sym 10525 motor_dps_rght[1]
.sym 10526 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 10527 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10528 motor_dps_rght[2]
.sym 10529 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 10530 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 10531 motor_dps_rght[0]
.sym 10533 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 10534 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 10542 cnt_rg[1]
.sym 10545 puls_btn2_SB_LUT4_I1_O
.sym 10550 led_eye_rght_rgb[21]
.sym 10556 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 10557 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 10558 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 10559 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 10562 cnt_rg[1]
.sym 10563 cnt_rg[0]
.sym 10565 puls_btn2_SB_LUT4_I1_O
.sym 10568 motor_dps_rght[1]
.sym 10569 motor_dps_rght[4]
.sym 10570 motor_dps_rght[0]
.sym 10571 motor_dps_rght[2]
.sym 10575 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10576 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 10580 puls_btn2_SB_LUT4_I1_O
.sym 10582 cnt_rg[0]
.sym 10583 cnt_rg[1]
.sym 10587 motor_dps_left[4]
.sym 10592 motor_dps_left[1]
.sym 10596 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 10597 clk$SB_IO_IN_$glb_clk
.sym 10598 rst$SB_IO_IN_$glb_sr
.sym 10599 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[0]
.sym 10600 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 10601 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 10602 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10603 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10604 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10605 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 10606 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[14]
.sym 10612 motor_dps_left[3]
.sym 10619 puls_btn2_SB_LUT4_I1_1_O
.sym 10623 motor_dps_left[2]
.sym 10626 $PACKER_VCC_NET
.sym 10627 led_blink_rght_rgb[21]
.sym 10629 led_blink_rght_rgb[7]
.sym 10630 led_blink_left_rgb_SB_DFFER_Q_E
.sym 10631 led_blink_left_rgb[23]
.sym 10632 $PACKER_VCC_NET
.sym 10633 led_blink_rght_rgb[13]
.sym 10634 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 10649 motor_dps_left[0]
.sym 10650 motor_dps_left[2]
.sym 10651 led_eye_left_rgb[21]
.sym 10652 led_eye_left_rgb[14]
.sym 10654 motor_dps_left[3]
.sym 10656 motor_dps_left[6]
.sym 10657 motor_dps_left[5]
.sym 10667 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 10670 motor_dps_rght[4]
.sym 10674 motor_dps_rght[4]
.sym 10681 motor_dps_left[2]
.sym 10688 motor_dps_left[3]
.sym 10691 led_eye_left_rgb[14]
.sym 10697 led_eye_left_rgb[21]
.sym 10703 motor_dps_left[5]
.sym 10711 motor_dps_left[6]
.sym 10716 motor_dps_left[0]
.sym 10719 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 10720 clk$SB_IO_IN_$glb_clk
.sym 10721 rst$SB_IO_IN_$glb_sr
.sym 10724 led_blink_left_rgb[23]
.sym 10725 led_blink_left_rgb[21]
.sym 10726 led_blink_left_rgb[22]
.sym 10727 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10728 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10729 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 10734 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 10736 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10737 $PACKER_GND_NET
.sym 10742 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 10744 led_blink_left_rgb[14]
.sym 10746 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 10747 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 10749 led_blink_left_rgb[0]
.sym 10752 puls_btn2_SB_LUT4_I3_O
.sym 10753 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 10755 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10764 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 10768 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10769 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10773 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10775 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 10776 $PACKER_VCC_NET
.sym 10777 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 10778 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 10786 $PACKER_VCC_NET
.sym 10792 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10795 $nextpnr_ICESTORM_LC_18$O
.sym 10798 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 10801 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10804 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 10807 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10809 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 10810 $PACKER_VCC_NET
.sym 10813 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10816 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10819 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 10821 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 10825 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 10828 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 10831 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 10834 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10837 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 10839 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10840 $PACKER_VCC_NET
.sym 10846 led_blink_rght_rgb[14]
.sym 10847 led_blink_rght_rgb[15]
.sym 10848 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 10849 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10850 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 10851 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10852 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10857 motor_dps_left[9]
.sym 10861 motor_dps_left[10]
.sym 10862 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 10863 motor_dps_left[11]
.sym 10865 motor_dps_left[12]
.sym 10866 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 10869 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[12]
.sym 10871 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[10]
.sym 10874 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10876 motor_dps_rght[15]
.sym 10877 motor_dps_rght[6]
.sym 10879 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 10881 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 10888 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 10889 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 10890 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 10891 $PACKER_VCC_NET
.sym 10895 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 10896 $PACKER_VCC_NET
.sym 10899 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10907 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 10908 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 10917 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10918 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 10920 $PACKER_VCC_NET
.sym 10921 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10924 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]
.sym 10926 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10927 $PACKER_VCC_NET
.sym 10930 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[11]
.sym 10933 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 10936 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[12]
.sym 10938 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 10942 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[13]
.sym 10944 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 10948 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[14]
.sym 10951 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 10954 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[15]
.sym 10957 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 10960 $nextpnr_ICESTORM_LC_19$I3
.sym 10962 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 10969 motor_dps_rght[5]
.sym 10970 motor_dps_rght[6]
.sym 10971 motor_dps_rght[7]
.sym 10972 motor_dps_rght[8]
.sym 10973 motor_dps_rght[9]
.sym 10974 motor_dps_rght[10]
.sym 10975 motor_dps_rght[11]
.sym 10980 motor_dps_left[6]
.sym 10981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 10982 motor_dps_left[14]
.sym 10983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 10984 motor_dps_rght[2]
.sym 10985 led_blink_rght_rgb[7]
.sym 10986 motor_dps_left[5]
.sym 10989 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 10990 motor_dps_rght[0]
.sym 10991 led_eye_rght_rgb[0]
.sym 10993 led_blink_rght_rgb[21]
.sym 10994 motor_dps_rght[4]
.sym 10995 led_blink_rght_rgb[13]
.sym 10996 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 10997 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 11000 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 11003 motor_dps_rght[5]
.sym 11004 $nextpnr_ICESTORM_LC_19$I3
.sym 11017 motor_dps_left[5]
.sym 11022 motor_dps_left[10]
.sym 11025 motor_dps_left[9]
.sym 11031 motor_dps_left[12]
.sym 11032 motor_dps_left[14]
.sym 11034 motor_dps_left[15]
.sym 11036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 11045 $nextpnr_ICESTORM_LC_19$I3
.sym 11049 motor_dps_left[15]
.sym 11057 motor_dps_left[14]
.sym 11063 motor_dps_left[12]
.sym 11068 motor_dps_left[10]
.sym 11075 motor_dps_left[9]
.sym 11079 motor_dps_left[14]
.sym 11084 motor_dps_left[5]
.sym 11088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 11089 clk$SB_IO_IN_$glb_clk
.sym 11090 rst$SB_IO_IN_$glb_sr
.sym 11091 motor_dps_rght[12]
.sym 11092 motor_dps_rght[13]
.sym 11093 motor_dps_rght[14]
.sym 11094 motor_dps_rght[15]
.sym 11095 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 11096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 11097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 11098 motor_dps_rght[4]
.sym 11103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11106 motor_dps_rght[7]
.sym 11107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 11108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 11110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 11114 motor_dps_rght[6]
.sym 11115 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 11116 led_eye_rght_rgb[14]
.sym 11117 motor_dps_left[15]
.sym 11118 led_blink_rght_rgb[14]
.sym 11119 motor_dps_rght[8]
.sym 11120 $PACKER_VCC_NET
.sym 11121 motor_dps_rght[9]
.sym 11123 motor_dps_rght[10]
.sym 11124 motor_dps_rght[12]
.sym 11125 motor_dps_rght[11]
.sym 11133 motor_dps_left[11]
.sym 11135 motor_dps_left[15]
.sym 11137 motor_dps_left[9]
.sym 11143 motor_dps_left[12]
.sym 11144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 11145 motor_dps_left[10]
.sym 11148 motor_dps_left[13]
.sym 11153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 11159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 11161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 11167 motor_dps_left[12]
.sym 11174 motor_dps_left[10]
.sym 11178 motor_dps_left[11]
.sym 11185 motor_dps_left[11]
.sym 11190 motor_dps_left[9]
.sym 11197 motor_dps_left[15]
.sym 11201 motor_dps_left[13]
.sym 11207 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 11209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 11210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 11211 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 11212 clk$SB_IO_IN_$glb_clk
.sym 11213 rst$SB_IO_IN_$glb_sr
.sym 11214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 11215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 11216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 11217 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 11218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 11219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 11220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 11221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[21]
.sym 11226 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 11227 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 11229 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 11234 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11235 $PACKER_GND_NET
.sym 11238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11240 motor_dps_rght[15]
.sym 11243 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11244 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 11245 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 11249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 11256 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 11258 led_blink_rght_rgb[13]
.sym 11259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 11260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 11261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11263 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[13]
.sym 11264 motor_dps_rght[13]
.sym 11265 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 11266 motor_dps_rght[15]
.sym 11267 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 11268 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 11269 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 11270 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 11272 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 11273 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 11277 led_eye_rght_rgb[13]
.sym 11279 motor_dps_rght[8]
.sym 11281 motor_dps_rght[9]
.sym 11282 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 11290 motor_dps_rght[13]
.sym 11294 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 11295 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 11296 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 11297 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 11300 motor_dps_rght[15]
.sym 11306 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[13]
.sym 11307 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 11308 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 11309 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11312 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 11313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11314 led_eye_rght_rgb[13]
.sym 11315 led_blink_rght_rgb[13]
.sym 11318 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 11319 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11320 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 11321 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 11325 motor_dps_rght[8]
.sym 11330 motor_dps_rght[9]
.sym 11334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 11335 clk$SB_IO_IN_$glb_clk
.sym 11336 rst$SB_IO_IN_$glb_sr
.sym 11337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 11338 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 11339 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 11340 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 11341 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 11342 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[11]
.sym 11343 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[15]
.sym 11344 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[10]
.sym 11351 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 11355 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 11357 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 11359 led_eye_rght_rgb[8]
.sym 11362 led_eye_rght_rgb[8]
.sym 11366 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 11367 led_eye_left_rgb[15]
.sym 11369 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[12]
.sym 11371 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[10]
.sym 11381 rst$SB_IO_IN
.sym 11382 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[11]
.sym 11383 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 11392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11394 motor_dps_rght[12]
.sym 11395 motor_dps_rght[10]
.sym 11396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 11397 motor_dps_rght[11]
.sym 11398 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[13]
.sym 11401 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 11402 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 11403 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11409 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 11414 motor_dps_rght[11]
.sym 11418 motor_dps_rght[12]
.sym 11423 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11425 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[13]
.sym 11431 rst$SB_IO_IN
.sym 11438 motor_dps_rght[10]
.sym 11441 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 11442 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 11443 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11444 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 11447 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11448 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11449 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[11]
.sym 11450 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 11457 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 11458 clk$SB_IO_IN_$glb_clk
.sym 11459 rst$SB_IO_IN_$glb_sr
.sym 11460 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 11461 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 11462 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 11463 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[9]
.sym 11464 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 11465 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 11466 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 11467 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 11474 led_blink_rght_rgb[22]
.sym 11475 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 11476 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11477 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 11478 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 11479 led_blink_left_rgb[13]
.sym 11481 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 11486 led_eye_rght_rgb[12]
.sym 11487 mosi_o_SB_DFFE_Q_E
.sym 11488 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 11489 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 11493 led_eye_left_rgb[22]
.sym 11494 led_eye_rght_rgb[11]
.sym 11501 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11502 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 11504 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 11505 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[10]
.sym 11507 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 11508 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 11509 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[12]
.sym 11510 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11511 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 11512 led_eye_rght_rgb[12]
.sym 11513 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11514 led_blink_left_rgb[12]
.sym 11515 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 11517 led_blink_left_rgb[13]
.sym 11520 led_eye_rght_rgb[11]
.sym 11521 led_eye_rght_rgb[10]
.sym 11523 led_eye_rght_rgb[13]
.sym 11525 led_eye_rght_rgb[8]
.sym 11527 led_eye_rght_rgb[15]
.sym 11529 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[12]
.sym 11530 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 11531 led_eye_rght_rgb[9]
.sym 11532 led_eye_rght_rgb[14]
.sym 11536 led_blink_left_rgb[12]
.sym 11540 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 11542 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 11543 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 11547 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[12]
.sym 11549 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 11555 led_blink_left_rgb[13]
.sym 11558 led_eye_rght_rgb[13]
.sym 11559 led_eye_rght_rgb[8]
.sym 11560 led_eye_rght_rgb[10]
.sym 11561 led_eye_rght_rgb[9]
.sym 11564 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 11565 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11566 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[12]
.sym 11567 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 11570 led_eye_rght_rgb[12]
.sym 11571 led_eye_rght_rgb[11]
.sym 11572 led_eye_rght_rgb[14]
.sym 11573 led_eye_rght_rgb[15]
.sym 11576 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 11577 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11578 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11579 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[10]
.sym 11580 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 11581 clk$SB_IO_IN_$glb_clk
.sym 11582 rst$SB_IO_IN_$glb_sr
.sym 11583 led_blink_rght_rgb[11]
.sym 11584 led_blink_rght_rgb[12]
.sym 11585 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 11586 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 11587 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 11588 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 11589 led_eye_rght_rgb[12]
.sym 11590 led_blink_rght_rgb[9]
.sym 11596 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 11598 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 11601 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 11602 led_blink_left_rgb[12]
.sym 11603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11606 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 11608 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11612 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 11626 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 11629 led_eye_rght_rgb[11]
.sym 11630 $PACKER_GND_NET
.sym 11632 led_eye_rght_rgb[10]
.sym 11634 $PACKER_GND_NET
.sym 11636 led_eye_rght_rgb[8]
.sym 11660 $PACKER_GND_NET
.sym 11663 led_eye_rght_rgb[8]
.sym 11671 $PACKER_GND_NET
.sym 11687 led_eye_rght_rgb[10]
.sym 11699 led_eye_rght_rgb[11]
.sym 11703 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 11704 clk$SB_IO_IN_$glb_clk
.sym 11705 rst$SB_IO_IN_$glb_sr
.sym 11706 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 11707 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 11708 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.sclk_r_SB_DFFESR_Q_E
.sym 11709 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 11710 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 11711 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 11712 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 11713 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[10]
.sym 11722 $PACKER_GND_NET
.sym 11725 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 11726 $PACKER_GND_NET
.sym 11732 led_eye_rght_rgb[20]
.sym 11733 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11735 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11736 led_eye_rght_rgb[9]
.sym 11737 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 11738 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 11749 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 11766 $PACKER_GND_NET
.sym 11781 $PACKER_GND_NET
.sym 11788 $PACKER_GND_NET
.sym 11807 $PACKER_GND_NET
.sym 11812 $PACKER_GND_NET
.sym 11824 $PACKER_GND_NET
.sym 11826 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 11827 clk$SB_IO_IN_$glb_clk
.sym 11828 rst$SB_IO_IN_$glb_sr
.sym 11829 led_eye_rght_rgb[23]
.sym 11831 led_eye_rght_rgb[22]
.sym 11834 led_eye_rght_rgb[16]
.sym 11835 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11836 led_eye_rght_rgb[20]
.sym 11842 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 11843 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 11855 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 11858 led_eye_rght_rgb[8]
.sym 11859 led_eye_left_rgb[20]
.sym 11863 led_eye_left_rgb[15]
.sym 11870 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 11872 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 11873 rst$SB_IO_IN
.sym 11878 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 11892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 11899 spi_ss_n_SB_LUT4_I3_I2
.sym 11900 $PACKER_GND_NET
.sym 11904 $PACKER_GND_NET
.sym 11909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 11910 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 11911 rst$SB_IO_IN
.sym 11912 spi_ss_n_SB_LUT4_I3_I2
.sym 11921 $PACKER_GND_NET
.sym 11927 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 11928 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 11929 spi_ss_n_SB_LUT4_I3_I2
.sym 11946 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 11948 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 11949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 11950 clk$SB_IO_IN_$glb_clk
.sym 11951 rst$SB_IO_IN_$glb_sr
.sym 11952 led_eye_left_rgb[16]
.sym 11953 led_eye_left_rgb[20]
.sym 11954 led_eye_left_rgb[23]
.sym 11955 led_eye_left_rgb[15]
.sym 11956 led_eye_left_rgb[19]
.sym 11964 led_blink_rght_rgb[16]
.sym 11965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11968 led_blink_rght_rgb[18]
.sym 11970 led_blink_rght_rgb[10]
.sym 11972 led_blink_rght_rgb[20]
.sym 11973 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 11974 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 11975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 11979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 11995 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_E
.sym 11996 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 11999 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 12001 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 12006 spi_ss_n_SB_LUT4_I3_I2
.sym 12007 rst$SB_IO_IN
.sym 12016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12026 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 12027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 12028 spi_ss_n_SB_LUT4_I3_I2
.sym 12029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12056 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 12057 spi_ss_n_SB_LUT4_I3_I2
.sym 12058 rst$SB_IO_IN
.sym 12059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 12062 spi_ss_n_SB_LUT4_I3_I2
.sym 12063 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 12064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 12065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_E
.sym 12073 clk$SB_IO_IN_$glb_clk
.sym 12074 rst$SB_IO_IN_$glb_sr
.sym 12076 led_eye_rght_rgb[18]
.sym 12077 led_eye_rght_rgb[19]
.sym 12089 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_E
.sym 12105 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 12107 led_blink_rght_rgb[19]
.sym 12133 led_blink_rght_rgb[19]
.sym 12142 led_blink_rght_rgb[10]
.sym 12146 led_blink_rght_rgb[20]
.sym 12155 led_blink_rght_rgb[10]
.sym 12162 led_blink_rght_rgb[19]
.sym 12193 led_blink_rght_rgb[20]
.sym 12195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 12196 clk$SB_IO_IN_$glb_clk
.sym 12197 rst$SB_IO_IN_$glb_sr
.sym 12212 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 12214 $PACKER_GND_NET
.sym 12215 led_eye_rght_rgb[18]
.sym 14310 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[0]
.sym 14331 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 14332 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14333 motor_dps_left[0]
.sym 14338 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 14341 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 14430 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 14432 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 14433 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[1]
.sym 14434 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 14436 motor_dps_left[2]
.sym 14437 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 14454 $PACKER_VCC_NET
.sym 14455 motor_dps_left[5]
.sym 14456 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[0]
.sym 14459 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 14461 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 14465 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 14491 $PACKER_GND_NET
.sym 14498 motor_dps_left_SB_DFFER_Q_15_E
.sym 14525 $PACKER_GND_NET
.sym 14549 $PACKER_GND_NET
.sym 14550 motor_dps_left_SB_DFFER_Q_15_E
.sym 14551 clk$SB_IO_IN_$glb_clk
.sym 14552 rst$SB_IO_IN_$glb_sr
.sym 14553 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[4]
.sym 14554 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[6]
.sym 14555 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 14556 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[7]
.sym 14557 $PACKER_GND_NET
.sym 14560 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 14566 led_blink_rght_rgb[7]
.sym 14567 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 14575 $PACKER_VCC_NET
.sym 14576 led_eye_left_rgb[2]
.sym 14579 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 14580 motor_dps_left[4]
.sym 14581 led_blink_rght_rgb[2]
.sym 14586 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 14587 motor_dps_rght[14]
.sym 14588 led_blink_rght_rgb[0]
.sym 14595 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 14597 puls_btn2_SB_LUT4_I1_1_O
.sym 14599 $PACKER_GND_NET
.sym 14602 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14607 led_blink_left_rgb_SB_DFFER_Q_E
.sym 14609 motor_dps_left[1]
.sym 14611 motor_dps_left[0]
.sym 14612 motor_dps_left[2]
.sym 14613 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 14615 motor_dps_left[5]
.sym 14616 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 14621 motor_dps_left_SB_DFFER_Q_15_E
.sym 14622 led_blink_left_rgb[23]
.sym 14625 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 14629 led_blink_left_rgb_SB_DFFER_Q_E
.sym 14630 led_blink_left_rgb[23]
.sym 14635 $PACKER_GND_NET
.sym 14640 $PACKER_GND_NET
.sym 14645 motor_dps_left[0]
.sym 14646 motor_dps_left[1]
.sym 14647 motor_dps_left[5]
.sym 14648 motor_dps_left[2]
.sym 14657 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 14658 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 14659 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14660 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 14666 $PACKER_GND_NET
.sym 14669 puls_btn2_SB_LUT4_I1_1_O
.sym 14671 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 14673 motor_dps_left_SB_DFFER_Q_15_E
.sym 14674 clk$SB_IO_IN_$glb_clk
.sym 14675 rst$SB_IO_IN_$glb_sr
.sym 14676 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 14677 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 14678 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[7]
.sym 14679 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[0]
.sym 14680 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[2]
.sym 14681 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 14682 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 14683 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 14688 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 14690 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 14692 led_blink_left_rgb[0]
.sym 14701 led_blink_rght_rgb[21]
.sym 14702 puls_btn2_SB_LUT4_I1_1_O
.sym 14704 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 14705 motor_dps_left[15]
.sym 14707 puls_btn2_SB_LUT4_I1_1_O
.sym 14709 motor_dps_left[3]
.sym 14710 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 14711 led_blink_left_rgb[21]
.sym 14720 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14721 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[21]
.sym 14722 led_blink_left_rgb[14]
.sym 14723 motor_dps_left[3]
.sym 14724 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14726 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14727 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 14728 led_blink_left_rgb[21]
.sym 14729 motor_dps_left[15]
.sym 14731 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14735 led_eye_left_rgb[14]
.sym 14738 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14740 motor_dps_left[4]
.sym 14742 motor_dps_left[6]
.sym 14744 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14745 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14746 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 14748 led_blink_left_rgb[0]
.sym 14750 led_blink_left_rgb[0]
.sym 14756 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14758 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14764 led_blink_left_rgb[21]
.sym 14768 motor_dps_left[4]
.sym 14769 motor_dps_left[3]
.sym 14770 motor_dps_left[15]
.sym 14771 motor_dps_left[6]
.sym 14774 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14775 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14776 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14777 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14780 led_blink_left_rgb[14]
.sym 14781 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 14782 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14783 led_eye_left_rgb[14]
.sym 14786 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[21]
.sym 14787 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 14788 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 14789 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14792 led_blink_left_rgb[14]
.sym 14796 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 14797 clk$SB_IO_IN_$glb_clk
.sym 14798 rst$SB_IO_IN_$glb_sr
.sym 14801 motor_dps_left[7]
.sym 14802 motor_dps_left[8]
.sym 14803 motor_dps_left[9]
.sym 14804 motor_dps_left[10]
.sym 14805 motor_dps_left[11]
.sym 14806 motor_dps_left[12]
.sym 14814 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 14816 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 14822 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14823 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 14824 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 14828 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14829 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 14830 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 14831 motor_dps_left[15]
.sym 14845 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14850 led_blink_left_rgb[23]
.sym 14851 led_blink_left_rgb_SB_DFFER_Q_E
.sym 14852 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14858 motor_dps_left[7]
.sym 14859 motor_dps_left[8]
.sym 14860 motor_dps_left[9]
.sym 14861 motor_dps_left[10]
.sym 14867 led_blink_left_rgb[21]
.sym 14868 led_blink_left_rgb[22]
.sym 14872 $nextpnr_ICESTORM_LC_6$O
.sym 14875 led_blink_left_rgb[21]
.sym 14878 led_blink_left_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 14881 led_blink_left_rgb[22]
.sym 14886 led_blink_left_rgb[23]
.sym 14888 led_blink_left_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 14893 led_blink_left_rgb[23]
.sym 14894 led_blink_left_rgb[21]
.sym 14897 led_blink_left_rgb[21]
.sym 14898 led_blink_left_rgb[23]
.sym 14900 led_blink_left_rgb[22]
.sym 14904 motor_dps_left[7]
.sym 14909 motor_dps_left[7]
.sym 14910 motor_dps_left[8]
.sym 14911 motor_dps_left[9]
.sym 14912 motor_dps_left[10]
.sym 14915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14917 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14919 led_blink_left_rgb_SB_DFFER_Q_E
.sym 14920 clk$SB_IO_IN_$glb_clk
.sym 14921 rst$SB_IO_IN_$glb_sr
.sym 14922 motor_dps_left[13]
.sym 14923 motor_dps_left[14]
.sym 14924 motor_dps_left[15]
.sym 14925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14926 motor_dps_left[6]
.sym 14927 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14928 motor_dps_left[5]
.sym 14929 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 14936 motor_dps_rght[5]
.sym 14944 motor_dps_rght[4]
.sym 14945 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 14946 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 14947 motor_dps_left[6]
.sym 14948 motor_dps_left[8]
.sym 14949 motor_dps_rght[11]
.sym 14950 motor_dps_left[9]
.sym 14951 motor_dps_left[5]
.sym 14952 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 14953 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 14954 $PACKER_VCC_NET
.sym 14955 motor_dps_left[13]
.sym 14956 motor_dps_left[12]
.sym 14957 motor_dps_rght[7]
.sym 14965 puls_btn2_SB_LUT4_I3_O
.sym 14966 led_blink_rght_rgb[13]
.sym 14969 motor_dps_left[11]
.sym 14970 motor_dps_left[12]
.sym 14971 led_eye_rght_rgb[14]
.sym 14972 motor_dps_rght[5]
.sym 14974 motor_dps_left[8]
.sym 14975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14977 led_blink_rght_rgb[7]
.sym 14978 led_blink_rght_rgb[7]
.sym 14979 motor_dps_left[13]
.sym 14980 motor_dps_left[14]
.sym 14983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 14984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 14985 motor_dps_left[5]
.sym 14987 motor_dps_left[13]
.sym 14988 led_blink_rght_rgb[14]
.sym 14989 led_blink_rght_rgb[15]
.sym 14991 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 14994 led_blink_rght_rgb[13]
.sym 14995 $nextpnr_ICESTORM_LC_8$O
.sym 14997 led_blink_rght_rgb[13]
.sym 15001 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_2_I3[2]
.sym 15002 led_blink_rght_rgb[7]
.sym 15003 led_blink_rght_rgb[14]
.sym 15005 led_blink_rght_rgb[13]
.sym 15008 led_blink_rght_rgb[7]
.sym 15009 led_blink_rght_rgb[15]
.sym 15011 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_2_I3[2]
.sym 15014 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15015 motor_dps_left[5]
.sym 15016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15017 motor_dps_rght[5]
.sym 15020 led_blink_rght_rgb[14]
.sym 15021 led_eye_rght_rgb[14]
.sym 15022 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15028 motor_dps_left[13]
.sym 15032 motor_dps_left[13]
.sym 15033 motor_dps_left[12]
.sym 15034 motor_dps_left[11]
.sym 15035 motor_dps_left[14]
.sym 15041 motor_dps_left[8]
.sym 15042 puls_btn2_SB_LUT4_I3_O
.sym 15043 clk$SB_IO_IN_$glb_clk
.sym 15044 rst$SB_IO_IN_$glb_sr
.sym 15045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[6]
.sym 15046 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[7]
.sym 15047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 15048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 15049 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15050 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 15051 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 15052 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[8]
.sym 15057 led_eye_rght_rgb[14]
.sym 15058 motor_dps_left[2]
.sym 15061 led_blink_rght_rgb[14]
.sym 15062 led_blink_left_rgb[23]
.sym 15064 led_blink_rght_rgb[21]
.sym 15065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 15068 motor_dps_left[15]
.sym 15069 led_blink_left_rgb[23]
.sym 15070 led_blink_rght_rgb[15]
.sym 15071 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 15072 led_eye_rght_rgb[11]
.sym 15073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 15077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 15078 motor_dps_rght[14]
.sym 15079 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 15080 motor_dps_rght[15]
.sym 15088 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15090 motor_dps_rght[8]
.sym 15091 motor_dps_rght[9]
.sym 15093 motor_dps_rght[4]
.sym 15094 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15095 motor_dps_rght[5]
.sym 15097 motor_dps_rght[7]
.sym 15100 motor_dps_rght[10]
.sym 15101 motor_dps_rght[4]
.sym 15106 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15112 motor_dps_rght[6]
.sym 15114 $PACKER_VCC_NET
.sym 15117 motor_dps_rght[11]
.sym 15118 $nextpnr_ICESTORM_LC_13$O
.sym 15120 motor_dps_rght[4]
.sym 15124 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 15125 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15126 motor_dps_rght[5]
.sym 15128 motor_dps_rght[4]
.sym 15130 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 15131 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15132 motor_dps_rght[6]
.sym 15134 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 15136 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 15137 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15138 motor_dps_rght[7]
.sym 15139 $PACKER_VCC_NET
.sym 15140 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 15142 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 15143 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15144 $PACKER_VCC_NET
.sym 15145 motor_dps_rght[8]
.sym 15146 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 15148 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 15149 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15151 motor_dps_rght[9]
.sym 15152 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 15154 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 15155 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15156 motor_dps_rght[10]
.sym 15158 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 15160 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 15161 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15162 motor_dps_rght[11]
.sym 15164 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 15165 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15166 clk$SB_IO_IN_$glb_clk
.sym 15167 rst$SB_IO_IN_$glb_sr
.sym 15168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 15169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 15170 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 15171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[14]
.sym 15172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 15174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 15175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 15180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 15181 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15182 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15184 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15185 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 15186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15188 motor_dps_rght[7]
.sym 15193 motor_dps_rght[6]
.sym 15194 led_blink_rght_rgb[21]
.sym 15196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15198 motor_dps_rght[4]
.sym 15200 led_eye_rght_rgb[14]
.sym 15201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 15204 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 15209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 15212 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[13]
.sym 15217 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15218 motor_dps_rght[13]
.sym 15220 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15222 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[15]
.sym 15224 motor_dps_rght[4]
.sym 15225 motor_dps_left[13]
.sym 15226 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15228 motor_dps_rght[15]
.sym 15233 motor_dps_rght[12]
.sym 15234 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15235 motor_dps_rght[14]
.sym 15238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 15241 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 15242 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15243 motor_dps_rght[12]
.sym 15245 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 15247 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 15248 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15249 motor_dps_rght[13]
.sym 15251 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 15253 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[11]
.sym 15254 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15255 motor_dps_rght[14]
.sym 15257 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 15260 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15262 motor_dps_rght[15]
.sym 15263 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[11]
.sym 15266 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 15267 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15268 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[13]
.sym 15269 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15272 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15273 motor_dps_left[13]
.sym 15274 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15275 motor_dps_rght[13]
.sym 15278 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[15]
.sym 15279 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15280 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 15281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15285 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 15287 motor_dps_rght[4]
.sym 15288 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15289 clk$SB_IO_IN_$glb_clk
.sym 15290 rst$SB_IO_IN_$glb_sr
.sym 15291 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 15292 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 15293 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15294 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15295 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 15296 led_eye_left_rgb[8]
.sym 15297 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15298 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 15303 led_eye_rght_rgb[8]
.sym 15311 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 15313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15314 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 15315 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15317 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 15319 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15321 led_eye_left_rgb[15]
.sym 15322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 15325 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15326 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 15332 led_blink_rght_rgb[21]
.sym 15333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 15336 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 15337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 15338 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[15]
.sym 15339 led_blink_rght_rgb[14]
.sym 15340 led_blink_rght_rgb[15]
.sym 15341 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 15342 led_blink_rght_rgb[13]
.sym 15344 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 15345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 15346 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 15347 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 15348 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 15352 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15354 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15356 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15360 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[9]
.sym 15368 led_blink_rght_rgb[13]
.sym 15371 led_blink_rght_rgb[15]
.sym 15378 led_blink_rght_rgb[14]
.sym 15383 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 15384 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 15385 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 15386 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 15389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15391 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[15]
.sym 15395 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 15396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 15397 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 15398 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 15401 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15402 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[9]
.sym 15403 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 15404 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15408 led_blink_rght_rgb[21]
.sym 15411 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 15412 clk$SB_IO_IN_$glb_clk
.sym 15413 rst$SB_IO_IN_$glb_sr
.sym 15415 led_blink_rght_rgb[22]
.sym 15416 led_blink_rght_rgb[23]
.sym 15417 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 15418 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 15419 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15420 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 15421 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 15427 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15428 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 15429 led_eye_rght_rgb[11]
.sym 15430 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 15431 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 15432 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 15433 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 15438 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15439 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 15440 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15441 $PACKER_GND_NET
.sym 15442 $PACKER_VCC_NET
.sym 15444 led_eye_left_rgb[8]
.sym 15445 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15446 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 15447 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 15448 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 15449 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 15455 led_blink_left_rgb[13]
.sym 15457 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 15458 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15459 $PACKER_VCC_NET
.sym 15462 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15463 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 15465 $PACKER_GND_NET
.sym 15466 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 15468 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15469 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 15476 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[11]
.sym 15478 led_eye_left_rgb[13]
.sym 15482 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 15489 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[11]
.sym 15491 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15494 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15495 led_blink_left_rgb[13]
.sym 15496 led_eye_left_rgb[13]
.sym 15497 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 15503 $PACKER_GND_NET
.sym 15509 $PACKER_VCC_NET
.sym 15512 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 15513 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 15514 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15515 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 15520 $PACKER_GND_NET
.sym 15525 $PACKER_GND_NET
.sym 15532 $PACKER_GND_NET
.sym 15534 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 15535 clk$SB_IO_IN_$glb_clk
.sym 15536 rst$SB_IO_IN_$glb_sr
.sym 15537 led_eye_left_rgb[12]
.sym 15538 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 15539 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 15540 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 15541 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15542 led_eye_left_rgb[9]
.sym 15543 led_eye_left_rgb[11]
.sym 15544 led_eye_left_rgb[13]
.sym 15549 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15551 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 15560 led_blink_rght_rgb[23]
.sym 15562 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15563 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 15564 led_eye_rght_rgb[11]
.sym 15565 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 15566 led_blink_left_rgb[23]
.sym 15568 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 15570 led_eye_left_rgb[12]
.sym 15580 led_eye_left_rgb[15]
.sym 15581 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15582 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15588 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15591 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15592 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[10]
.sym 15593 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[10]
.sym 15594 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 15596 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 15597 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 15599 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[11]
.sym 15600 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 15604 led_eye_left_rgb[8]
.sym 15607 led_eye_left_rgb[9]
.sym 15608 led_eye_left_rgb[11]
.sym 15609 led_eye_left_rgb[13]
.sym 15612 led_eye_left_rgb[11]
.sym 15617 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 15618 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15619 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15620 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 15624 led_eye_left_rgb[8]
.sym 15632 led_eye_left_rgb[9]
.sym 15635 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15636 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[10]
.sym 15637 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[10]
.sym 15638 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15641 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[11]
.sym 15642 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 15643 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15644 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15647 led_eye_left_rgb[15]
.sym 15654 led_eye_left_rgb[13]
.sym 15657 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 15658 clk$SB_IO_IN_$glb_clk
.sym 15659 rst$SB_IO_IN_$glb_sr
.sym 15660 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 15662 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15663 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 15664 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 15665 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[11]
.sym 15666 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 15667 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15672 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 15673 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15676 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15677 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15678 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15681 led_eye_rght_rgb[9]
.sym 15684 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 15686 sclk_o$SB_IO_OUT
.sym 15687 led_blink_rght_rgb[22]
.sym 15693 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 15694 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 15701 led_eye_left_rgb[10]
.sym 15702 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 15704 $PACKER_GND_NET
.sym 15705 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15708 $PACKER_GND_NET
.sym 15710 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 15713 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 15716 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[10]
.sym 15717 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15718 led_eye_rght_rgb[12]
.sym 15719 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 15724 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 15725 led_eye_rght_rgb[10]
.sym 15727 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 15728 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 15730 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 15731 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15735 $PACKER_GND_NET
.sym 15742 $PACKER_GND_NET
.sym 15747 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15748 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[10]
.sym 15752 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 15753 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 15754 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 15755 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 15758 led_eye_left_rgb[10]
.sym 15759 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15760 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15761 led_eye_rght_rgb[10]
.sym 15764 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 15765 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 15766 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 15767 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 15773 led_eye_rght_rgb[12]
.sym 15776 $PACKER_GND_NET
.sym 15780 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 15781 clk$SB_IO_IN_$glb_clk
.sym 15782 rst$SB_IO_IN_$glb_sr
.sym 15783 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 15784 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 15785 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15786 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15787 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 15788 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 15789 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15790 sclk_o$SB_IO_OUT
.sym 15800 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15803 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15807 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15810 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 15811 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15812 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15813 led_eye_left_rgb[15]
.sym 15815 led_eye_left_rgb[19]
.sym 15816 led_eye_rght_rgb[22]
.sym 15817 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15824 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15829 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15830 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 15831 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15832 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 15835 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 15837 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 15840 led_eye_left_rgb[12]
.sym 15841 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 15842 led_eye_left_rgb[22]
.sym 15843 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 15844 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 15846 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 15848 led_eye_left_rgb[10]
.sym 15849 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 15850 led_eye_left_rgb[20]
.sym 15853 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 15857 led_eye_left_rgb[12]
.sym 15863 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15864 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 15865 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 15866 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 15869 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 15871 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 15875 led_eye_left_rgb[20]
.sym 15881 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15883 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 15884 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 15887 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 15888 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15889 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 15890 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 15893 led_eye_left_rgb[22]
.sym 15899 led_eye_left_rgb[10]
.sym 15903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 15904 clk$SB_IO_IN_$glb_clk
.sym 15905 rst$SB_IO_IN_$glb_sr
.sym 15906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 15908 led_blink_rght_rgb[19]
.sym 15909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15910 led_blink_rght_rgb[16]
.sym 15911 led_blink_rght_rgb[18]
.sym 15912 led_blink_rght_rgb[10]
.sym 15913 led_blink_rght_rgb[20]
.sym 15922 led_eye_left_rgb[22]
.sym 15928 mosi_o_SB_DFFE_Q_E
.sym 15930 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 15933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 15939 $PACKER_GND_NET
.sym 15949 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 15950 $PACKER_GND_NET
.sym 15951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15956 led_eye_left_rgb[20]
.sym 15970 led_eye_rght_rgb[20]
.sym 15971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 15981 $PACKER_GND_NET
.sym 15993 $PACKER_GND_NET
.sym 16012 $PACKER_GND_NET
.sym 16016 led_eye_left_rgb[20]
.sym 16017 led_eye_rght_rgb[20]
.sym 16018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 16019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 16022 $PACKER_GND_NET
.sym 16026 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 16027 clk$SB_IO_IN_$glb_clk
.sym 16028 rst$SB_IO_IN_$glb_sr
.sym 16029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 16031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16032 led_eye_left_rgb[18]
.sym 16033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 16034 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16052 led_blink_rght_rgb[19]
.sym 16060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 16075 $PACKER_GND_NET
.sym 16088 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 16104 $PACKER_GND_NET
.sym 16109 $PACKER_GND_NET
.sym 16116 $PACKER_GND_NET
.sym 16123 $PACKER_GND_NET
.sym 16130 $PACKER_GND_NET
.sym 16149 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 16150 clk$SB_IO_IN_$glb_clk
.sym 16151 rst$SB_IO_IN_$glb_sr
.sym 16152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 16153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 16156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 16157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 16158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 16159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 16165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 16169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 16172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 16175 led_eye_rght_rgb[20]
.sym 16179 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 16195 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 16204 $PACKER_GND_NET
.sym 16235 $PACKER_GND_NET
.sym 16240 $PACKER_GND_NET
.sym 16272 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 16273 clk$SB_IO_IN_$glb_clk
.sym 16274 rst$SB_IO_IN_$glb_sr
.sym 16296 led_eye_rght_rgb[19]
.sym 18148 motor_dps_left[10]
.sym 18261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 18385 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[4]
.sym 18389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[2]
.sym 18409 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18411 motor_dps_rght[3]
.sym 18415 motor_dps_rght[1]
.sym 18444 motor_dps_left[0]
.sym 18452 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 18476 motor_dps_left[0]
.sym 18504 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 18505 clk$SB_IO_IN_$glb_clk
.sym 18506 rst$SB_IO_IN_$glb_sr
.sym 18509 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 18510 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 18512 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[7]
.sym 18531 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 18537 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18538 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 18539 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 18540 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 18541 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18542 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 18559 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 18565 motor_dps_rght[0]
.sym 18570 motor_dps_rght[14]
.sym 18571 motor_dps_rght[3]
.sym 18574 motor_dps_left[2]
.sym 18575 motor_dps_rght[1]
.sym 18577 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 18583 motor_dps_rght[14]
.sym 18593 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 18600 motor_dps_rght[1]
.sym 18606 motor_dps_rght[3]
.sym 18620 motor_dps_left[2]
.sym 18623 motor_dps_rght[0]
.sym 18627 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 18628 clk$SB_IO_IN_$glb_clk
.sym 18629 rst$SB_IO_IN_$glb_sr
.sym 18630 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 18631 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 18632 led_blink_left_rgb[14]
.sym 18633 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 18634 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 18635 led_blink_left_rgb[0]
.sym 18636 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 18637 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 18643 motor_dps_left[3]
.sym 18653 puls_btn2_SB_LUT4_I1_1_O
.sym 18654 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 18655 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 18659 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 18663 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[4]
.sym 18679 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18680 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 18682 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 18685 $PACKER_GND_NET
.sym 18692 motor_dps_rght[1]
.sym 18702 motor_dps_left[1]
.sym 18705 $PACKER_GND_NET
.sym 18710 $PACKER_GND_NET
.sym 18716 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 18717 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18718 motor_dps_left[1]
.sym 18719 motor_dps_rght[1]
.sym 18724 $PACKER_GND_NET
.sym 18729 $PACKER_GND_NET
.sym 18748 $PACKER_GND_NET
.sym 18750 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 18751 clk$SB_IO_IN_$glb_clk
.sym 18752 rst$SB_IO_IN_$glb_sr
.sym 18753 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 18754 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 18755 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 18756 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 18757 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 18758 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 18759 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 18760 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 18768 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 18770 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 18774 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 18775 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 18779 led_blink_rght_rgb[7]
.sym 18784 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 18787 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 18788 puls_btn2_SB_LUT4_I3_O
.sym 18794 led_blink_rght_rgb[2]
.sym 18795 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 18797 led_blink_rght_rgb[7]
.sym 18799 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 18800 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 18801 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[14]
.sym 18802 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[0]
.sym 18805 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[0]
.sym 18806 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 18807 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 18809 led_blink_rght_rgb[0]
.sym 18810 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 18811 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 18813 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18814 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 18816 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 18818 led_blink_rght_rgb[4]
.sym 18822 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18823 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 18828 led_blink_rght_rgb[4]
.sym 18833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18834 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[0]
.sym 18835 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[0]
.sym 18836 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 18840 led_blink_rght_rgb[7]
.sym 18848 led_blink_rght_rgb[0]
.sym 18853 led_blink_rght_rgb[2]
.sym 18857 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 18858 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 18859 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[14]
.sym 18860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 18863 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 18864 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18865 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 18866 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 18869 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 18870 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 18871 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 18872 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 18873 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 18874 clk$SB_IO_IN_$glb_clk
.sym 18875 rst$SB_IO_IN_$glb_sr
.sym 18876 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 18877 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 18878 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 18879 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 18880 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[4]
.sym 18881 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18883 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 18889 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 18890 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 18893 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 18895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 18897 $PACKER_VCC_NET
.sym 18900 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 18901 motor_dps_left[5]
.sym 18902 motor_dps_left[10]
.sym 18903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 18904 led_blink_rght_rgb[4]
.sym 18905 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 18906 motor_dps_left[0]
.sym 18907 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 18908 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 18909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 18910 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 18911 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 18923 motor_dps_left[5]
.sym 18927 motor_dps_left[7]
.sym 18928 puls_btn2_SB_LUT4_I1_1_O
.sym 18929 motor_dps_left[6]
.sym 18934 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 18936 motor_dps_left[8]
.sym 18937 motor_dps_left[9]
.sym 18938 motor_dps_left[10]
.sym 18939 motor_dps_left[11]
.sym 18940 motor_dps_left[12]
.sym 18942 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 18949 $nextpnr_ICESTORM_LC_12$O
.sym 18952 motor_dps_left[5]
.sym 18955 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 18958 motor_dps_left[6]
.sym 18961 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 18962 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 18963 motor_dps_left[7]
.sym 18965 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 18967 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 18968 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 18970 motor_dps_left[8]
.sym 18971 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 18973 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 18974 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 18976 motor_dps_left[9]
.sym 18977 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 18979 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 18980 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 18982 motor_dps_left[10]
.sym 18983 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 18985 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 18986 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 18988 motor_dps_left[11]
.sym 18989 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 18991 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 18992 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 18994 motor_dps_left[12]
.sym 18995 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 18996 puls_btn2_SB_LUT4_I1_1_O
.sym 18997 clk$SB_IO_IN_$glb_clk
.sym 18998 rst$SB_IO_IN_$glb_sr
.sym 18999 led_blink_rght_rgb[4]
.sym 19000 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19001 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19002 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 19004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 19005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19006 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19011 led_blink_rght_rgb[2]
.sym 19018 led_blink_rght_rgb[0]
.sym 19022 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 19023 motor_dps_left[6]
.sym 19024 motor_dps_left[7]
.sym 19029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 19030 led_eye_left_rgb[21]
.sym 19031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19032 motor_dps_left[11]
.sym 19033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19035 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 19040 led_blink_rght_rgb[21]
.sym 19041 motor_dps_left[14]
.sym 19042 led_blink_left_rgb[21]
.sym 19043 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 19045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19046 motor_dps_left[5]
.sym 19051 puls_btn2_SB_LUT4_I1_1_O
.sym 19052 motor_dps_left[6]
.sym 19053 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 19054 led_eye_left_rgb[21]
.sym 19056 motor_dps_left[13]
.sym 19057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19058 motor_dps_left[15]
.sym 19059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19062 led_eye_rght_rgb[21]
.sym 19067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19068 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19070 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19072 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 19073 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 19075 motor_dps_left[13]
.sym 19076 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 19078 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 19079 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 19081 motor_dps_left[14]
.sym 19082 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 19086 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 19087 motor_dps_left[15]
.sym 19088 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 19091 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19092 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19093 led_eye_left_rgb[21]
.sym 19094 led_eye_rght_rgb[21]
.sym 19098 motor_dps_left[6]
.sym 19099 motor_dps_left[5]
.sym 19100 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 19103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19104 led_blink_rght_rgb[21]
.sym 19105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19106 led_blink_left_rgb[21]
.sym 19109 motor_dps_left[5]
.sym 19110 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 19115 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19117 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19119 puls_btn2_SB_LUT4_I1_1_O
.sym 19120 clk$SB_IO_IN_$glb_clk
.sym 19121 rst$SB_IO_IN_$glb_sr
.sym 19122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 19123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 19125 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19127 led_blink_rght_rgb[8]
.sym 19128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19129 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 19134 motor_dps_rght[6]
.sym 19140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 19141 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 19143 motor_dps_rght[4]
.sym 19146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 19147 motor_dps_left[15]
.sym 19148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19150 led_blink_left_rgb[22]
.sym 19151 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 19154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19163 motor_dps_left[9]
.sym 19164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 19165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 19166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[14]
.sym 19167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19168 motor_dps_rght[9]
.sym 19169 motor_dps_left[8]
.sym 19172 motor_dps_left[14]
.sym 19174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 19175 motor_dps_rght[8]
.sym 19176 motor_dps_left[6]
.sym 19182 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 19183 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[14]
.sym 19184 motor_dps_left[7]
.sym 19188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19189 motor_dps_rght[14]
.sym 19191 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 19196 motor_dps_left[6]
.sym 19202 motor_dps_left[7]
.sym 19208 motor_dps_left[9]
.sym 19209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19211 motor_dps_rght[9]
.sym 19214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19216 motor_dps_rght[8]
.sym 19217 motor_dps_left[8]
.sym 19220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 19221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 19222 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 19223 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 19226 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19227 motor_dps_left[14]
.sym 19228 motor_dps_rght[14]
.sym 19229 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19233 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[14]
.sym 19234 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[14]
.sym 19235 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19241 motor_dps_left[8]
.sym 19242 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 19243 clk$SB_IO_IN_$glb_clk
.sym 19244 rst$SB_IO_IN_$glb_sr
.sym 19245 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 19246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19247 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19248 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 19249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 19250 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 19251 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 19252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 19253 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19254 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 19256 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 19258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 19260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19262 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 19263 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 19264 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 19265 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19266 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19267 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19268 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 19270 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19271 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19273 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19274 led_eye_rght_rgb[15]
.sym 19275 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 19276 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 19277 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19279 led_blink_rght_rgb[7]
.sym 19280 puls_btn2_SB_LUT4_I3_O
.sym 19286 motor_dps_rght[12]
.sym 19287 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19290 led_eye_rght_rgb[15]
.sym 19293 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[8]
.sym 19295 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19297 motor_dps_left[12]
.sym 19298 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19299 led_eye_rght_rgb[8]
.sym 19301 led_eye_rght_rgb[11]
.sym 19302 motor_dps_left[11]
.sym 19303 led_eye_rght_rgb[14]
.sym 19306 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 19309 motor_dps_rght[11]
.sym 19313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 19315 motor_dps_left[10]
.sym 19316 motor_dps_rght[10]
.sym 19319 motor_dps_rght[12]
.sym 19320 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19321 motor_dps_left[12]
.sym 19322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19326 led_eye_rght_rgb[8]
.sym 19331 motor_dps_left[10]
.sym 19332 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19334 motor_dps_rght[10]
.sym 19337 led_eye_rght_rgb[14]
.sym 19343 motor_dps_left[11]
.sym 19344 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19346 motor_dps_rght[11]
.sym 19350 led_eye_rght_rgb[15]
.sym 19355 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19356 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19357 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 19358 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[8]
.sym 19364 led_eye_rght_rgb[11]
.sym 19365 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 19366 clk$SB_IO_IN_$glb_clk
.sym 19367 rst$SB_IO_IN_$glb_sr
.sym 19368 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 19369 led_blink_left_rgb[15]
.sym 19370 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 19371 led_blink_left_rgb[8]
.sym 19372 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19373 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 19374 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 19375 led_blink_left_rgb[7]
.sym 19379 led_blink_rght_rgb[23]
.sym 19380 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19383 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 19384 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19386 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19387 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 19389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 19391 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19394 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19395 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 19397 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 19400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19401 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 19402 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19409 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19410 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 19411 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19412 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 19414 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 19416 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 19417 motor_dps_left[15]
.sym 19418 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 19419 motor_dps_rght[15]
.sym 19420 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 19421 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19423 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 19424 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[21]
.sym 19426 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19427 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19428 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 19429 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 19431 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19433 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19434 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19436 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 19437 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19438 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 19440 $PACKER_GND_NET
.sym 19442 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 19443 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 19444 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19445 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19448 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 19449 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[21]
.sym 19450 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19451 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19454 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19455 motor_dps_left[15]
.sym 19456 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19457 motor_dps_rght[15]
.sym 19461 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 19462 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19466 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19467 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19468 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 19469 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 19475 $PACKER_GND_NET
.sym 19478 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19479 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 19480 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 19481 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19484 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 19485 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 19486 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 19488 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 19489 clk$SB_IO_IN_$glb_clk
.sym 19490 rst$SB_IO_IN_$glb_sr
.sym 19491 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[11]
.sym 19492 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19493 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 19494 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 19495 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 19496 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[9]
.sym 19497 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19498 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 19503 led_blink_rght_rgb[15]
.sym 19510 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 19514 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 19516 led_blink_rght_rgb[9]
.sym 19517 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 19518 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 19519 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19521 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 19522 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 19523 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 19524 led_blink_rght_rgb[11]
.sym 19532 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19534 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 19536 led_blink_rght_rgb[23]
.sym 19537 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19538 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 19541 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 19542 led_eye_left_rgb[15]
.sym 19543 led_blink_rght_rgb[21]
.sym 19545 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19546 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 19547 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 19549 led_blink_rght_rgb[22]
.sym 19550 puls_btn2_SB_LUT4_I3_O
.sym 19551 led_blink_rght_rgb[7]
.sym 19553 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[9]
.sym 19554 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 19555 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 19556 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[11]
.sym 19557 led_eye_rght_rgb[15]
.sym 19562 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19564 $nextpnr_ICESTORM_LC_7$O
.sym 19567 led_blink_rght_rgb[21]
.sym 19570 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 19571 led_blink_rght_rgb[7]
.sym 19573 led_blink_rght_rgb[22]
.sym 19574 led_blink_rght_rgb[21]
.sym 19577 led_blink_rght_rgb[23]
.sym 19578 led_blink_rght_rgb[7]
.sym 19580 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 19583 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[11]
.sym 19584 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19585 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19586 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 19589 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 19590 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 19591 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 19592 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 19595 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19596 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19597 led_eye_left_rgb[15]
.sym 19598 led_eye_rght_rgb[15]
.sym 19603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 19604 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19607 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19608 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 19609 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[9]
.sym 19610 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19611 puls_btn2_SB_LUT4_I3_O
.sym 19612 clk$SB_IO_IN_$glb_clk
.sym 19613 rst$SB_IO_IN_$glb_sr
.sym 19614 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 19616 led_blink_left_rgb[9]
.sym 19617 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 19618 led_blink_left_rgb[12]
.sym 19619 led_blink_left_rgb[11]
.sym 19620 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 19621 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 19626 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19628 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19630 led_blink_rght_rgb[22]
.sym 19632 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19634 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 19638 led_blink_left_rgb[22]
.sym 19639 led_blink_rght_rgb[23]
.sym 19640 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 19643 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 19645 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 19648 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19656 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19658 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19659 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19660 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19661 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 19662 $PACKER_GND_NET
.sym 19664 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19665 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19666 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[9]
.sym 19668 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19671 led_eye_left_rgb[12]
.sym 19672 led_blink_rght_rgb[12]
.sym 19674 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 19675 led_blink_left_rgb[12]
.sym 19682 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 19685 led_eye_rght_rgb[12]
.sym 19691 $PACKER_GND_NET
.sym 19694 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19695 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 19696 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19697 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[9]
.sym 19700 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19701 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19702 led_blink_left_rgb[12]
.sym 19703 led_blink_rght_rgb[12]
.sym 19706 led_eye_rght_rgb[12]
.sym 19707 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19708 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19709 led_eye_left_rgb[12]
.sym 19713 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19714 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19715 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 19718 $PACKER_GND_NET
.sym 19725 $PACKER_GND_NET
.sym 19730 $PACKER_GND_NET
.sym 19734 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 19735 clk$SB_IO_IN_$glb_clk
.sym 19736 rst$SB_IO_IN_$glb_sr
.sym 19737 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][5]
.sym 19738 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][6]
.sym 19739 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19740 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19741 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][3]
.sym 19742 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][4]
.sym 19743 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][7]
.sym 19744 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19746 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[6]
.sym 19749 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19750 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 19752 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][6]
.sym 19755 mosi_o$SB_IO_OUT
.sym 19758 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19761 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19762 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19763 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19765 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19768 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19770 led_blink_left_rgb[10]
.sym 19771 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 19778 led_blink_rght_rgb[11]
.sym 19782 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 19783 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 19785 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 19786 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19787 led_blink_rght_rgb[12]
.sym 19789 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 19790 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19791 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19792 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19793 led_blink_rght_rgb[9]
.sym 19797 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19798 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 19804 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19809 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 19811 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 19812 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19813 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 19814 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 19823 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 19824 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19826 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19830 led_blink_rght_rgb[12]
.sym 19836 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19837 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 19842 led_blink_rght_rgb[11]
.sym 19849 led_blink_rght_rgb[9]
.sym 19853 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19854 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19855 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 19856 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 19857 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 19858 clk$SB_IO_IN_$glb_clk
.sym 19859 rst$SB_IO_IN_$glb_sr
.sym 19860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 19861 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 19862 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19863 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 19864 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 19865 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 19866 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 19867 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[22]
.sym 19872 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19873 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 19875 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19876 $PACKER_GND_NET
.sym 19881 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 19885 led_blink_rght_rgb[10]
.sym 19887 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 19888 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19889 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 19890 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 19892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 19894 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19901 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19902 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.sclk_r_SB_DFFESR_Q_E
.sym 19905 led_blink_left_rgb[23]
.sym 19906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 19908 led_eye_left_rgb[22]
.sym 19909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19910 led_blink_left_rgb[22]
.sym 19911 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19914 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 19915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19916 led_blink_rght_rgb[22]
.sym 19919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19920 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19922 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19924 sclk_o$SB_IO_OUT
.sym 19925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19926 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 19927 led_eye_rght_rgb[22]
.sym 19928 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19930 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 19932 led_blink_rght_rgb[23]
.sym 19934 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19935 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19940 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19941 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 19942 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 19943 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 19946 led_blink_left_rgb[22]
.sym 19947 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19948 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19949 led_eye_left_rgb[22]
.sym 19952 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19953 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 19954 led_eye_rght_rgb[22]
.sym 19955 led_blink_rght_rgb[22]
.sym 19959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 19965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 19970 led_blink_rght_rgb[23]
.sym 19971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 19972 led_blink_left_rgb[23]
.sym 19973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19976 sclk_o$SB_IO_OUT
.sym 19980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.sclk_r_SB_DFFESR_Q_E
.sym 19981 clk$SB_IO_IN_$glb_clk
.sym 19982 rst$SB_IO_IN_$glb_sr
.sym 19983 led_blink_left_rgb[16]
.sym 19984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 19985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 19986 led_blink_left_rgb[20]
.sym 19987 led_blink_left_rgb[10]
.sym 19988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 19990 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 20001 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 20014 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 20024 led_eye_rght_rgb[23]
.sym 20030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20040 $PACKER_GND_NET
.sym 20042 led_eye_left_rgb[23]
.sym 20043 led_blink_left_rgb[20]
.sym 20047 led_blink_rght_rgb[20]
.sym 20048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20051 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 20054 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20057 led_eye_rght_rgb[23]
.sym 20058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20059 led_eye_left_rgb[23]
.sym 20060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20066 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20071 $PACKER_GND_NET
.sym 20075 led_blink_rght_rgb[20]
.sym 20076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20077 led_blink_left_rgb[20]
.sym 20078 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20081 $PACKER_GND_NET
.sym 20090 $PACKER_GND_NET
.sym 20095 $PACKER_GND_NET
.sym 20100 $PACKER_GND_NET
.sym 20103 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 20104 clk$SB_IO_IN_$glb_clk
.sym 20105 rst$SB_IO_IN_$glb_sr
.sym 20106 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 20107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 20108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 20109 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 20110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[18]
.sym 20111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[19]
.sym 20112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[16]
.sym 20113 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 20122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 20132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 20137 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 20147 led_blink_left_rgb[16]
.sym 20148 led_eye_left_rgb[19]
.sym 20150 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20151 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20155 led_eye_left_rgb[16]
.sym 20156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20157 led_blink_rght_rgb[19]
.sym 20159 led_blink_rght_rgb[16]
.sym 20160 led_blink_rght_rgb[18]
.sym 20161 $PACKER_GND_NET
.sym 20162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20164 led_eye_rght_rgb[18]
.sym 20165 led_eye_rght_rgb[19]
.sym 20166 led_blink_left_rgb[19]
.sym 20173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20174 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 20176 led_eye_rght_rgb[16]
.sym 20180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20181 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20182 led_eye_rght_rgb[16]
.sym 20183 led_eye_left_rgb[16]
.sym 20188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20193 led_blink_rght_rgb[16]
.sym 20194 led_blink_left_rgb[16]
.sym 20195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20200 $PACKER_GND_NET
.sym 20204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20210 led_eye_left_rgb[19]
.sym 20211 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20212 led_blink_rght_rgb[19]
.sym 20213 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20217 led_eye_rght_rgb[18]
.sym 20218 led_blink_rght_rgb[18]
.sym 20219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20222 led_blink_left_rgb[19]
.sym 20223 led_eye_rght_rgb[19]
.sym 20224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20226 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 20227 clk$SB_IO_IN_$glb_clk
.sym 20228 rst$SB_IO_IN_$glb_sr
.sym 20230 led_blink_left_rgb[18]
.sym 20231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 20232 led_blink_left_rgb[19]
.sym 20236 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20248 led_eye_rght_rgb[19]
.sym 20251 led_eye_rght_rgb[22]
.sym 20253 led_eye_rght_rgb[23]
.sym 20254 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20259 led_eye_rght_rgb[16]
.sym 20262 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 20273 led_eye_left_rgb[18]
.sym 20278 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 20286 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 20288 led_eye_left_rgb[23]
.sym 20290 led_eye_left_rgb[19]
.sym 20292 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20294 led_eye_left_rgb[16]
.sym 20296 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 20298 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 20299 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 20303 led_eye_left_rgb[19]
.sym 20309 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 20312 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 20330 led_eye_left_rgb[16]
.sym 20333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 20334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 20335 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 20336 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 20340 led_eye_left_rgb[18]
.sym 20348 led_eye_left_rgb[23]
.sym 20349 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 20350 clk$SB_IO_IN_$glb_clk
.sym 20351 rst$SB_IO_IN_$glb_sr
.sym 20369 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 20377 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 21488 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 21733 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[2]
.sym 21979 led_blink_left_rgb[0]
.sym 22225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 22246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 22362 led_eye_left_rgb[7]
.sym 22366 motor_dps_left[4]
.sym 22369 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 22404 led_eye_rght_rgb[0]
.sym 22406 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 22412 led_eye_rght_rgb[0]
.sym 22458 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 22459 clk$SB_IO_IN_$glb_clk
.sym 22460 rst$SB_IO_IN_$glb_sr
.sym 22465 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 22473 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 22486 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22490 led_eye_rght_rgb[0]
.sym 22496 led_eye_left_rgb[0]
.sym 22526 motor_dps_left[4]
.sym 22529 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 22532 motor_dps_left[2]
.sym 22543 motor_dps_left[4]
.sym 22565 motor_dps_left[2]
.sym 22581 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 22582 clk$SB_IO_IN_$glb_clk
.sym 22583 rst$SB_IO_IN_$glb_sr
.sym 22585 led_blink_rght_rgb[6]
.sym 22586 led_blink_rght_rgb[7]
.sym 22587 led_blink_rght_rgb[5]
.sym 22595 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 22600 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[4]
.sym 22608 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22609 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 22610 $PACKER_GND_NET
.sym 22611 $PACKER_GND_NET
.sym 22612 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 22613 $PACKER_GND_NET
.sym 22614 $PACKER_GND_NET
.sym 22616 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 22617 led_blink_left_rgb[14]
.sym 22619 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 22627 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 22634 led_eye_left_rgb[7]
.sym 22642 led_eye_left_rgb[2]
.sym 22656 led_eye_left_rgb[0]
.sym 22670 led_eye_left_rgb[0]
.sym 22676 led_eye_left_rgb[2]
.sym 22689 led_eye_left_rgb[7]
.sym 22704 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 22705 clk$SB_IO_IN_$glb_clk
.sym 22706 rst$SB_IO_IN_$glb_sr
.sym 22707 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 22708 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[1]
.sym 22709 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22710 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 22711 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[3]
.sym 22712 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 22713 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[14]
.sym 22714 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 22718 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 22722 led_blink_rght_rgb[5]
.sym 22727 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 22728 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 22730 led_blink_rght_rgb[7]
.sym 22731 led_blink_rght_rgb[7]
.sym 22733 led_blink_rght_rgb[5]
.sym 22734 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 22738 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 22740 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 22741 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 22750 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 22751 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 22753 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 22754 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 22755 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22756 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22757 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 22759 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 22761 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[7]
.sym 22762 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22764 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 22768 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22770 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[7]
.sym 22771 $PACKER_GND_NET
.sym 22772 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22773 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[1]
.sym 22775 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[1]
.sym 22776 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 22778 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[14]
.sym 22779 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 22781 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[1]
.sym 22782 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22783 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[1]
.sym 22784 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 22787 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 22788 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 22789 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22790 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 22796 $PACKER_GND_NET
.sym 22800 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 22801 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22802 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 22806 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22808 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[14]
.sym 22811 $PACKER_GND_NET
.sym 22817 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[7]
.sym 22818 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22819 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[7]
.sym 22820 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22823 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 22824 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 22825 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 22826 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22827 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 22828 clk$SB_IO_IN_$glb_clk
.sym 22829 rst$SB_IO_IN_$glb_sr
.sym 22830 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[2]
.sym 22831 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 22832 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 22833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 22834 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 22835 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 22836 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[7]
.sym 22837 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[4]
.sym 22842 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 22843 motor_dps_left[0]
.sym 22846 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 22847 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 22852 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 22853 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 22854 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22855 puls_btn2_SB_LUT4_I3_O
.sym 22857 motor_dps_rght[2]
.sym 22858 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22859 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 22860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 22861 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22863 led_blink_rght_rgb[6]
.sym 22864 motor_dps_left[4]
.sym 22865 led_blink_rght_rgb[7]
.sym 22872 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 22873 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[7]
.sym 22874 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 22875 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[2]
.sym 22876 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[4]
.sym 22877 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 22878 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22879 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 22880 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22881 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[0]
.sym 22883 $PACKER_GND_NET
.sym 22884 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 22885 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22886 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 22887 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 22888 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[6]
.sym 22890 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[7]
.sym 22891 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[2]
.sym 22894 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 22895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[4]
.sym 22898 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 22900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 22901 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 22902 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 22904 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 22905 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 22906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 22907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22910 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[6]
.sym 22911 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 22912 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 22913 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22916 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 22917 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 22918 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 22919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22922 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 22923 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22924 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[7]
.sym 22925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[7]
.sym 22928 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[2]
.sym 22929 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[2]
.sym 22930 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22931 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 22934 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 22935 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[0]
.sym 22936 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 22940 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22941 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[4]
.sym 22942 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22943 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[4]
.sym 22948 $PACKER_GND_NET
.sym 22950 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 22951 clk$SB_IO_IN_$glb_clk
.sym 22952 rst$SB_IO_IN_$glb_sr
.sym 22953 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 22954 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 22955 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 22956 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 22957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 22958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 22959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 22960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 22966 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 22967 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22969 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 22970 motor_dps_rght[3]
.sym 22971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 22977 motor_dps_left[3]
.sym 22978 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22979 motor_dps_rght[6]
.sym 22980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 22981 motor_dps_rght[7]
.sym 22982 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 22983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 22984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 22985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 22986 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 22987 led_eye_left_rgb[0]
.sym 22988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 22994 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 22997 motor_dps_rght[6]
.sym 22999 motor_dps_rght[7]
.sym 23004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 23005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23010 motor_dps_rght[4]
.sym 23012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 23017 motor_dps_rght[2]
.sym 23018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 23020 motor_dps_rght[5]
.sym 23028 motor_dps_rght[5]
.sym 23033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23040 motor_dps_rght[2]
.sym 23045 motor_dps_rght[6]
.sym 23051 motor_dps_rght[4]
.sym 23058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 23059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 23060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 23063 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 23064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 23065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 23069 motor_dps_rght[7]
.sym 23073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 23074 clk$SB_IO_IN_$glb_clk
.sym 23075 rst$SB_IO_IN_$glb_sr
.sym 23076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23078 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 23079 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 23080 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 23081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 23082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 23083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 23087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 23089 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 23090 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 23094 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 23100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23105 $PACKER_GND_NET
.sym 23107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23108 $PACKER_GND_NET
.sym 23110 led_eye_left_rgb[4]
.sym 23111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 23118 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23119 motor_dps_rght[4]
.sym 23121 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 23126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 23127 motor_dps_left[0]
.sym 23128 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 23129 motor_dps_left[6]
.sym 23130 motor_dps_rght[6]
.sym 23131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 23132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 23134 $PACKER_GND_NET
.sym 23135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23136 motor_dps_left[4]
.sym 23137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23138 led_blink_left_rgb[0]
.sym 23140 motor_dps_rght[2]
.sym 23141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[6]
.sym 23142 motor_dps_left[2]
.sym 23143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23145 led_eye_rght_rgb[0]
.sym 23146 motor_dps_rght[0]
.sym 23153 $PACKER_GND_NET
.sym 23156 motor_dps_rght[2]
.sym 23157 motor_dps_left[2]
.sym 23158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23164 motor_dps_rght[6]
.sym 23165 motor_dps_left[6]
.sym 23168 led_blink_left_rgb[0]
.sym 23169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23170 led_eye_rght_rgb[0]
.sym 23171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[6]
.sym 23176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 23177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 23181 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 23182 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 23183 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23186 motor_dps_rght[0]
.sym 23187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23189 motor_dps_left[0]
.sym 23192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23193 motor_dps_rght[4]
.sym 23194 motor_dps_left[4]
.sym 23195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23196 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 23197 clk$SB_IO_IN_$glb_clk
.sym 23198 rst$SB_IO_IN_$glb_sr
.sym 23199 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[7]
.sym 23200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 23201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23202 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 23204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 23205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 23206 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 23208 led_blink_left_rgb[17]
.sym 23209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23211 led_eye_left_rgb[6]
.sym 23213 led_blink_rght_rgb[0]
.sym 23214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 23215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 23221 led_eye_rght_rgb[2]
.sym 23223 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 23226 led_eye_rght_rgb[8]
.sym 23227 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23228 led_blink_rght_rgb[7]
.sym 23230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 23231 led_blink_rght_rgb[7]
.sym 23232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 23233 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23234 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 23241 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 23242 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 23244 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23245 motor_dps_left[7]
.sym 23246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 23248 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 23249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[7]
.sym 23250 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 23251 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 23252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 23256 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 23257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 23265 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23268 $PACKER_GND_NET
.sym 23270 motor_dps_rght[7]
.sym 23273 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23274 motor_dps_rght[7]
.sym 23275 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23276 motor_dps_left[7]
.sym 23279 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 23280 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 23281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 23282 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 23285 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23286 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 23287 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[7]
.sym 23291 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 23292 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 23293 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 23294 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 23297 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 23298 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 23299 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 23300 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 23303 $PACKER_GND_NET
.sym 23309 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 23310 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 23311 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 23312 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 23316 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 23317 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 23319 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 23320 clk$SB_IO_IN_$glb_clk
.sym 23321 rst$SB_IO_IN_$glb_sr
.sym 23322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 23323 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 23324 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 23325 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_1_O
.sym 23326 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 23327 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 23328 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 23329 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 23334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 23335 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 23336 led_eye_left_rgb[7]
.sym 23337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 23338 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23339 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[5]
.sym 23340 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23342 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23344 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23346 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23347 puls_btn2_SB_LUT4_I3_O
.sym 23349 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23350 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 23351 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23356 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 23364 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 23365 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23366 led_blink_left_rgb[8]
.sym 23367 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23368 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 23369 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 23370 led_blink_left_rgb[7]
.sym 23372 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23373 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23374 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23375 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23376 led_blink_rght_rgb[8]
.sym 23377 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23381 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23382 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23383 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 23384 led_eye_left_rgb[8]
.sym 23386 led_eye_rght_rgb[8]
.sym 23388 led_blink_rght_rgb[7]
.sym 23390 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 23391 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 23392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 23396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23397 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23398 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23399 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23402 led_eye_left_rgb[8]
.sym 23403 led_blink_rght_rgb[8]
.sym 23404 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23405 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23408 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23409 led_blink_left_rgb[8]
.sym 23410 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23411 led_eye_rght_rgb[8]
.sym 23414 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23415 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23416 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 23417 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 23422 led_blink_rght_rgb[8]
.sym 23427 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 23428 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23432 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 23433 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 23434 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 23435 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 23438 led_blink_left_rgb[7]
.sym 23439 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23440 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23441 led_blink_rght_rgb[7]
.sym 23442 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 23443 clk$SB_IO_IN_$glb_clk
.sym 23444 rst$SB_IO_IN_$glb_sr
.sym 23445 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][3]
.sym 23446 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23447 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23448 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 23449 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 23450 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23451 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][3]
.sym 23459 led_eye_left_rgb[17]
.sym 23460 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23461 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23463 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23465 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 23468 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23469 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 23470 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 23488 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 23489 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 23492 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23493 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23494 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23497 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 23498 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23499 led_blink_rght_rgb[15]
.sym 23503 led_blink_rght_rgb[7]
.sym 23504 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 23505 led_eye_rght_rgb[11]
.sym 23506 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23507 puls_btn2_SB_LUT4_I3_O
.sym 23511 led_blink_left_rgb[15]
.sym 23512 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 23514 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23515 led_blink_rght_rgb[11]
.sym 23516 $PACKER_GND_NET
.sym 23520 puls_btn2_SB_LUT4_I3_O
.sym 23522 led_blink_rght_rgb[7]
.sym 23525 $PACKER_GND_NET
.sym 23531 led_blink_rght_rgb[15]
.sym 23532 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23533 led_blink_left_rgb[15]
.sym 23534 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23537 $PACKER_GND_NET
.sym 23543 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23544 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23546 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 23549 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 23550 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 23551 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23552 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 23555 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23556 led_eye_rght_rgb[11]
.sym 23557 led_blink_rght_rgb[11]
.sym 23558 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23561 $PACKER_GND_NET
.sym 23565 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 23566 clk$SB_IO_IN_$glb_clk
.sym 23567 rst$SB_IO_IN_$glb_sr
.sym 23568 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][5]
.sym 23569 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23570 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23571 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23572 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23573 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][6]
.sym 23574 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23575 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23580 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 23591 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23592 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][5]
.sym 23593 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg_SB_DFFER_Q_E
.sym 23594 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23596 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 23599 $PACKER_GND_NET
.sym 23600 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][3]
.sym 23601 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23602 $PACKER_GND_NET
.sym 23603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23609 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23611 led_blink_left_rgb[9]
.sym 23612 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23613 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 23614 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23615 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 23616 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 23619 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 23620 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23621 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23622 led_blink_left_rgb[11]
.sym 23627 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23630 led_eye_left_rgb[9]
.sym 23637 led_blink_left_rgb[22]
.sym 23639 led_eye_left_rgb[11]
.sym 23644 led_blink_left_rgb[11]
.sym 23648 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 23650 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23651 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23654 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 23656 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 23660 led_eye_left_rgb[11]
.sym 23661 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23662 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23663 led_blink_left_rgb[11]
.sym 23669 led_blink_left_rgb[22]
.sym 23675 led_blink_left_rgb[9]
.sym 23679 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 23680 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23681 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23684 led_eye_left_rgb[9]
.sym 23685 led_blink_left_rgb[9]
.sym 23686 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23687 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23688 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 23689 clk$SB_IO_IN_$glb_clk
.sym 23690 rst$SB_IO_IN_$glb_sr
.sym 23691 mosi_o_SB_LUT4_I3_O
.sym 23692 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23693 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23694 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23695 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23696 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23697 mosi_o$SB_IO_OUT
.sym 23698 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 23699 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23703 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][0]
.sym 23706 mosi_o_SB_DFFE_Q_E
.sym 23711 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23712 mosi_o_SB_DFFE_Q_E
.sym 23714 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 23718 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23719 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23720 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23723 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23726 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 23733 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 23734 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 23737 led_blink_rght_rgb[9]
.sym 23738 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 23741 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 23742 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23743 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23745 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 23752 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 23760 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23762 $PACKER_GND_NET
.sym 23763 led_eye_rght_rgb[9]
.sym 23765 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 23767 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 23778 $PACKER_GND_NET
.sym 23783 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23784 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23785 led_blink_rght_rgb[9]
.sym 23786 led_eye_rght_rgb[9]
.sym 23790 $PACKER_GND_NET
.sym 23797 $PACKER_GND_NET
.sym 23801 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 23802 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 23803 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 23804 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23808 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 23809 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 23810 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 23811 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 23812 clk$SB_IO_IN_$glb_clk
.sym 23813 rst$SB_IO_IN_$glb_sr
.sym 23814 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][7]
.sym 23815 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23816 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][7]
.sym 23817 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23818 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23819 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][6]
.sym 23820 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23821 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23823 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 23826 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23828 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 23830 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 23831 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 23832 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][7]
.sym 23834 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23838 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23839 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23842 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 23843 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23844 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23845 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23846 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23847 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 23849 led_blink_rght_rgb[22]
.sym 23855 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 23856 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23857 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 23858 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 23859 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23861 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 23862 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 23863 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23864 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23865 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23866 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23868 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23869 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23871 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 23874 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 23875 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23876 led_blink_rght_rgb[10]
.sym 23879 led_blink_left_rgb[10]
.sym 23880 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23883 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 23888 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 23889 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23891 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 23895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23896 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23897 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 23900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23901 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 23902 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 23903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 23906 led_blink_rght_rgb[10]
.sym 23907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23908 led_blink_left_rgb[10]
.sym 23909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 23912 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23913 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23914 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23918 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 23919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23920 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23924 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 23927 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 23930 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23931 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23932 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 23934 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 23935 clk$SB_IO_IN_$glb_clk
.sym 23936 rst$SB_IO_IN_$glb_sr
.sym 23937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][7]
.sym 23938 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][4]
.sym 23939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23940 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23941 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][7]
.sym 23942 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23943 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23944 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 23957 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 23963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 23964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23970 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 23978 led_blink_rght_rgb[23]
.sym 23979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 23982 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 23984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 23986 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 23987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23991 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 23993 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23996 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 23997 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 23998 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 24000 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 24001 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[22]
.sym 24002 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 24003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 24006 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 24009 led_blink_rght_rgb[22]
.sym 24011 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 24012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 24013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 24017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 24018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 24019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 24023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 24025 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 24026 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 24030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 24031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 24037 led_blink_rght_rgb[23]
.sym 24041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24042 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 24044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 24047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 24048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 24049 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24050 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[22]
.sym 24054 led_blink_rght_rgb[22]
.sym 24057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 24058 clk$SB_IO_IN_$glb_clk
.sym 24059 rst$SB_IO_IN_$glb_sr
.sym 24060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 24061 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24062 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 24063 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[20]
.sym 24066 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[23]
.sym 24067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24073 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24080 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24081 $PACKER_GND_NET
.sym 24084 led_eye_rght_rgb[18]
.sym 24085 $PACKER_GND_NET
.sym 24086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 24092 led_blink_left_rgb[16]
.sym 24102 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 24103 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 24104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 24107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[16]
.sym 24109 $PACKER_GND_NET
.sym 24110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 24112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 24114 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24115 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 24116 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24118 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24119 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 24122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[20]
.sym 24123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[23]
.sym 24124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 24126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 24135 $PACKER_GND_NET
.sym 24140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 24141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24142 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[20]
.sym 24143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 24148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24154 $PACKER_GND_NET
.sym 24159 $PACKER_GND_NET
.sym 24164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 24165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[23]
.sym 24166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24170 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 24172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[16]
.sym 24173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 24177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 24178 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 24179 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 24180 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 24181 clk$SB_IO_IN_$glb_clk
.sym 24182 rst$SB_IO_IN_$glb_sr
.sym 24183 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 24185 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 24187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 24188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[16]
.sym 24190 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 24204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 24207 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 24208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 24228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[18]
.sym 24230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24232 led_eye_rght_rgb[19]
.sym 24234 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24235 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 24237 led_eye_rght_rgb[22]
.sym 24244 led_eye_rght_rgb[18]
.sym 24246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 24248 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 24249 led_eye_rght_rgb[20]
.sym 24250 led_eye_rght_rgb[16]
.sym 24252 led_eye_rght_rgb[23]
.sym 24254 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 24258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[18]
.sym 24260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24264 led_eye_rght_rgb[22]
.sym 24269 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24270 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 24271 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 24272 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24278 led_eye_rght_rgb[20]
.sym 24283 led_eye_rght_rgb[18]
.sym 24289 led_eye_rght_rgb[19]
.sym 24296 led_eye_rght_rgb[16]
.sym 24299 led_eye_rght_rgb[23]
.sym 24303 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 24304 clk$SB_IO_IN_$glb_clk
.sym 24305 rst$SB_IO_IN_$glb_sr
.sym 24307 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 24308 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 24313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[16]
.sym 24331 led_blink_rght_rgb[16]
.sym 24336 led_blink_rght_rgb[18]
.sym 24348 led_blink_left_rgb[18]
.sym 24349 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 24355 $PACKER_GND_NET
.sym 24360 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[19]
.sym 24363 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24366 led_eye_left_rgb[18]
.sym 24368 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24373 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 24376 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24388 $PACKER_GND_NET
.sym 24392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[19]
.sym 24393 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24394 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24395 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 24400 $PACKER_GND_NET
.sym 24422 led_blink_left_rgb[18]
.sym 24423 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 24424 led_eye_left_rgb[18]
.sym 24425 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 24426 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 24427 clk$SB_IO_IN_$glb_clk
.sym 24428 rst$SB_IO_IN_$glb_sr
.sym 26539 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 26573 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 26597 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 26601 $PACKER_GND_NET
.sym 26638 $PACKER_GND_NET
.sym 26658 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 26659 clk$SB_IO_IN_$glb_clk
.sym 26660 rst$SB_IO_IN_$glb_sr
.sym 26661 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[1]
.sym 26662 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[3]
.sym 26663 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 26674 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 26690 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26691 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 26693 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 26696 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[3]
.sym 26711 led_blink_rght_rgb[6]
.sym 26713 puls_btn2_SB_LUT4_I3_O
.sym 26728 led_blink_rght_rgb[7]
.sym 26729 led_blink_rght_rgb[5]
.sym 26734 $nextpnr_ICESTORM_LC_9$O
.sym 26737 led_blink_rght_rgb[5]
.sym 26740 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_4_I3[2]
.sym 26741 led_blink_rght_rgb[7]
.sym 26742 led_blink_rght_rgb[6]
.sym 26744 led_blink_rght_rgb[5]
.sym 26748 led_blink_rght_rgb[7]
.sym 26750 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_4_I3[2]
.sym 26755 led_blink_rght_rgb[7]
.sym 26756 led_blink_rght_rgb[5]
.sym 26781 puls_btn2_SB_LUT4_I3_O
.sym 26782 clk$SB_IO_IN_$glb_clk
.sym 26783 rst$SB_IO_IN_$glb_sr
.sym 26785 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[3]
.sym 26786 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 26787 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 26788 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 26789 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 26791 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 26797 led_eye_left_rgb[7]
.sym 26798 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 26799 motor_dps_left[1]
.sym 26800 led_blink_rght_rgb[6]
.sym 26801 puls_btn2_SB_LUT4_I3_O
.sym 26802 led_blink_rght_rgb[7]
.sym 26804 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 26811 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26813 led_eye_rght_rgb[3]
.sym 26815 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 26817 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 26818 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 26826 $PACKER_GND_NET
.sym 26829 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 26833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 26837 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[3]
.sym 26840 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 26841 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26843 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 26853 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26854 $PACKER_VCC_NET
.sym 26859 $PACKER_GND_NET
.sym 26864 $PACKER_GND_NET
.sym 26870 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 26871 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26872 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 26873 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[3]
.sym 26879 $PACKER_VCC_NET
.sym 26884 $PACKER_VCC_NET
.sym 26888 $PACKER_GND_NET
.sym 26895 $PACKER_GND_NET
.sym 26900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 26903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26904 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 26905 clk$SB_IO_IN_$glb_clk
.sym 26906 rst$SB_IO_IN_$glb_sr
.sym 26907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 26908 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26910 led_blink_left_rgb[6]
.sym 26911 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 26912 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 26913 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 26914 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 26918 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26925 led_eye_rght_rgb[0]
.sym 26926 led_eye_left_rgb[0]
.sym 26932 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 26936 led_eye_left_rgb[5]
.sym 26939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 26940 $PACKER_VCC_NET
.sym 26952 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 26955 $PACKER_GND_NET
.sym 26957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 26958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 26960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 26962 motor_dps_rght[3]
.sym 26966 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26968 motor_dps_left[3]
.sym 26969 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 26972 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[2]
.sym 26974 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 26975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 26976 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 26977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26982 $PACKER_GND_NET
.sym 26987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 26988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 26989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[2]
.sym 26990 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 26993 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26994 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26995 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 26996 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 27001 $PACKER_GND_NET
.sym 27005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 27006 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 27007 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 27008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 27011 motor_dps_rght[3]
.sym 27012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27014 motor_dps_left[3]
.sym 27018 $PACKER_GND_NET
.sym 27023 $PACKER_GND_NET
.sym 27027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 27028 clk$SB_IO_IN_$glb_clk
.sym 27029 rst$SB_IO_IN_$glb_sr
.sym 27030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 27031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 27032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 27033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 27034 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[4]
.sym 27035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 27036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 27037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 27041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27042 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27047 $PACKER_GND_NET
.sym 27049 led_eye_left_rgb[4]
.sym 27053 $PACKER_GND_NET
.sym 27055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27056 led_blink_left_rgb[6]
.sym 27057 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 27058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 27059 led_blink_left_rgb[4]
.sym 27061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27062 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 27065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 27071 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 27074 led_blink_left_rgb[6]
.sym 27075 led_blink_left_rgb[4]
.sym 27081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 27083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[4]
.sym 27084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 27088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 27090 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 27093 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 27098 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27099 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 27100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 27102 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 27106 led_blink_left_rgb[4]
.sym 27110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 27111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 27112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27113 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 27117 led_blink_left_rgb[6]
.sym 27123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[4]
.sym 27125 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 27128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 27129 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 27130 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27134 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 27135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27136 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 27137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 27140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 27141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 27142 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 27146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 27147 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 27148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27149 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 27150 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 27151 clk$SB_IO_IN_$glb_clk
.sym 27152 rst$SB_IO_IN_$glb_sr
.sym 27153 led_eye_rght_rgb[2]
.sym 27154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 27155 led_eye_rght_rgb[4]
.sym 27156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 27157 led_eye_rght_rgb[6]
.sym 27158 led_eye_rght_rgb[7]
.sym 27159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 27164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27168 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 27169 led_eye_left_rgb[6]
.sym 27170 led_blink_rght_rgb[5]
.sym 27172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 27174 led_eye_left_rgb[4]
.sym 27177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 27179 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 27181 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 27185 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 27198 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 27200 led_eye_left_rgb[0]
.sym 27201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27202 led_blink_rght_rgb[6]
.sym 27203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27206 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 27207 led_eye_left_rgb[6]
.sym 27208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 27209 led_blink_rght_rgb[0]
.sym 27210 $PACKER_VCC_NET
.sym 27211 $PACKER_GND_NET
.sym 27213 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27214 led_eye_rght_rgb[6]
.sym 27216 led_blink_left_rgb[6]
.sym 27219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 27222 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27227 led_eye_left_rgb[0]
.sym 27228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27229 led_blink_rght_rgb[0]
.sym 27230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27233 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27234 led_eye_rght_rgb[6]
.sym 27235 led_blink_rght_rgb[6]
.sym 27236 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27240 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27242 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 27245 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 27248 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 27251 led_eye_left_rgb[6]
.sym 27252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27253 led_blink_left_rgb[6]
.sym 27254 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 27263 $PACKER_VCC_NET
.sym 27269 $PACKER_GND_NET
.sym 27273 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 27274 clk$SB_IO_IN_$glb_clk
.sym 27275 rst$SB_IO_IN_$glb_sr
.sym 27277 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27278 led_blink_left_rgb[4]
.sym 27280 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 27281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27282 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 27288 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 27289 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27290 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 27291 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27292 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27294 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 27295 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27296 led_eye_rght_rgb[0]
.sym 27297 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 27298 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 27303 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 27306 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27308 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 27310 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 27317 led_eye_rght_rgb[2]
.sym 27318 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27319 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 27320 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 27321 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27323 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27325 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[7]
.sym 27326 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 27327 led_eye_rght_rgb[4]
.sym 27328 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27329 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27330 led_eye_rght_rgb[7]
.sym 27331 led_eye_left_rgb[4]
.sym 27332 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 27335 led_blink_left_rgb[4]
.sym 27336 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 27338 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 27339 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 27341 led_blink_rght_rgb[4]
.sym 27343 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 27344 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 27345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 27350 led_eye_rght_rgb[7]
.sym 27356 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[7]
.sym 27357 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27358 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27359 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 27362 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 27363 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 27364 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 27365 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 27368 led_blink_rght_rgb[4]
.sym 27369 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27370 led_eye_left_rgb[4]
.sym 27371 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27374 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27375 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 27376 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27377 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 27381 led_eye_rght_rgb[2]
.sym 27386 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27387 led_eye_rght_rgb[4]
.sym 27388 led_blink_left_rgb[4]
.sym 27389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 27394 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27395 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 27396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 27397 clk$SB_IO_IN_$glb_clk
.sym 27398 rst$SB_IO_IN_$glb_sr
.sym 27399 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 27400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 27401 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 27404 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 27406 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27411 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 27412 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 27413 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27414 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 27416 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 27417 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27418 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 27421 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27422 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 27424 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27425 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 27426 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27427 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27430 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 27432 led_blink_left_rgb[23]
.sym 27434 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg_SB_DFFER_Q_E
.sym 27441 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 27442 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 27443 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_1_O
.sym 27446 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 27447 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 27448 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 27449 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 27450 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 27452 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 27453 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27454 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 27456 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 27457 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 27460 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27461 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27462 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27463 led_blink_left_rgb[7]
.sym 27465 led_blink_left_rgb[15]
.sym 27466 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 27467 led_blink_left_rgb[8]
.sym 27473 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27474 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_1_O
.sym 27475 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 27476 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27479 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 27480 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 27481 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 27482 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27486 led_blink_left_rgb[7]
.sym 27491 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 27493 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 27494 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 27497 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27498 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 27500 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 27506 led_blink_left_rgb[8]
.sym 27510 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 27511 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 27512 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 27516 led_blink_left_rgb[15]
.sym 27519 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 27520 clk$SB_IO_IN_$glb_clk
.sym 27521 rst$SB_IO_IN_$glb_sr
.sym 27522 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27523 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D
.sym 27524 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][2]
.sym 27525 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27526 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][3]
.sym 27528 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27529 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27534 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 27535 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27536 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 27537 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27540 $PACKER_GND_NET
.sym 27542 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 27543 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 27544 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 27546 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 27547 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27549 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 27550 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 27552 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 27553 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][4]
.sym 27554 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][5]
.sym 27555 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27556 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27557 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 27563 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27564 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27567 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27570 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 27571 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][3]
.sym 27573 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 27575 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27578 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 27582 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27583 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][3]
.sym 27585 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][3]
.sym 27586 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27588 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 27590 $PACKER_GND_NET
.sym 27592 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27593 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27594 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27598 $PACKER_GND_NET
.sym 27604 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27605 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][3]
.sym 27608 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27609 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27610 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27611 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27614 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 27615 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 27616 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 27617 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 27620 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 27621 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 27622 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27623 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 27626 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][3]
.sym 27627 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27628 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27629 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][3]
.sym 27632 $PACKER_GND_NET
.sym 27642 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 27643 clk$SB_IO_IN_$glb_clk
.sym 27644 rst$SB_IO_IN_$glb_sr
.sym 27645 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[1]
.sym 27646 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][2]
.sym 27647 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[2]
.sym 27648 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 27649 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][0]
.sym 27650 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][5]
.sym 27651 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27652 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][0]
.sym 27659 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 27660 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27661 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][3]
.sym 27662 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][0]
.sym 27663 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27666 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27667 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 27668 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 27669 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][2]
.sym 27670 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 27671 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27672 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27674 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27676 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27678 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[1]
.sym 27680 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27686 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][5]
.sym 27688 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27689 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27690 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27691 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27692 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27693 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27696 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27698 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27699 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][5]
.sym 27703 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][5]
.sym 27705 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27706 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27708 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27713 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][4]
.sym 27714 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][5]
.sym 27716 $PACKER_GND_NET
.sym 27720 $PACKER_GND_NET
.sym 27725 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27726 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][5]
.sym 27727 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27728 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27731 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27732 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27733 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][5]
.sym 27734 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][5]
.sym 27737 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27738 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27739 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27740 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27743 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27744 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27745 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27746 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27751 $PACKER_GND_NET
.sym 27755 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27757 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][4]
.sym 27761 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27762 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27763 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][5]
.sym 27765 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 27766 clk$SB_IO_IN_$glb_clk
.sym 27767 rst$SB_IO_IN_$glb_sr
.sym 27768 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27769 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 27770 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 27771 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27772 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27773 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27774 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27775 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27781 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27783 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 27784 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27787 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][5]
.sym 27788 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27789 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 27790 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27792 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27793 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27794 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27795 mosi_o_SB_DFFE_Q_E
.sym 27797 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27799 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27810 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][7]
.sym 27811 mosi_o_SB_DFFE_Q_E
.sym 27812 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27814 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[6]
.sym 27815 mosi_o$SB_IO_OUT
.sym 27816 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27817 mosi_o_SB_LUT4_I3_O
.sym 27818 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27820 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27822 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][6]
.sym 27824 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27825 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27826 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27827 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27828 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27831 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27834 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 27835 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27836 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][6]
.sym 27838 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 27840 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27842 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 27843 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[6]
.sym 27844 mosi_o$SB_IO_OUT
.sym 27845 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27848 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27849 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27850 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27851 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][6]
.sym 27854 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][6]
.sym 27856 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27861 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27862 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27863 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27866 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27867 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27868 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27869 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27872 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27873 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27874 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27875 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27878 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 27879 mosi_o_SB_LUT4_I3_O
.sym 27880 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27881 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27884 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][7]
.sym 27885 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27886 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27887 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27888 mosi_o_SB_DFFE_Q_E
.sym 27889 clk$SB_IO_IN_$glb_clk
.sym 27892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27893 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27894 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[4]
.sym 27896 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[5]
.sym 27897 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27898 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27904 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 27905 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27908 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27910 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27911 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27913 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27914 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[0]
.sym 27915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27916 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 27917 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27918 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27919 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27920 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27924 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27925 led_blink_left_rgb[23]
.sym 27926 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 27933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][6]
.sym 27934 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][4]
.sym 27938 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 27941 $PACKER_GND_NET
.sym 27942 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][7]
.sym 27945 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27946 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][7]
.sym 27948 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][7]
.sym 27949 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27952 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27953 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][6]
.sym 27955 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][7]
.sym 27962 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27965 $PACKER_GND_NET
.sym 27971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 27972 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 27973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 27974 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 27977 $PACKER_GND_NET
.sym 27983 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][7]
.sym 27985 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27986 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][7]
.sym 27989 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27990 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27991 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27992 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][4]
.sym 27996 $PACKER_GND_NET
.sym 28001 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28002 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][7]
.sym 28003 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][7]
.sym 28007 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][6]
.sym 28008 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][6]
.sym 28010 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28011 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 28012 clk$SB_IO_IN_$glb_clk
.sym 28013 rst$SB_IO_IN_$glb_sr
.sym 28014 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28015 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28016 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][2]
.sym 28018 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][0]
.sym 28020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28021 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28023 $PACKER_GND_NET
.sym 28029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 28030 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28031 $PACKER_GND_NET
.sym 28034 $PACKER_GND_NET
.sym 28037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 28038 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 28039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][2]
.sym 28040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][7]
.sym 28041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 28045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][5]
.sym 28047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][7]
.sym 28056 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][4]
.sym 28057 $PACKER_GND_NET
.sym 28058 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28062 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 28063 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 28065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 28066 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 28071 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][7]
.sym 28075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][7]
.sym 28079 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28090 $PACKER_GND_NET
.sym 28097 $PACKER_GND_NET
.sym 28101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][4]
.sym 28103 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28106 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 28107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 28108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 28109 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 28112 $PACKER_GND_NET
.sym 28118 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28119 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][7]
.sym 28120 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28121 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][7]
.sym 28124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 28125 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 28126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 28127 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 28130 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 28131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 28132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 28133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 28134 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 28135 clk$SB_IO_IN_$glb_clk
.sym 28136 rst$SB_IO_IN_$glb_sr
.sym 28137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][0]
.sym 28138 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][7]
.sym 28139 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][4]
.sym 28140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 28142 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][7]
.sym 28144 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 28157 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28158 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28160 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28162 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28164 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28168 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28172 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28178 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28181 led_blink_left_rgb[20]
.sym 28182 led_blink_left_rgb[10]
.sym 28183 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28185 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 28190 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28191 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28192 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28193 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][4]
.sym 28197 led_blink_left_rgb[23]
.sym 28198 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 28199 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][7]
.sym 28201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][4]
.sym 28204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][7]
.sym 28205 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][4]
.sym 28211 led_blink_left_rgb[10]
.sym 28217 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28218 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][7]
.sym 28220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][7]
.sym 28223 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28224 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28225 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28226 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28229 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 28231 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][4]
.sym 28235 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28236 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][4]
.sym 28238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 28241 led_blink_left_rgb[20]
.sym 28250 led_blink_left_rgb[23]
.sym 28253 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28255 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][4]
.sym 28257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 28258 clk$SB_IO_IN_$glb_clk
.sym 28259 rst$SB_IO_IN_$glb_sr
.sym 28260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][2]
.sym 28261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][4]
.sym 28262 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][7]
.sym 28263 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][5]
.sym 28264 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][7]
.sym 28265 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][6]
.sym 28266 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][4]
.sym 28273 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 28274 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28275 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 28282 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 28302 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 28306 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[16]
.sym 28307 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 28308 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[16]
.sym 28310 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 28321 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28322 led_blink_rght_rgb[16]
.sym 28324 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28327 led_blink_rght_rgb[18]
.sym 28329 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 28334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 28335 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 28336 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 28337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 28346 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 28347 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[16]
.sym 28348 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 28349 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[16]
.sym 28359 led_blink_rght_rgb[18]
.sym 28366 led_blink_rght_rgb[16]
.sym 28377 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28378 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28380 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 28381 clk$SB_IO_IN_$glb_clk
.sym 28382 rst$SB_IO_IN_$glb_sr
.sym 28383 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28384 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28385 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][7]
.sym 28386 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][7]
.sym 28387 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][7]
.sym 28388 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 28389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][7]
.sym 28390 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][7]
.sym 28425 led_blink_left_rgb[16]
.sym 28427 led_blink_left_rgb[19]
.sym 28433 led_blink_left_rgb[18]
.sym 28464 led_blink_left_rgb[18]
.sym 28472 led_blink_left_rgb[19]
.sym 28501 led_blink_left_rgb[16]
.sym 28503 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 28504 clk$SB_IO_IN_$glb_clk
.sym 28505 rst$SB_IO_IN_$glb_sr
.sym 28519 $PACKER_GND_NET
.sym 28524 $PACKER_GND_NET
.sym 28528 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][7]
.sym 30400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 30644 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[1]
.sym 30646 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 30647 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 30648 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 30681 led_blink_rght_rgb[6]
.sym 30696 led_blink_rght_rgb[6]
.sym 30735 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 30736 clk$SB_IO_IN_$glb_clk
.sym 30737 rst$SB_IO_IN_$glb_sr
.sym 30763 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30784 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 30785 motor_dps_left[1]
.sym 30790 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 30799 motor_dps_left[3]
.sym 30812 motor_dps_left[1]
.sym 30821 motor_dps_left[3]
.sym 30825 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 30858 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 30859 clk$SB_IO_IN_$glb_clk
.sym 30860 rst$SB_IO_IN_$glb_sr
.sym 30874 led_eye_left_rgb[2]
.sym 30876 $PACKER_VCC_NET
.sym 30877 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 30879 led_eye_left_rgb[5]
.sym 30884 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 30887 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 30904 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 30907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 30915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 30916 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 30918 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 30919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 30921 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 30922 led_eye_rght_rgb[3]
.sym 30923 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30926 led_eye_rght_rgb[4]
.sym 30929 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 30930 led_eye_rght_rgb[6]
.sym 30931 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 30944 led_eye_rght_rgb[3]
.sym 30947 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 30948 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 30949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 30950 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 30953 led_eye_rght_rgb[4]
.sym 30962 led_eye_rght_rgb[6]
.sym 30965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 30966 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 30967 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 30968 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 30977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 30981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 30982 clk$SB_IO_IN_$glb_clk
.sym 30983 rst$SB_IO_IN_$glb_sr
.sym 30998 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 31001 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 31006 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31011 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 31012 led_eye_rght_rgb[4]
.sym 31013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 31016 led_eye_rght_rgb[6]
.sym 31017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 31026 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 31027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[3]
.sym 31028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 31029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 31031 $PACKER_GND_NET
.sym 31032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 31034 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[3]
.sym 31035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 31036 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31038 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 31040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 31041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31042 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 31046 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 31047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 31048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31050 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 31051 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31052 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 31053 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31054 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 31061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 31064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 31070 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31071 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 31072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[3]
.sym 31073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31079 $PACKER_GND_NET
.sym 31082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 31083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 31084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 31088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31089 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 31090 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 31091 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31094 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[3]
.sym 31095 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 31096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 31100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 31102 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31104 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31105 clk$SB_IO_IN_$glb_clk
.sym 31106 rst$SB_IO_IN_$glb_sr
.sym 31120 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31122 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 31124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31129 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 31131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 31134 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 31149 led_eye_left_rgb[5]
.sym 31153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 31155 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 31157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31158 led_eye_left_rgb[4]
.sym 31160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31163 led_eye_left_rgb[6]
.sym 31166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 31167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 31172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 31173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 31176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[4]
.sym 31177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 31179 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[4]
.sym 31183 led_eye_left_rgb[6]
.sym 31187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 31189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 31190 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 31199 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 31201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31202 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 31206 led_eye_left_rgb[4]
.sym 31213 led_eye_left_rgb[5]
.sym 31217 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[4]
.sym 31219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[4]
.sym 31220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31223 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 31224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 31225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31227 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 31228 clk$SB_IO_IN_$glb_clk
.sym 31229 rst$SB_IO_IN_$glb_sr
.sym 31245 led_eye_rght_rgb[3]
.sym 31246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31256 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31262 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31265 $PACKER_GND_NET
.sym 31272 $PACKER_GND_NET
.sym 31273 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 31274 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 31276 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 31277 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 31279 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 31280 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 31281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 31282 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31284 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31286 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 31287 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 31288 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31289 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31296 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 31297 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31305 $PACKER_GND_NET
.sym 31310 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31311 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 31312 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 31317 $PACKER_GND_NET
.sym 31322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 31323 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 31324 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 31325 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 31329 $PACKER_GND_NET
.sym 31336 $PACKER_GND_NET
.sym 31340 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31341 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 31342 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 31346 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31347 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31348 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 31349 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 31350 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 31351 clk$SB_IO_IN_$glb_clk
.sym 31352 rst$SB_IO_IN_$glb_sr
.sym 31365 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31369 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 31370 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 31372 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 31380 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31384 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 31396 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31397 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 31399 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31404 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31405 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 31406 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31407 led_eye_rght_rgb[7]
.sym 31408 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31409 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31412 led_eye_left_rgb[7]
.sym 31421 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 31424 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31425 $PACKER_GND_NET
.sym 31434 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31435 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31441 $PACKER_GND_NET
.sym 31451 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31452 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31454 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31457 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 31458 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 31460 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 31463 led_eye_rght_rgb[7]
.sym 31464 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31465 led_eye_left_rgb[7]
.sym 31466 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31473 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 31474 clk$SB_IO_IN_$glb_clk
.sym 31475 rst$SB_IO_IN_$glb_sr
.sym 31488 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 31489 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 31490 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 31491 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 31492 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 31493 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 31494 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 31501 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 31517 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 31518 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31521 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31522 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31523 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31525 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31526 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31527 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31528 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31529 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31530 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 31535 led_eye_left_rgb[17]
.sym 31540 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31543 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31544 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 31545 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31550 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31551 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31552 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31553 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 31556 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31558 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31562 led_eye_left_rgb[17]
.sym 31580 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31581 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 31582 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31583 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31592 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31593 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 31594 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31595 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31596 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 31597 clk$SB_IO_IN_$glb_clk
.sym 31598 rst$SB_IO_IN_$glb_sr
.sym 31611 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 31616 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31617 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 31618 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 31619 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 31620 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 31621 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31622 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 31623 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31625 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 31627 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 31629 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 31630 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31633 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 31634 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 31641 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31642 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][5]
.sym 31644 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31645 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 31646 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][0]
.sym 31647 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][3]
.sym 31650 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31651 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 31653 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][5]
.sym 31654 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 31655 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 31656 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31660 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][3]
.sym 31663 $PACKER_GND_NET
.sym 31664 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31666 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 31668 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31675 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][0]
.sym 31676 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31680 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31681 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31686 $PACKER_GND_NET
.sym 31691 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31692 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][5]
.sym 31693 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31694 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][5]
.sym 31698 $PACKER_GND_NET
.sym 31709 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31710 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 31711 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][3]
.sym 31712 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][3]
.sym 31715 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 31716 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 31717 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 31718 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 31719 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 31720 clk$SB_IO_IN_$glb_clk
.sym 31721 rst$SB_IO_IN_$glb_sr
.sym 31735 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31736 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][5]
.sym 31742 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31746 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[3]
.sym 31748 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 31749 $PACKER_GND_NET
.sym 31750 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 31751 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31752 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31754 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 31765 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 31768 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31770 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 31771 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 31772 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D
.sym 31773 $PACKER_GND_NET
.sym 31774 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31778 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31783 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31786 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][0]
.sym 31790 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31791 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31793 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 31797 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 31803 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D
.sym 31810 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D
.sym 31814 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31815 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 31816 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 31817 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31820 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31821 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 31822 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31828 $PACKER_GND_NET
.sym 31833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][0]
.sym 31835 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31839 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 31841 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 31842 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 31843 clk$SB_IO_IN_$glb_clk
.sym 31844 rst$SB_IO_IN_$glb_sr
.sym 31855 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31861 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][2]
.sym 31864 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 31866 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31867 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31869 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31873 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31876 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 31878 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 31880 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 31886 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][2]
.sym 31888 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 31890 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[0]
.sym 31891 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31893 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 31895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 31896 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[2]
.sym 31897 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 31898 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][2]
.sym 31899 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31901 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 31905 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[3]
.sym 31908 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 31910 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 31912 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 31914 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 31920 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 31921 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 31922 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 31925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 31926 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 31927 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31928 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 31931 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 31932 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 31933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 31934 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31938 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31940 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31943 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 31944 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 31945 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 31946 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 31949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[2]
.sym 31950 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[3]
.sym 31951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 31952 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 31955 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 31956 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 31957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[0]
.sym 31958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[2]
.sym 31961 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31962 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][2]
.sym 31963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][2]
.sym 31964 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 31980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][2]
.sym 31983 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 31987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][4]
.sym 31989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 31990 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31995 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31997 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31999 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32001 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[1]
.sym 32011 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32014 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[5]
.sym 32016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32026 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 32036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 32037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[4]
.sym 32038 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[5]
.sym 32041 $nextpnr_ICESTORM_LC_2$O
.sym 32043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 32048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32050 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32051 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32053 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 32054 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 32057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 32059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 32060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 32063 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 32065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 32066 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[4]
.sym 32069 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 32073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32074 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[5]
.sym 32075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 32078 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[1]
.sym 32079 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32080 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[5]
.sym 32081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[4]
.sym 32084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32089 clk$SB_IO_IN_$glb_clk
.sym 32090 rst$SB_IO_IN_$glb_sr
.sym 32105 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32109 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32112 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 32115 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32119 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32121 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32125 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][6]
.sym 32134 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 32135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 32139 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32140 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32145 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][0]
.sym 32155 $PACKER_GND_NET
.sym 32165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 32166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 32171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 32172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 32173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 32178 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32179 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 32183 $PACKER_GND_NET
.sym 32189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 32190 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 32191 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32197 $PACKER_GND_NET
.sym 32201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][0]
.sym 32202 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32207 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 32208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 32209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 32211 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 32212 clk$SB_IO_IN_$glb_clk
.sym 32213 rst$SB_IO_IN_$glb_sr
.sym 32226 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32227 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32230 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32234 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][2]
.sym 32236 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 32238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 32241 $PACKER_GND_NET
.sym 32243 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 32249 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32255 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 32257 $PACKER_GND_NET
.sym 32258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][7]
.sym 32262 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32265 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32270 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 32271 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][0]
.sym 32272 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][7]
.sym 32278 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32282 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 32286 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32288 $PACKER_GND_NET
.sym 32295 $PACKER_GND_NET
.sym 32302 $PACKER_GND_NET
.sym 32307 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][0]
.sym 32309 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32312 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 32313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32314 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32315 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32318 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32319 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 32320 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32321 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][7]
.sym 32326 $PACKER_GND_NET
.sym 32330 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][7]
.sym 32333 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 32334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 32335 clk$SB_IO_IN_$glb_clk
.sym 32336 rst$SB_IO_IN_$glb_sr
.sym 32351 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 32392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32393 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 32401 $PACKER_GND_NET
.sym 32406 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 32411 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 32412 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 32414 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 32417 $PACKER_GND_NET
.sym 32426 $PACKER_GND_NET
.sym 32429 $PACKER_GND_NET
.sym 32436 $PACKER_GND_NET
.sym 32441 $PACKER_GND_NET
.sym 32450 $PACKER_GND_NET
.sym 32457 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 32458 clk$SB_IO_IN_$glb_clk
.sym 32459 rst$SB_IO_IN_$glb_sr
.sym 32476 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32503 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][7]
.sym 32506 $PACKER_GND_NET
.sym 32507 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][7]
.sym 32513 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32515 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32516 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][7]
.sym 32518 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32519 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32522 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32529 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][7]
.sym 32530 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32534 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][7]
.sym 32535 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32536 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32537 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32540 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32543 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][7]
.sym 32549 $PACKER_GND_NET
.sym 32554 $PACKER_GND_NET
.sym 32559 $PACKER_GND_NET
.sym 32564 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32565 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32566 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][7]
.sym 32567 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][7]
.sym 32571 $PACKER_GND_NET
.sym 32578 $PACKER_GND_NET
.sym 32580 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 32581 clk$SB_IO_IN_$glb_clk
.sym 32582 rst$SB_IO_IN_$glb_sr
.sym 34329 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 34387 led_eye_left_rgb[7]
.sym 34389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 34429 led_eye_left_rgb[7]
.sym 34430 led_eye_left_rgb[6]
.sym 34432 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 34433 led_eye_left_rgb[5]
.sym 34477 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 34484 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 34529 led_blink_left_rgb[2]
.sym 34530 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 34531 led_blink_left_rgb[5]
.sym 34532 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34533 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 34534 led_blink_left_rgb[3]
.sym 34535 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34536 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 34583 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 34592 led_blink_left_rgb[2]
.sym 34631 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 34633 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34634 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 34635 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 34636 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 34637 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 34638 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34675 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[1]
.sym 34676 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 34681 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 34682 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 34683 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 34686 led_eye_left_rgb[6]
.sym 34688 led_eye_rght_rgb[2]
.sym 34689 led_blink_rght_rgb[0]
.sym 34690 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 34694 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 34695 led_blink_rght_rgb[5]
.sym 34696 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 34733 led_blink_rght_rgb[0]
.sym 34734 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 34735 led_blink_rght_rgb[2]
.sym 34736 led_blink_rght_rgb[17]
.sym 34737 led_blink_rght_rgb[3]
.sym 34738 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34739 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34740 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34777 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 34778 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 34782 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 34784 $PACKER_VCC_NET
.sym 34788 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 34789 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[5]
.sym 34791 led_eye_left_rgb[7]
.sym 34795 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 34796 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 34835 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[2]
.sym 34837 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 34838 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[5]
.sym 34839 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 34840 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34841 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34842 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 34877 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 34882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 34884 led_blink_rght_rgb[0]
.sym 34888 led_blink_rght_rgb[2]
.sym 34894 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 34895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 34897 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 34898 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 34900 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 34938 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 34939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 34940 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 34943 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 34944 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 34984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 34998 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 34999 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 35039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 35040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 35041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 35042 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 35043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 35044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 35046 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 35082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 35084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 35085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 35087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 35090 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 35091 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 35092 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 35096 led_eye_left_rgb[17]
.sym 35100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][0]
.sym 35101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][2]
.sym 35104 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 35141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][0]
.sym 35142 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][2]
.sym 35144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][0]
.sym 35145 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][0]
.sym 35147 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][6]
.sym 35183 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35184 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][0]
.sym 35186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 35187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 35188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 35189 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35190 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 35192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 35194 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 35195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 35196 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35198 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 35199 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 35201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][4]
.sym 35203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 35204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 35205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][7]
.sym 35243 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 35244 led_eye_left_rgb[17]
.sym 35245 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35247 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 35248 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35250 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 35287 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35292 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 35293 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35296 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 35297 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 35302 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 35303 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 35308 led_eye_left_rgb[17]
.sym 35345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 35346 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[6]
.sym 35347 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 35348 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[5]
.sym 35349 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[0]
.sym 35350 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 35351 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35352 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35383 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][7]
.sym 35387 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 35389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 35391 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35392 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35395 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 35396 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35397 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35398 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35400 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35409 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 35447 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[4]
.sym 35448 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35449 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 35450 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[3]
.sym 35451 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 35452 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[2]
.sym 35453 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 35454 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 35491 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35497 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 35498 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35499 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35505 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35506 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35507 mosi_o_SB_DFFE_Q_E
.sym 35511 mosi_o_SB_DFFE_Q_E
.sym 35549 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35550 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][6]
.sym 35551 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35552 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][6]
.sym 35553 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][2]
.sym 35554 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 35555 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][4]
.sym 35556 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35592 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 35593 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35594 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 35595 $PACKER_GND_NET
.sym 35601 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[3]
.sym 35603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 35651 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][4]
.sym 35652 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35653 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35654 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35655 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][0]
.sym 35656 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][0]
.sym 35657 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 35658 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][2]
.sym 35693 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 35695 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 35701 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 35703 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 35753 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][4]
.sym 35754 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][0]
.sym 35755 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][4]
.sym 35756 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][4]
.sym 35757 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][4]
.sym 35758 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 35759 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35760 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35795 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35797 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35799 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35805 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35814 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 35898 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38100 led_eye_left_rgb[0]
.sym 38107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 38121 led_eye_left_rgb[0]
.sym 38131 led_eye_left_rgb[6]
.sym 38148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 38160 $PACKER_GND_NET
.sym 38197 $PACKER_GND_NET
.sym 38216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 38217 clk$SB_IO_IN_$glb_clk
.sym 38218 rst$SB_IO_IN_$glb_sr
.sym 38219 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 38220 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 38221 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38222 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38223 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 38224 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 38226 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[1]
.sym 38230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38244 led_eye_left_rgb[3]
.sym 38245 $PACKER_GND_NET
.sym 38246 $PACKER_GND_NET
.sym 38248 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 38250 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38252 led_eye_left_rgb[2]
.sym 38262 led_eye_left_rgb[7]
.sym 38271 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 38274 led_eye_left_rgb[5]
.sym 38282 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 38287 led_eye_left_rgb[6]
.sym 38291 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 38292 $nextpnr_ICESTORM_LC_10$O
.sym 38294 led_eye_left_rgb[5]
.sym 38298 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I3[2]
.sym 38300 led_eye_left_rgb[6]
.sym 38305 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 38307 led_eye_left_rgb[7]
.sym 38308 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I3[2]
.sym 38312 led_eye_left_rgb[6]
.sym 38313 led_eye_left_rgb[5]
.sym 38314 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 38324 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 38326 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 38330 led_eye_left_rgb[5]
.sym 38331 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 38339 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 38340 clk$SB_IO_IN_$glb_clk
.sym 38341 rst$SB_IO_IN_$glb_sr
.sym 38342 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38343 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38344 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 38346 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 38348 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 38349 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[1]
.sym 38356 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 38359 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 38362 led_eye_left_rgb[6]
.sym 38368 led_eye_left_rgb[1]
.sym 38369 led_eye_left_rgb[6]
.sym 38372 led_eye_left_rgb[4]
.sym 38373 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 38375 led_eye_left_rgb[5]
.sym 38387 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 38390 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[1]
.sym 38391 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 38392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 38393 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38394 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38398 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[1]
.sym 38400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38402 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38405 $PACKER_GND_NET
.sym 38406 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[1]
.sym 38408 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 38410 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 38411 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 38412 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38413 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38414 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 38416 $PACKER_GND_NET
.sym 38422 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38423 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38424 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38425 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 38430 $PACKER_GND_NET
.sym 38434 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[1]
.sym 38436 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38440 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 38441 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 38442 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 38443 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 38447 $PACKER_GND_NET
.sym 38452 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38454 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 38458 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38459 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[1]
.sym 38460 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[1]
.sym 38461 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38462 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 38463 clk$SB_IO_IN_$glb_clk
.sym 38464 rst$SB_IO_IN_$glb_sr
.sym 38465 led_eye_left_rgb[3]
.sym 38466 led_eye_left_rgb[4]
.sym 38468 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38469 led_eye_left_rgb[2]
.sym 38471 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38472 led_eye_left_rgb[1]
.sym 38475 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38477 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 38478 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38480 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 38482 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 38484 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38487 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 38489 led_eye_rght_rgb[0]
.sym 38490 led_blink_left_rgb[5]
.sym 38496 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 38508 led_blink_left_rgb[5]
.sym 38509 led_blink_left_rgb[1]
.sym 38510 led_blink_rght_rgb[3]
.sym 38514 led_blink_left_rgb[2]
.sym 38518 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 38519 led_blink_left_rgb[3]
.sym 38520 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38521 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38524 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38527 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38529 led_eye_rght_rgb[3]
.sym 38530 led_eye_left_rgb[3]
.sym 38531 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38535 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38539 led_blink_left_rgb[3]
.sym 38551 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38552 led_eye_rght_rgb[3]
.sym 38553 led_blink_left_rgb[3]
.sym 38554 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38557 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 38558 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38560 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38566 led_blink_left_rgb[1]
.sym 38569 led_blink_left_rgb[2]
.sym 38577 led_blink_left_rgb[5]
.sym 38581 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38582 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38583 led_eye_left_rgb[3]
.sym 38584 led_blink_rght_rgb[3]
.sym 38585 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 38586 clk$SB_IO_IN_$glb_clk
.sym 38587 rst$SB_IO_IN_$glb_sr
.sym 38589 led_eye_rght_rgb[5]
.sym 38591 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38592 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38593 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 38594 led_eye_rght_rgb[0]
.sym 38595 led_eye_rght_rgb[3]
.sym 38600 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 38605 led_blink_left_rgb[1]
.sym 38606 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 38613 led_eye_rght_rgb[17]
.sym 38615 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 38617 led_eye_rght_rgb[0]
.sym 38618 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 38621 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38622 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 38623 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38629 led_blink_left_rgb[2]
.sym 38635 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38637 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[2]
.sym 38639 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38640 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 38641 led_eye_left_rgb[2]
.sym 38644 led_eye_rght_rgb[2]
.sym 38645 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38646 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38652 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38653 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38654 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 38655 led_blink_rght_rgb[2]
.sym 38656 $PACKER_GND_NET
.sym 38660 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38664 $PACKER_GND_NET
.sym 38668 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38669 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38671 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 38676 $PACKER_GND_NET
.sym 38681 $PACKER_GND_NET
.sym 38688 $PACKER_GND_NET
.sym 38692 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38694 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[2]
.sym 38698 led_eye_rght_rgb[2]
.sym 38699 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 38700 led_blink_left_rgb[2]
.sym 38701 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38704 led_blink_rght_rgb[2]
.sym 38705 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38706 led_eye_left_rgb[2]
.sym 38707 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38708 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 38709 clk$SB_IO_IN_$glb_clk
.sym 38710 rst$SB_IO_IN_$glb_sr
.sym 38711 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 38713 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38714 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 38715 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 38717 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[5]
.sym 38718 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 38726 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 38727 $PACKER_GND_NET
.sym 38731 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 38733 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 38735 $PACKER_GND_NET
.sym 38736 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38737 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 38739 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 38742 $PACKER_GND_NET
.sym 38743 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][2]
.sym 38744 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 38746 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 38753 $PACKER_GND_NET
.sym 38754 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 38758 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[5]
.sym 38761 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 38762 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 38763 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 38764 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38766 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38767 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 38770 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38771 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[5]
.sym 38773 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38781 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38782 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38786 $PACKER_GND_NET
.sym 38797 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 38798 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38799 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 38800 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 38805 $PACKER_GND_NET
.sym 38809 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 38810 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 38811 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 38812 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38815 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[5]
.sym 38818 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38822 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38823 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 38827 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38828 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38829 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38830 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[5]
.sym 38831 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 38832 clk$SB_IO_IN_$glb_clk
.sym 38833 rst$SB_IO_IN_$glb_sr
.sym 38834 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][7]
.sym 38835 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][4]
.sym 38836 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][2]
.sym 38837 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 38838 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][6]
.sym 38839 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][3]
.sym 38840 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][5]
.sym 38841 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][0]
.sym 38849 led_blink_rght_rgb[5]
.sym 38850 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 38851 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 38853 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 38858 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38859 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][6]
.sym 38861 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][3]
.sym 38862 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 38863 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 38865 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 38866 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 38869 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 38875 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38876 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38878 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 38883 led_eye_rght_rgb[17]
.sym 38884 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 38893 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 38897 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38902 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 38903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38905 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38906 led_eye_left_rgb[17]
.sym 38907 $nextpnr_ICESTORM_LC_1$O
.sym 38909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38913 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 38914 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38916 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 38917 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 38920 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38922 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 38923 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 38926 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 38927 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38929 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 38944 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 38945 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 38950 led_eye_rght_rgb[17]
.sym 38951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38952 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38953 led_eye_left_rgb[17]
.sym 38954 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 38955 clk$SB_IO_IN_$glb_clk
.sym 38956 rst$SB_IO_IN_$glb_sr
.sym 38957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][1]
.sym 38959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 38960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][5]
.sym 38962 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][4]
.sym 38963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][6]
.sym 38964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][3]
.sym 38969 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 38972 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 38973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 38974 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 38975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 38976 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][7]
.sym 38977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 38978 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][4]
.sym 38980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 38981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 38982 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][5]
.sym 38984 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 38986 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 38987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 38988 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38990 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 38991 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 38999 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39000 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 39001 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 39002 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][0]
.sym 39003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 39005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 39007 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 39009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 39011 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 39013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][0]
.sym 39014 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 39016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 39017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 39018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 39019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 39021 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 39022 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 39024 led_eye_rght_rgb[17]
.sym 39025 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 39026 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 39027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 39028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 39029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 39031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 39032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 39034 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 39037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 39038 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 39039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 39040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 39043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 39044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 39045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 39046 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 39051 led_eye_rght_rgb[17]
.sym 39055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 39056 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 39057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 39058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39062 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][0]
.sym 39067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 39068 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 39069 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 39070 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 39073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39074 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][0]
.sym 39077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 39078 clk$SB_IO_IN_$glb_clk
.sym 39079 rst$SB_IO_IN_$glb_sr
.sym 39080 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][1]
.sym 39083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][6]
.sym 39085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][6]
.sym 39087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][6]
.sym 39090 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39092 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 39093 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 39096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 39097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 39098 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 39099 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 39102 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 39103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 39105 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39106 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 39110 led_eye_rght_rgb[17]
.sym 39111 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[0]
.sym 39113 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 39114 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39115 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39121 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][0]
.sym 39124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][0]
.sym 39126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][0]
.sym 39127 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][6]
.sym 39128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][6]
.sym 39129 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][0]
.sym 39134 $PACKER_GND_NET
.sym 39135 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39136 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39139 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39143 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39144 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39154 $PACKER_GND_NET
.sym 39160 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39161 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][0]
.sym 39163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][0]
.sym 39166 $PACKER_GND_NET
.sym 39173 $PACKER_GND_NET
.sym 39178 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][6]
.sym 39179 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][6]
.sym 39180 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39181 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39187 $PACKER_GND_NET
.sym 39190 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39191 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][0]
.sym 39192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][0]
.sym 39193 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39197 $PACKER_GND_NET
.sym 39200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 39201 clk$SB_IO_IN_$glb_clk
.sym 39202 rst$SB_IO_IN_$glb_sr
.sym 39203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][3]
.sym 39206 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][6]
.sym 39207 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][0]
.sym 39208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][4]
.sym 39209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][6]
.sym 39210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39215 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][3]
.sym 39222 $PACKER_GND_NET
.sym 39228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][2]
.sym 39229 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39230 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 39232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39236 $PACKER_GND_NET
.sym 39237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 39244 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39245 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39246 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 39247 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][7]
.sym 39248 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 39250 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][0]
.sym 39251 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39253 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][2]
.sym 39254 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][4]
.sym 39255 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39256 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39257 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][2]
.sym 39260 $PACKER_GND_NET
.sym 39263 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][6]
.sym 39264 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][0]
.sym 39265 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39267 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39270 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][2]
.sym 39271 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39272 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 39273 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][4]
.sym 39274 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39275 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39278 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][7]
.sym 39280 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39286 $PACKER_GND_NET
.sym 39289 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39290 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39291 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][4]
.sym 39292 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][4]
.sym 39295 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][2]
.sym 39296 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][2]
.sym 39297 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39298 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39301 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39302 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39303 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][0]
.sym 39304 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39307 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39308 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39309 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39310 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][0]
.sym 39313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39314 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][6]
.sym 39315 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39316 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39319 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 39320 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39321 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 39322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][2]
.sym 39323 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 39324 clk$SB_IO_IN_$glb_clk
.sym 39325 rst$SB_IO_IN_$glb_sr
.sym 39326 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 39327 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 39328 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][2]
.sym 39329 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39330 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39331 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 39332 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][2]
.sym 39338 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 39340 mosi_o_SB_DFFE_Q_E
.sym 39342 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 39346 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][0]
.sym 39347 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][2]
.sym 39348 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39349 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39351 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39355 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39367 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[4]
.sym 39368 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39372 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 39374 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39375 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39376 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[6]
.sym 39377 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 39378 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39380 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39381 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39382 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 39383 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 39384 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39385 mosi_o_SB_DFFE_Q_E
.sym 39386 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39388 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 39389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39391 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 39392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39393 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39394 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[5]
.sym 39396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_LUT4_I1_O
.sym 39397 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39398 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[5]
.sym 39401 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39402 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[4]
.sym 39403 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39406 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 39407 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 39408 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39409 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 39412 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[6]
.sym 39413 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39414 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[5]
.sym 39415 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39418 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 39420 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 39426 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_LUT4_I1_O
.sym 39427 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 39430 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39431 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39432 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39433 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39436 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39437 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39438 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39439 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39442 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39443 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39444 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39446 mosi_o_SB_DFFE_Q_E
.sym 39447 clk$SB_IO_IN_$glb_clk
.sym 39449 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39450 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][2]
.sym 39451 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39452 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][5]
.sym 39453 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39454 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_LUT4_I1_O
.sym 39455 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][5]
.sym 39456 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][5]
.sym 39462 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39464 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 39465 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 39466 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 39473 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39476 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39482 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39483 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39490 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[4]
.sym 39491 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][2]
.sym 39492 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39494 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 39495 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 39496 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 39497 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 39499 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 39500 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 39501 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[3]
.sym 39502 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 39503 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[2]
.sym 39504 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39505 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 39506 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39507 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][2]
.sym 39508 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 39509 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[3]
.sym 39510 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39511 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[2]
.sym 39515 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39516 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39517 mosi_o_SB_DFFE_Q_E
.sym 39518 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39520 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 39523 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 39524 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 39529 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][2]
.sym 39530 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 39531 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][2]
.sym 39532 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39535 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[3]
.sym 39536 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39537 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39538 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[2]
.sym 39541 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 39542 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 39547 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39548 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[3]
.sym 39549 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[4]
.sym 39550 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39553 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 39554 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 39555 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 39556 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 39559 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39560 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39561 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39562 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39565 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39566 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 39567 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 39568 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[2]
.sym 39569 mosi_o_SB_DFFE_Q_E
.sym 39570 clk$SB_IO_IN_$glb_clk
.sym 39572 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][2]
.sym 39573 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][3]
.sym 39574 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39575 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39576 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39577 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][6]
.sym 39578 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][5]
.sym 39579 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][5]
.sym 39595 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][2]
.sym 39601 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39603 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39617 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][2]
.sym 39618 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39620 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 39624 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 39625 $PACKER_GND_NET
.sym 39626 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39628 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][2]
.sym 39630 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 39632 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][6]
.sym 39634 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][6]
.sym 39635 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][2]
.sym 39638 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][6]
.sym 39640 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 39646 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][6]
.sym 39647 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][6]
.sym 39648 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 39649 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39652 $PACKER_GND_NET
.sym 39658 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39659 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 39660 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][2]
.sym 39661 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 39664 $PACKER_GND_NET
.sym 39671 $PACKER_GND_NET
.sym 39676 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39677 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][2]
.sym 39678 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 39679 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][2]
.sym 39683 $PACKER_GND_NET
.sym 39688 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][6]
.sym 39689 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 39690 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 39691 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 39692 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 39693 clk$SB_IO_IN_$glb_clk
.sym 39694 rst$SB_IO_IN_$glb_sr
.sym 39695 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r
.sym 39696 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39699 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39713 $PACKER_GND_NET
.sym 39719 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39721 $PACKER_GND_NET
.sym 39722 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39728 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][3]
.sym 39729 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 39738 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39739 $PACKER_GND_NET
.sym 39741 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39744 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][4]
.sym 39745 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][0]
.sym 39747 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39748 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][0]
.sym 39749 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39750 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][4]
.sym 39751 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39754 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39755 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39759 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][0]
.sym 39762 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39765 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][0]
.sym 39772 $PACKER_GND_NET
.sym 39775 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][4]
.sym 39776 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39777 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][4]
.sym 39778 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39781 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][0]
.sym 39782 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39783 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39784 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][0]
.sym 39788 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][0]
.sym 39789 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39796 $PACKER_GND_NET
.sym 39799 $PACKER_GND_NET
.sym 39805 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39806 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39807 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39808 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][0]
.sym 39811 $PACKER_GND_NET
.sym 39815 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 39816 clk$SB_IO_IN_$glb_clk
.sym 39817 rst$SB_IO_IN_$glb_sr
.sym 39819 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][2]
.sym 39820 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39821 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][4]
.sym 39822 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][4]
.sym 39824 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][2]
.sym 39825 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][0]
.sym 39839 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 39840 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39845 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39848 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39862 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][4]
.sym 39863 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39865 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39869 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39873 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39875 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][4]
.sym 39877 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][4]
.sym 39881 $PACKER_GND_NET
.sym 39882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39887 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][4]
.sym 39889 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39892 $PACKER_GND_NET
.sym 39899 $PACKER_GND_NET
.sym 39904 $PACKER_GND_NET
.sym 39911 $PACKER_GND_NET
.sym 39918 $PACKER_GND_NET
.sym 39922 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39923 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39924 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][4]
.sym 39925 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39929 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][4]
.sym 39931 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39934 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39935 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][4]
.sym 39936 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][4]
.sym 39938 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 39939 clk$SB_IO_IN_$glb_clk
.sym 39940 rst$SB_IO_IN_$glb_sr
.sym 39945 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][3]
.sym 41568 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 42225 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 42237 $PACKER_GND_NET
.sym 42272 $PACKER_GND_NET
.sym 42293 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 42294 clk$SB_IO_IN_$glb_clk
.sym 42295 rst$SB_IO_IN_$glb_sr
.sym 42311 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 42341 led_eye_left_rgb[0]
.sym 42347 led_eye_left_rgb[7]
.sym 42348 led_eye_left_rgb[6]
.sym 42351 led_eye_left_rgb[5]
.sym 42353 led_eye_left_rgb[3]
.sym 42359 led_eye_left_rgb[1]
.sym 42361 led_eye_left_rgb[2]
.sym 42364 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 42373 led_eye_left_rgb[5]
.sym 42376 led_eye_left_rgb[7]
.sym 42385 led_eye_left_rgb[2]
.sym 42391 led_eye_left_rgb[1]
.sym 42396 led_eye_left_rgb[0]
.sym 42403 led_eye_left_rgb[6]
.sym 42406 led_eye_left_rgb[3]
.sym 42413 led_eye_left_rgb[1]
.sym 42416 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 42417 clk$SB_IO_IN_$glb_clk
.sym 42418 rst$SB_IO_IN_$glb_sr
.sym 42419 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42422 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 42426 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 42444 led_eye_rght_rgb[1]
.sym 42447 led_blink_rght_rgb[1]
.sym 42460 led_eye_left_rgb[0]
.sym 42462 led_eye_left_rgb[6]
.sym 42463 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42464 led_eye_left_rgb[2]
.sym 42466 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 42467 led_eye_left_rgb[1]
.sym 42468 led_eye_left_rgb[3]
.sym 42469 led_eye_left_rgb[4]
.sym 42471 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42474 $PACKER_GND_NET
.sym 42476 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42477 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42479 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[1]
.sym 42484 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42486 led_eye_left_rgb[7]
.sym 42487 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 42490 led_eye_left_rgb[5]
.sym 42493 led_eye_left_rgb[6]
.sym 42494 led_eye_left_rgb[7]
.sym 42495 led_eye_left_rgb[4]
.sym 42496 led_eye_left_rgb[3]
.sym 42499 led_eye_left_rgb[5]
.sym 42500 led_eye_left_rgb[0]
.sym 42501 led_eye_left_rgb[1]
.sym 42502 led_eye_left_rgb[2]
.sym 42508 led_eye_left_rgb[3]
.sym 42513 $PACKER_GND_NET
.sym 42517 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42518 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42519 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 42520 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[1]
.sym 42529 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42530 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42532 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42537 $PACKER_GND_NET
.sym 42539 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E
.sym 42540 clk$SB_IO_IN_$glb_clk
.sym 42541 rst$SB_IO_IN_$glb_sr
.sym 42542 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 42543 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42544 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 42545 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[1]
.sym 42559 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42566 led_eye_left_rgb[2]
.sym 42575 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 42586 $PACKER_GND_NET
.sym 42588 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42589 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42592 $PACKER_GND_NET
.sym 42594 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 42597 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 42598 led_eye_left_rgb[1]
.sym 42601 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 42603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 42607 led_blink_rght_rgb[1]
.sym 42619 $PACKER_GND_NET
.sym 42622 $PACKER_GND_NET
.sym 42635 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 42636 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 42637 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 42643 $PACKER_GND_NET
.sym 42652 led_eye_left_rgb[1]
.sym 42653 led_blink_rght_rgb[1]
.sym 42654 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42655 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42659 $PACKER_GND_NET
.sym 42662 led_eye_left_rgb_SB_DFFER_Q_18_E_SB_LUT4_I2_O
.sym 42663 clk$SB_IO_IN_$glb_clk
.sym 42664 rst$SB_IO_IN_$glb_sr
.sym 42665 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 42680 $PACKER_GND_NET
.sym 42681 led_eye_left_rgb[4]
.sym 42682 $PACKER_GND_NET
.sym 42688 $PACKER_GND_NET
.sym 42691 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 42695 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 42696 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 42698 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42700 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42706 led_eye_left_rgb[5]
.sym 42707 led_eye_rght_rgb[5]
.sym 42710 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 42715 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42717 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 42719 led_blink_left_rgb[5]
.sym 42720 led_blink_rght_rgb[5]
.sym 42725 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42726 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42727 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42730 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 42732 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42733 $PACKER_GND_NET
.sym 42734 $PACKER_GND_NET
.sym 42745 $PACKER_GND_NET
.sym 42757 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42758 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 42759 led_eye_rght_rgb[5]
.sym 42760 led_blink_left_rgb[5]
.sym 42763 led_eye_left_rgb[5]
.sym 42764 led_blink_rght_rgb[5]
.sym 42765 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42766 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42769 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 42771 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42772 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42775 $PACKER_GND_NET
.sym 42783 $PACKER_GND_NET
.sym 42785 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 42786 clk$SB_IO_IN_$glb_clk
.sym 42787 rst$SB_IO_IN_$glb_sr
.sym 42793 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 42801 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42806 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 42808 led_blink_rght_rgb[5]
.sym 42813 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 42815 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 42819 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 42820 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 42831 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 42835 led_blink_rght_rgb[5]
.sym 42836 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42839 led_blink_left_rgb[17]
.sym 42843 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[5]
.sym 42845 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 42846 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 42848 led_blink_rght_rgb[17]
.sym 42851 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 42855 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 42856 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 42857 led_blink_rght_rgb[3]
.sym 42860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42865 led_blink_rght_rgb[17]
.sym 42874 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42875 led_blink_rght_rgb[17]
.sym 42876 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 42877 led_blink_left_rgb[17]
.sym 42880 led_blink_rght_rgb[3]
.sym 42886 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 42887 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 42888 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 42889 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[5]
.sym 42900 led_blink_rght_rgb[5]
.sym 42904 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 42905 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 42906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 42907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 42908 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 42909 clk$SB_IO_IN_$glb_clk
.sym 42910 rst$SB_IO_IN_$glb_sr
.sym 42913 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][1]
.sym 42915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42917 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 42918 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 42931 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 42938 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][1]
.sym 42939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][5]
.sym 42946 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42954 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 42961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 42962 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 42964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 42965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 42967 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42970 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 42974 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 42976 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 42978 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 42979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 42980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 42981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 42982 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 42986 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 42987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 42988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 42991 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 42992 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 42993 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 42999 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 43000 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43010 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 43012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43015 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43021 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 43030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 43031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43032 clk$SB_IO_IN_$glb_clk
.sym 43033 rst$SB_IO_IN_$glb_sr
.sym 43034 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][0]
.sym 43037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][1]
.sym 43038 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][1]
.sym 43047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 43055 led_eye_rght_rgb[17]
.sym 43061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43064 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43066 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43068 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43078 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43079 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43080 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 43082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 43085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][6]
.sym 43089 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43090 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 43093 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 43094 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 43095 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 43097 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 43101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43102 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 43103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 43105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 43108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 43109 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 43110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 43111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 43114 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 43115 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 43116 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43117 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43120 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 43121 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43127 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43129 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][6]
.sym 43132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 43134 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 43135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43138 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43139 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 43140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 43144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 43146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43147 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43150 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43151 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 43153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43155 clk$SB_IO_IN_$glb_clk
.sym 43156 rst$SB_IO_IN_$glb_sr
.sym 43157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 43158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][1]
.sym 43161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][1]
.sym 43162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][1]
.sym 43163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][1]
.sym 43164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 43170 $PACKER_GND_NET
.sym 43175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 43177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43179 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43182 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][1]
.sym 43183 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 43184 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][4]
.sym 43191 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][1]
.sym 43201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][3]
.sym 43206 $PACKER_GND_NET
.sym 43208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][1]
.sym 43209 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][6]
.sym 43211 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43212 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][3]
.sym 43213 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43214 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43216 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43220 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43224 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43227 $PACKER_GND_NET
.sym 43228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][6]
.sym 43229 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][6]
.sym 43231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][1]
.sym 43232 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43233 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43234 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][1]
.sym 43237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][6]
.sym 43238 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][6]
.sym 43240 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43243 $PACKER_GND_NET
.sym 43249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43250 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][6]
.sym 43251 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43252 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43256 $PACKER_GND_NET
.sym 43261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][3]
.sym 43262 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43263 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][3]
.sym 43264 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43267 $PACKER_GND_NET
.sym 43274 $PACKER_GND_NET
.sym 43277 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 43278 clk$SB_IO_IN_$glb_clk
.sym 43279 rst$SB_IO_IN_$glb_sr
.sym 43280 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43282 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43283 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][1]
.sym 43284 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][1]
.sym 43285 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][3]
.sym 43286 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][1]
.sym 43287 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43292 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43295 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 43299 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][1]
.sym 43301 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][0]
.sym 43306 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43309 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 43332 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43337 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43338 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43339 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][3]
.sym 43342 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][3]
.sym 43343 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][6]
.sym 43344 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43345 $PACKER_GND_NET
.sym 43347 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43354 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43355 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43356 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][6]
.sym 43357 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43360 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][3]
.sym 43363 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43367 $PACKER_GND_NET
.sym 43374 $PACKER_GND_NET
.sym 43381 $PACKER_GND_NET
.sym 43384 $PACKER_GND_NET
.sym 43391 $PACKER_GND_NET
.sym 43396 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43397 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43398 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43399 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][3]
.sym 43400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 43401 clk$SB_IO_IN_$glb_clk
.sym 43402 rst$SB_IO_IN_$glb_sr
.sym 43403 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][5]
.sym 43404 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][3]
.sym 43405 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][3]
.sym 43406 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][5]
.sym 43407 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43408 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43409 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][3]
.sym 43410 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43416 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][6]
.sym 43420 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][1]
.sym 43423 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43428 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43430 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43436 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43445 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43447 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43448 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43449 $PACKER_GND_NET
.sym 43451 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][2]
.sym 43452 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43453 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[0]
.sym 43455 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43456 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43457 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][2]
.sym 43458 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 43459 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43460 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43462 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][2]
.sym 43464 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43465 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43467 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43468 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][5]
.sym 43471 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][5]
.sym 43472 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43474 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 43475 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43477 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43478 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 43479 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[0]
.sym 43480 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 43483 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43484 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43485 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43486 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43492 $PACKER_GND_NET
.sym 43495 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][2]
.sym 43496 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][2]
.sym 43497 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43498 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43501 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43502 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][5]
.sym 43503 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][5]
.sym 43504 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43507 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43508 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43509 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43510 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43515 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][2]
.sym 43516 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43519 $PACKER_GND_NET
.sym 43523 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 43524 clk$SB_IO_IN_$glb_clk
.sym 43525 rst$SB_IO_IN_$glb_sr
.sym 43526 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43527 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][3]
.sym 43528 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][5]
.sym 43529 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][5]
.sym 43530 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][3]
.sym 43531 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43532 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43533 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][5]
.sym 43540 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 43541 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43549 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[0]
.sym 43550 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r
.sym 43567 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][2]
.sym 43574 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][5]
.sym 43576 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r
.sym 43578 $PACKER_GND_NET
.sym 43580 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43581 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43583 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43584 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43586 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][5]
.sym 43590 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43591 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 43592 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43595 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[0]
.sym 43596 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43597 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][5]
.sym 43600 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43601 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][5]
.sym 43602 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][5]
.sym 43607 $PACKER_GND_NET
.sym 43612 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][2]
.sym 43613 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43614 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43615 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43619 $PACKER_GND_NET
.sym 43624 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43625 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43626 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43627 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][5]
.sym 43630 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[0]
.sym 43631 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r
.sym 43632 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 43633 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43636 $PACKER_GND_NET
.sym 43645 $PACKER_GND_NET
.sym 43646 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 43647 clk$SB_IO_IN_$glb_clk
.sym 43648 rst$SB_IO_IN_$glb_sr
.sym 43650 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[1]
.sym 43651 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[2]
.sym 43652 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[3]
.sym 43653 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[4]
.sym 43654 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[5]
.sym 43655 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[6]
.sym 43656 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[7]
.sym 43666 $PACKER_GND_NET
.sym 43668 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43682 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43696 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][5]
.sym 43698 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43699 $PACKER_GND_NET
.sym 43704 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43707 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][3]
.sym 43709 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43710 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43711 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43713 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43719 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][3]
.sym 43721 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][5]
.sym 43725 $PACKER_GND_NET
.sym 43730 $PACKER_GND_NET
.sym 43735 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43736 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43737 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][3]
.sym 43738 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43741 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][3]
.sym 43743 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43747 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][5]
.sym 43748 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43749 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][5]
.sym 43750 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43754 $PACKER_GND_NET
.sym 43759 $PACKER_GND_NET
.sym 43766 $PACKER_GND_NET
.sym 43769 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 43770 clk$SB_IO_IN_$glb_clk
.sym 43771 rst$SB_IO_IN_$glb_sr
.sym 43772 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[8]
.sym 43773 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[9]
.sym 43774 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[10]
.sym 43775 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[11]
.sym 43776 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[12]
.sym 43777 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[13]
.sym 43778 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[14]
.sym 43779 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[15]
.sym 43784 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43806 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 43814 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43815 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 43817 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][4]
.sym 43821 miso_i$SB_IO_IN
.sym 43824 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][4]
.sym 43833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43837 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43839 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43847 miso_i$SB_IO_IN
.sym 43852 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43853 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][4]
.sym 43854 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43855 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43871 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43872 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][4]
.sym 43892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 43893 clk$SB_IO_IN_$glb_clk
.sym 43894 rst$SB_IO_IN_$glb_sr
.sym 43895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[16]
.sym 43896 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[17]
.sym 43897 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[18]
.sym 43898 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[19]
.sym 43899 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[20]
.sym 43900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[21]
.sym 43901 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[22]
.sym 43902 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[23]
.sym 43903 miso_i$SB_IO_IN
.sym 43911 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43942 $PACKER_GND_NET
.sym 43945 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][2]
.sym 43953 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43966 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][2]
.sym 43967 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43978 $PACKER_GND_NET
.sym 43981 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43982 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][2]
.sym 43984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][2]
.sym 43988 $PACKER_GND_NET
.sym 43993 $PACKER_GND_NET
.sym 44007 $PACKER_GND_NET
.sym 44014 $PACKER_GND_NET
.sym 44015 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 44016 clk$SB_IO_IN_$glb_clk
.sym 44017 rst$SB_IO_IN_$glb_sr
.sym 44018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[24]
.sym 44019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[25]
.sym 44020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[26]
.sym 44021 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[27]
.sym 44022 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[28]
.sym 44023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 44062 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 44078 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 44117 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 44119 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 44138 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 44139 clk$SB_IO_IN_$glb_clk
.sym 44140 rst$SB_IO_IN_$glb_sr
.sym 44559 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 46414 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46415 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 46417 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 46418 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 46419 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46421 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46424 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 46429 $PACKER_VCC_NET
.sym 46440 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46446 $nextpnr_ICESTORM_LC_14$O
.sym 46449 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 46452 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 46455 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 46458 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 46460 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 46464 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 46467 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 46470 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 46472 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46476 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 46478 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46482 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 46484 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46485 $PACKER_VCC_NET
.sym 46488 $nextpnr_ICESTORM_LC_15$I3
.sym 46491 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 46499 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 46500 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 46517 $PACKER_VCC_NET
.sym 46521 led_blink_rght_rgb[1]
.sym 46522 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 46532 $nextpnr_ICESTORM_LC_15$I3
.sym 46539 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 46550 $PACKER_GND_NET
.sym 46562 led_eye_left_rgb[4]
.sym 46573 $nextpnr_ICESTORM_LC_15$I3
.sym 46591 $PACKER_GND_NET
.sym 46615 led_eye_left_rgb[4]
.sym 46616 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 46617 clk$SB_IO_IN_$glb_clk
.sym 46618 rst$SB_IO_IN_$glb_sr
.sym 46622 led_blink_left_rgb[1]
.sym 46633 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 46646 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 46661 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46664 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 46665 led_eye_rght_rgb[1]
.sym 46666 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46677 led_eye_rght_rgb[5]
.sym 46678 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 46679 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 46687 led_blink_left_rgb[1]
.sym 46696 led_eye_rght_rgb[5]
.sym 46699 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 46700 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 46701 led_eye_rght_rgb[1]
.sym 46702 led_blink_left_rgb[1]
.sym 46705 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46706 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46713 led_eye_rght_rgb[1]
.sym 46739 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E
.sym 46740 clk$SB_IO_IN_$glb_clk
.sym 46741 rst$SB_IO_IN_$glb_sr
.sym 46742 led_blink_rght_rgb[1]
.sym 46760 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 46763 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 46767 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 46769 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 46772 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 46773 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 46774 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 46794 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 46809 $PACKER_GND_NET
.sym 46817 $PACKER_GND_NET
.sym 46862 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 46863 clk$SB_IO_IN_$glb_clk
.sym 46864 rst$SB_IO_IN_$glb_sr
.sym 46865 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46868 led_blink_left_rgb[17]
.sym 46877 led_eye_rght_rgb[1]
.sym 46884 led_blink_rght_rgb[1]
.sym 46890 $PACKER_VCC_NET
.sym 46895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 46899 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 46900 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 46933 led_blink_left_rgb[17]
.sym 46970 led_blink_left_rgb[17]
.sym 46985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 46986 clk$SB_IO_IN_$glb_clk
.sym 46987 rst$SB_IO_IN_$glb_sr
.sym 46991 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 47013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 47017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 47031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 47039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 47044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 47047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 47048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 47049 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 47051 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 47055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 47057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 47060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 47075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 47076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 47086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 47087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 47088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 47089 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 47098 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 47104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 47105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 47106 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 47107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 47108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47109 clk$SB_IO_IN_$glb_clk
.sym 47110 rst$SB_IO_IN_$glb_sr
.sym 47113 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 47116 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 47126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 47127 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 47143 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 47154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][1]
.sym 47161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 47163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][1]
.sym 47164 $PACKER_GND_NET
.sym 47165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 47167 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 47171 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][1]
.sym 47177 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47182 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 47185 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][1]
.sym 47187 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47198 $PACKER_GND_NET
.sym 47203 $PACKER_GND_NET
.sym 47209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 47210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 47211 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 47212 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 47215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][1]
.sym 47216 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47217 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][1]
.sym 47222 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 47223 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 47227 $PACKER_GND_NET
.sym 47231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 47232 clk$SB_IO_IN_$glb_clk
.sym 47233 rst$SB_IO_IN_$glb_sr
.sym 47235 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 47237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][1]
.sym 47239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 47251 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 47252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 47257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 47258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 47261 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47264 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 47265 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 47267 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 47269 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 47275 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47277 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47279 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47280 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47282 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47283 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][1]
.sym 47285 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47287 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47288 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47289 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47294 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47296 $PACKER_GND_NET
.sym 47297 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][1]
.sym 47300 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][1]
.sym 47302 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][1]
.sym 47303 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47304 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][1]
.sym 47308 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][1]
.sym 47309 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47310 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47311 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47314 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][1]
.sym 47315 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][1]
.sym 47316 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47317 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47320 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][1]
.sym 47321 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][1]
.sym 47323 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47328 $PACKER_GND_NET
.sym 47333 $PACKER_GND_NET
.sym 47340 $PACKER_GND_NET
.sym 47345 $PACKER_GND_NET
.sym 47350 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47351 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47352 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47353 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47354 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 47355 clk$SB_IO_IN_$glb_clk
.sym 47356 rst$SB_IO_IN_$glb_sr
.sym 47357 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][7]
.sym 47362 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][2]
.sym 47373 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][1]
.sym 47375 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47377 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47382 $PACKER_VCC_NET
.sym 47384 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 47385 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 47386 $PACKER_GND_NET
.sym 47387 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 47391 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 47392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 47399 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47401 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47402 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][6]
.sym 47404 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][1]
.sym 47405 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47410 $PACKER_GND_NET
.sym 47411 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][1]
.sym 47419 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47420 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][1]
.sym 47421 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47424 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47425 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][1]
.sym 47426 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][1]
.sym 47427 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47429 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47433 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][6]
.sym 47434 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47437 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47438 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][1]
.sym 47439 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47440 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][1]
.sym 47443 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][1]
.sym 47444 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47445 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47446 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47451 $PACKER_GND_NET
.sym 47456 $PACKER_GND_NET
.sym 47463 $PACKER_GND_NET
.sym 47470 $PACKER_GND_NET
.sym 47473 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47474 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][1]
.sym 47475 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][1]
.sym 47476 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47477 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 47478 clk$SB_IO_IN_$glb_clk
.sym 47479 rst$SB_IO_IN_$glb_sr
.sym 47481 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 47482 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_1_I1
.sym 47483 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 47485 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 47508 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 47511 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47526 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47531 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][3]
.sym 47533 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47536 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47537 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47538 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][3]
.sym 47542 $PACKER_VCC_NET
.sym 47543 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][3]
.sym 47545 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47546 $PACKER_GND_NET
.sym 47554 $PACKER_GND_NET
.sym 47563 $PACKER_GND_NET
.sym 47567 $PACKER_VCC_NET
.sym 47575 $PACKER_GND_NET
.sym 47578 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47579 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][3]
.sym 47580 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47581 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47585 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][3]
.sym 47586 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47590 $PACKER_GND_NET
.sym 47596 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47598 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][3]
.sym 47600 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 47601 clk$SB_IO_IN_$glb_clk
.sym 47602 rst$SB_IO_IN_$glb_sr
.sym 47607 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[3]
.sym 47608 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47609 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][2]
.sym 47618 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 47619 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 47621 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47625 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47628 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47648 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47652 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47653 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][3]
.sym 47654 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47656 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][3]
.sym 47658 $PACKER_GND_NET
.sym 47659 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47662 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][5]
.sym 47663 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][5]
.sym 47667 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][5]
.sym 47671 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47672 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47675 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47677 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47678 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][5]
.sym 47679 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47680 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][5]
.sym 47683 $PACKER_GND_NET
.sym 47690 $PACKER_GND_NET
.sym 47697 $PACKER_GND_NET
.sym 47702 $PACKER_GND_NET
.sym 47707 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47708 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][5]
.sym 47709 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47710 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47713 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][3]
.sym 47714 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][3]
.sym 47715 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47716 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47719 $PACKER_GND_NET
.sym 47723 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 47724 clk$SB_IO_IN_$glb_clk
.sym 47725 rst$SB_IO_IN_$glb_sr
.sym 47731 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47732 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47733 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 47740 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47744 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47756 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47772 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47779 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[4]
.sym 47780 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47781 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[6]
.sym 47782 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[7]
.sym 47784 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[1]
.sym 47788 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[5]
.sym 47790 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 47793 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[2]
.sym 47794 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[3]
.sym 47798 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 47799 $nextpnr_ICESTORM_LC_4$O
.sym 47801 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 47805 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 47806 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47808 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[1]
.sym 47809 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 47811 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 47812 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47813 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[2]
.sym 47815 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 47817 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 47818 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47819 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[3]
.sym 47821 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 47823 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 47824 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47825 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[4]
.sym 47827 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 47829 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 47830 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47832 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[5]
.sym 47833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 47835 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 47836 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47837 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[6]
.sym 47839 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 47841 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 47842 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47843 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[7]
.sym 47845 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 47847 clk$SB_IO_IN_$glb_clk
.sym 47848 rst$SB_IO_IN_$glb_sr
.sym 47849 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47851 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47853 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47854 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47856 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47883 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47885 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 47890 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[8]
.sym 47891 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[9]
.sym 47893 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[11]
.sym 47900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[10]
.sym 47903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[13]
.sym 47904 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[14]
.sym 47906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47910 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[12]
.sym 47916 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47921 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[15]
.sym 47922 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 47923 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[8]
.sym 47926 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 47928 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 47929 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47931 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[9]
.sym 47932 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 47934 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 47935 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47936 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[10]
.sym 47938 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 47940 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 47941 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47943 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[11]
.sym 47944 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 47946 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 47947 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[12]
.sym 47950 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 47952 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 47953 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47954 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[13]
.sym 47956 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 47958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 47959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[14]
.sym 47962 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 47964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 47965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47966 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[15]
.sym 47968 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 47970 clk$SB_IO_IN_$glb_clk
.sym 47971 rst$SB_IO_IN_$glb_sr
.sym 47977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47978 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 48014 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[17]
.sym 48017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[20]
.sym 48021 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[16]
.sym 48023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[18]
.sym 48028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[22]
.sym 48036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[23]
.sym 48039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[19]
.sym 48042 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[21]
.sym 48045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 48046 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[16]
.sym 48049 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 48051 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 48052 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48054 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[17]
.sym 48055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 48057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 48058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[18]
.sym 48061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 48063 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 48064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[19]
.sym 48067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 48069 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 48070 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[20]
.sym 48073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 48075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 48076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[21]
.sym 48079 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 48081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 48082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[22]
.sym 48085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 48087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[24]
.sym 48088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48090 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[23]
.sym 48091 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 48093 clk$SB_IO_IN_$glb_clk
.sym 48094 rst$SB_IO_IN_$glb_sr
.sym 48131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[24]
.sym 48137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[25]
.sym 48138 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[26]
.sym 48139 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[27]
.sym 48152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[24]
.sym 48156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[28]
.sym 48162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[25]
.sym 48169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[24]
.sym 48172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[24]
.sym 48174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[26]
.sym 48175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[25]
.sym 48178 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[25]
.sym 48180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[27]
.sym 48181 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48183 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[26]
.sym 48184 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[26]
.sym 48186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[28]
.sym 48187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[27]
.sym 48190 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[27]
.sym 48193 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[28]
.sym 48194 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[28]
.sym 48199 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[27]
.sym 48200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[28]
.sym 48201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[25]
.sym 48202 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[26]
.sym 48216 clk$SB_IO_IN_$glb_clk
.sym 48217 rst$SB_IO_IN_$glb_sr
.sym 48244 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48339 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 48461 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 49723 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 50337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 50353 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 50359 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 50608 $PACKER_GND_NET
.sym 50624 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 50625 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 50631 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 50634 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 50638 led_blink_rght_rgb[1]
.sym 50665 led_blink_rght_rgb[1]
.sym 50671 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 50672 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 50673 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 50674 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 50693 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg_SB_DFFER_Q_E_$glb_ce
.sym 50694 clk$SB_IO_IN_$glb_clk
.sym 50695 rst$SB_IO_IN_$glb_sr
.sym 50712 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 50720 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 50739 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 50768 $PACKER_GND_NET
.sym 50791 $PACKER_GND_NET
.sym 50816 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 50817 clk$SB_IO_IN_$glb_clk
.sym 50818 rst$SB_IO_IN_$glb_sr
.sym 50823 led_eye_rght_rgb[1]
.sym 50845 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 50849 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 50850 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 50878 $PACKER_GND_NET
.sym 50887 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 50893 $PACKER_GND_NET
.sym 50939 led_blink_rght_rgb_SB_DFFER_Q_7_E
.sym 50940 clk$SB_IO_IN_$glb_clk
.sym 50941 rst$SB_IO_IN_$glb_sr
.sym 50976 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 50977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 50990 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 50994 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51001 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 51006 $PACKER_GND_NET
.sym 51010 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 51016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 51018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 51036 $PACKER_GND_NET
.sym 51062 led_blink_left_rgb_SB_DFFER_Q_E_SB_LUT4_I3_O
.sym 51063 clk$SB_IO_IN_$glb_clk
.sym 51064 rst$SB_IO_IN_$glb_sr
.sym 51070 led_eye_rght_rgb[17]
.sym 51092 $PACKER_GND_NET
.sym 51095 $PACKER_GND_NET
.sym 51108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 51109 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 51117 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51120 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 51133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 51158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 51160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51185 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 51186 clk$SB_IO_IN_$glb_clk
.sym 51187 rst$SB_IO_IN_$glb_sr
.sym 51195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][0]
.sym 51205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 51208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 51214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 51216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 51219 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 51220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 51223 mosi_o_SB_DFFE_Q_E
.sym 51230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 51231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51242 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 51247 mosi_o_SB_DFFE_Q_E
.sym 51251 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51253 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 51256 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 51274 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 51276 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51277 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51292 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 51293 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51294 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 51295 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 51308 mosi_o_SB_DFFE_Q_E
.sym 51309 clk$SB_IO_IN_$glb_clk
.sym 51311 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][3]
.sym 51315 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][1]
.sym 51316 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][1]
.sym 51329 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51336 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51342 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 51345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 51354 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51361 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51362 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51367 $PACKER_GND_NET
.sym 51371 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][1]
.sym 51374 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 51375 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 51392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 51393 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 51394 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51404 $PACKER_GND_NET
.sym 51415 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][1]
.sym 51417 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51418 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51431 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O_$glb_ce
.sym 51432 clk$SB_IO_IN_$glb_clk
.sym 51433 rst$SB_IO_IN_$glb_sr
.sym 51434 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[0]
.sym 51436 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][6]
.sym 51437 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][1]
.sym 51439 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][0]
.sym 51450 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51454 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 51459 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 51465 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51466 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 51469 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51479 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51480 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 51481 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 51485 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 51488 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 51493 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51496 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 51499 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 51508 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 51509 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 51510 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51511 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 51538 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 51539 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51540 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 51541 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 51554 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51555 clk$SB_IO_IN_$glb_clk
.sym 51556 rst$SB_IO_IN_$glb_sr
.sym 51573 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 51575 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 51577 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 51591 $PACKER_GND_NET
.sym 51600 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 51603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51605 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51607 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51613 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 51617 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 51619 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 51624 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_1_I1
.sym 51625 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 51627 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51637 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51638 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 51639 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_1_I1
.sym 51640 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51643 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51644 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51645 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51646 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 51649 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51650 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 51651 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 51652 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51661 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 51664 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51677 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E
.sym 51678 clk$SB_IO_IN_$glb_clk
.sym 51679 rst$SB_IO_IN_$glb_sr
.sym 51683 $PACKER_GND_NET
.sym 51706 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51723 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51730 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51735 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51740 $PACKER_GND_NET
.sym 51745 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51747 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 51779 $PACKER_GND_NET
.sym 51784 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 51786 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51787 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 51792 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 51793 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 51800 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 51801 clk$SB_IO_IN_$glb_clk
.sym 51802 rst$SB_IO_IN_$glb_sr
.sym 51818 $PACKER_GND_NET
.sym 51825 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[3]
.sym 51829 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 51845 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[1]
.sym 51848 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[4]
.sym 51849 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51851 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[7]
.sym 51857 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[5]
.sym 51858 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[6]
.sym 51860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[8]
.sym 51866 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51867 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 51907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[6]
.sym 51908 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[7]
.sym 51910 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[8]
.sym 51913 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[4]
.sym 51914 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[1]
.sym 51915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[5]
.sym 51916 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 51919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 51921 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51924 clk$SB_IO_IN_$glb_clk
.sym 51925 rst$SB_IO_IN_$glb_sr
.sym 51969 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[10]
.sym 51970 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[11]
.sym 51972 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[13]
.sym 51973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[14]
.sym 51974 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[15]
.sym 51976 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[9]
.sym 51977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[12]
.sym 51980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51982 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[16]
.sym 51985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[2]
.sym 51986 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[3]
.sym 51987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51994 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52000 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52001 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52002 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[2]
.sym 52013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[3]
.sym 52014 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[16]
.sym 52025 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[15]
.sym 52026 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[14]
.sym 52027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[13]
.sym 52031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52042 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[11]
.sym 52043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[10]
.sym 52044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[12]
.sym 52045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[9]
.sym 52091 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[17]
.sym 52092 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[18]
.sym 52093 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[19]
.sym 52094 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[20]
.sym 52096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[22]
.sym 52097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[23]
.sym 52103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[21]
.sym 52114 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[24]
.sym 52153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[17]
.sym 52154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[18]
.sym 52155 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[19]
.sym 52156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[20]
.sym 52159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[21]
.sym 52160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[23]
.sym 52161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[22]
.sym 52162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[24]
.sym 54663 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54783 $PACKER_GND_NET
.sym 54804 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 54959 $PACKER_GND_NET
.sym 54964 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 54994 $PACKER_GND_NET
.sym 55016 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 55017 clk$SB_IO_IN_$glb_clk
.sym 55018 rst$SB_IO_IN_$glb_sr
.sym 55045 $PACKER_GND_NET
.sym 55169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][0]
.sym 55205 $PACKER_GND_NET
.sym 55210 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 55247 $PACKER_GND_NET
.sym 55262 led_eye_rght_rgb_SB_DFFER_Q_9_E_SB_LUT4_I2_O
.sym 55263 clk$SB_IO_IN_$glb_clk
.sym 55264 rst$SB_IO_IN_$glb_sr
.sym 55316 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55317 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 55381 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55382 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 55385 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55386 clk$SB_IO_IN_$glb_clk
.sym 55387 rst$SB_IO_IN_$glb_sr
.sym 55417 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[0]
.sym 55434 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 55440 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 55447 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55456 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 55458 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 55459 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 55462 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55463 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 55464 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 55486 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 55488 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55492 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 55493 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55495 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 55508 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 55509 clk$SB_IO_IN_$glb_clk
.sym 55510 rst$SB_IO_IN_$glb_sr
.sym 55523 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][3]
.sym 55541 $PACKER_GND_NET
.sym 55555 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 55557 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55561 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 55569 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 55577 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 55582 $PACKER_GND_NET
.sym 55585 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 55587 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 55588 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55598 $PACKER_GND_NET
.sym 55603 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55605 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 55615 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 55617 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 55631 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 55632 clk$SB_IO_IN_$glb_clk
.sym 55633 rst$SB_IO_IN_$glb_sr
.sym 55648 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][0]
.sym 55777 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 60675 clk$SB_IO_IN
.sym 60704 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 64599 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 64612 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg_SB_DFFER_Q_E
.sym 64659 clk$SB_IO_IN
.sym 68144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 68632 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 68676 clk$SB_IO_IN
.sym 68700 clk$SB_IO_IN
.sym 70980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72723 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 72736 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 87276 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 119227 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 134650 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 134681 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 134694 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 135274 btn2$SB_IO_IN
.sym 135316 btn2_rg1
.sym 135317 btn2_rg2
.sym 135326 btn2_rg1
.sym 135712 cnt_rg[0]
.sym 135713 puls_btn2_SB_LUT4_I3_I2
.sym 135719 cnt_rg[0]
.sym 135722 puls_btn2_SB_LUT4_I3_I2
.sym 135724 cnt_rg[1]
.sym 135725 cnt_rg[0]
.sym 135726 puls_btn2_SB_LUT4_I3_I2
.sym 135728 cnt_rg[2]
.sym 135729 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 135731 puls_btn2_SB_LUT4_I3_I2
.sym 135732 cnt_rg[3]
.sym 135733 cnt_rg_SB_DFFES_Q_D_SB_LUT4_O_I3[3]
.sym 135735 puls_btn2
.sym 135736 cnt_rg[2]
.sym 135737 cnt_rg[3]
.sym 135738 cnt_rg[3]
.sym 135739 cnt_rg[1]
.sym 135740 cnt_rg[0]
.sym 135741 cnt_rg[2]
.sym 135743 puls_btn2
.sym 135744 puls_btn2_SB_LUT4_I1_1_I2
.sym 135745 cnt_rg[3]
.sym 135747 cnt_rg[1]
.sym 135748 cnt_rg[0]
.sym 135749 cnt_rg[2]
.sym 135750 $PACKER_GND_NET
.sym 135754 $PACKER_GND_NET
.sym 135760 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135761 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135762 $PACKER_GND_NET
.sym 135769 motor_dps_rght[1]
.sym 135773 motor_dps_rght[0]
.sym 135774 $PACKER_GND_NET
.sym 135779 cnt_rg[1]
.sym 135780 puls_btn2_SB_LUT4_I1_O
.sym 135781 cnt_rg[0]
.sym 135785 motor_dps_rght[3]
.sym 135789 motor_dps_rght[2]
.sym 135793 motor_dps_rght[6]
.sym 135794 $PACKER_GND_NET
.sym 135798 $PACKER_GND_NET
.sym 135802 motor_dps_rght[6]
.sym 135803 motor_dps_rght[5]
.sym 135804 motor_dps_rght[15]
.sym 135805 motor_dps_rght[3]
.sym 135809 motor_dps_rght[5]
.sym 135813 motor_dps_rght[7]
.sym 135815 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 135820 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 135823 $PACKER_VCC_NET
.sym 135824 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 135828 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 135832 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 135836 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135840 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135843 $PACKER_VCC_NET
.sym 135844 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135847 $PACKER_VCC_NET
.sym 135848 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135851 $PACKER_VCC_NET
.sym 135852 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135856 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 135860 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 135864 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 135868 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 135872 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 135876 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135881 $nextpnr_ICESTORM_LC_21$I3
.sym 135885 motor_dps_rght[9]
.sym 135886 motor_dps_rght[7]
.sym 135887 motor_dps_rght[9]
.sym 135888 motor_dps_rght[8]
.sym 135889 motor_dps_rght[10]
.sym 135893 motor_dps_rght[11]
.sym 135897 motor_dps_rght[15]
.sym 135901 motor_dps_rght[8]
.sym 135902 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 135903 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135904 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 135905 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 135909 motor_dps_rght[10]
.sym 135914 $PACKER_GND_NET
.sym 135922 motor_dps_rght[14]
.sym 135923 motor_dps_rght[13]
.sym 135924 motor_dps_rght[12]
.sym 135925 motor_dps_rght[11]
.sym 135929 motor_dps_rght[12]
.sym 135933 motor_dps_rght[13]
.sym 135937 motor_dps_rght[14]
.sym 135957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E
.sym 135975 led_eye_rght_rgb[13]
.sym 135980 led_eye_rght_rgb[14]
.sym 135983 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 135984 led_eye_rght_rgb[15]
.sym 135985 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 135988 led_eye_rght_rgb_SB_DFFER_Q_9_E
.sym 135989 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 136000 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 136001 led_eye_rght_rgb[13]
.sym 136002 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1
.sym 136004 led_eye_rght_rgb[14]
.sym 136005 led_eye_rght_rgb[13]
.sym 136009 led_eye_rght_rgb[13]
.sym 136011 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136012 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136013 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136018 led_eye_rght_rgb[10]
.sym 136025 led_eye_rght_rgb[15]
.sym 136029 led_eye_rght_rgb[14]
.sym 136030 led_eye_rght_rgb[13]
.sym 136034 led_eye_rght_rgb[9]
.sym 136039 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 136044 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136048 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136052 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136056 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136060 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136063 $PACKER_VCC_NET
.sym 136064 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136068 led_eye_rght_rgb_SB_DFFER_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136073 $nextpnr_ICESTORM_LC_17$I3
.sym 136074 led_eye_rght_rgb[12]
.sym 136081 rst$SB_IO_IN
.sym 136085 led_eye_rght_rgb[12]
.sym 136093 led_eye_rght_rgb[9]
.sym 136110 $PACKER_GND_NET
.sym 136116 spi_ss_n_SB_LUT4_I3_I2
.sym 136117 spi_ss_n$SB_IO_OUT
.sym 136135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 136138 spi_ss_n_SB_LUT4_I3_O
.sym 136140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[1]
.sym 136141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 136142 spi_ss_n_SB_LUT4_I3_O
.sym 136144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[2]
.sym 136145 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 136147 spi_ss_n_SB_LUT4_I3_O
.sym 136148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[3]
.sym 136149 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 136152 spi_ss_n_SB_LUT4_I3_O
.sym 136153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 136154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[3]
.sym 136155 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[1]
.sym 136156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[0]
.sym 136157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_clk[2]
.sym 136158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 136159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 136160 spi_ss_n_SB_LUT4_I3_I2
.sym 136161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 136164 rst$SB_IO_IN
.sym 136165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 136167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 136172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[1]
.sym 136173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 136174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 136175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 136176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[2]
.sym 136177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 136184 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 136185 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 136187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 136188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 136189 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 136190 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 136191 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 136192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[1]
.sym 136193 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 136195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[2]
.sym 136196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[1]
.sym 136197 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.bit_cnt[0]
.sym 136744 puls_btn2_SB_LUT4_I3_I2
.sym 136745 puls_btn2
.sym 136747 puls_btn2_SB_LUT4_I1_O
.sym 136748 cnt_rg[0]
.sym 136749 cnt_rg[1]
.sym 136757 motor_dps_left_SB_DFFER_Q_15_E
.sym 136760 led_blink_rght_rgb[21]
.sym 136761 led_blink_rght_rgb[7]
.sym 136764 led_blink_rght_rgb[13]
.sym 136765 led_blink_rght_rgb[7]
.sym 136774 led_eye_rght_rgb[21]
.sym 136778 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 136779 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 136780 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 136781 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 136783 puls_btn2_SB_LUT4_I1_O
.sym 136784 cnt_rg[1]
.sym 136785 cnt_rg[0]
.sym 136786 motor_dps_rght[2]
.sym 136787 motor_dps_rght[1]
.sym 136788 motor_dps_rght[0]
.sym 136789 motor_dps_rght[4]
.sym 136792 puls_btn2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136793 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 136795 cnt_rg[1]
.sym 136796 cnt_rg[0]
.sym 136797 puls_btn2_SB_LUT4_I1_O
.sym 136801 motor_dps_left[4]
.sym 136805 motor_dps_left[1]
.sym 136809 motor_dps_rght[4]
.sym 136813 motor_dps_left[2]
.sym 136817 motor_dps_left[3]
.sym 136818 led_eye_left_rgb[14]
.sym 136822 led_eye_left_rgb[21]
.sym 136829 motor_dps_left[5]
.sym 136833 motor_dps_left[6]
.sym 136837 motor_dps_left[0]
.sym 136839 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 136844 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 136847 $PACKER_VCC_NET
.sym 136848 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 136852 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136856 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136860 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136864 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136867 $PACKER_VCC_NET
.sym 136868 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136871 $PACKER_VCC_NET
.sym 136872 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136875 $PACKER_VCC_NET
.sym 136876 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136880 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 136884 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 136888 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 136892 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 136896 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 136900 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 136905 $nextpnr_ICESTORM_LC_19$I3
.sym 136909 motor_dps_left[15]
.sym 136913 motor_dps_left[14]
.sym 136917 motor_dps_left[12]
.sym 136921 motor_dps_left[10]
.sym 136925 motor_dps_left[9]
.sym 136926 motor_dps_left[14]
.sym 136930 motor_dps_left[5]
.sym 136934 motor_dps_left[12]
.sym 136938 motor_dps_left[10]
.sym 136942 motor_dps_left[11]
.sym 136949 motor_dps_left[11]
.sym 136950 motor_dps_left[9]
.sym 136954 motor_dps_left[15]
.sym 136958 motor_dps_left[13]
.sym 136962 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 136963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 136964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 136965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 136966 motor_dps_rght[13]
.sym 136970 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 136971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 136972 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 136973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 136974 motor_dps_rght[15]
.sym 136978 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[13]
.sym 136979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 136980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[13]
.sym 136981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 136982 led_blink_rght_rgb[13]
.sym 136983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 136984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 136985 led_eye_rght_rgb[13]
.sym 136986 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[15]
.sym 136987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 136988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 136989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[15]
.sym 136990 motor_dps_rght[8]
.sym 136994 motor_dps_rght[9]
.sym 136998 motor_dps_rght[11]
.sym 137002 motor_dps_rght[12]
.sym 137008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[13]
.sym 137009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137013 rst$SB_IO_IN
.sym 137014 motor_dps_rght[10]
.sym 137018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[13]
.sym 137019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 137020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[13]
.sym 137021 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137022 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[11]
.sym 137023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 137024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137025 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[11]
.sym 137030 led_blink_left_rgb[12]
.sym 137035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 137036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 137037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 137040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[12]
.sym 137041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137042 led_blink_left_rgb[13]
.sym 137046 led_eye_rght_rgb[10]
.sym 137047 led_eye_rght_rgb[9]
.sym 137048 led_eye_rght_rgb[8]
.sym 137049 led_eye_rght_rgb[13]
.sym 137050 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[12]
.sym 137051 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 137052 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[12]
.sym 137053 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137054 led_eye_rght_rgb[14]
.sym 137055 led_eye_rght_rgb[15]
.sym 137056 led_eye_rght_rgb[12]
.sym 137057 led_eye_rght_rgb[11]
.sym 137058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[10]
.sym 137059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 137060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[10]
.sym 137061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137062 $PACKER_GND_NET
.sym 137069 led_eye_rght_rgb[8]
.sym 137070 $PACKER_GND_NET
.sym 137085 led_eye_rght_rgb[10]
.sym 137093 led_eye_rght_rgb[11]
.sym 137094 $PACKER_GND_NET
.sym 137098 $PACKER_GND_NET
.sym 137110 $PACKER_GND_NET
.sym 137114 $PACKER_GND_NET
.sym 137122 $PACKER_GND_NET
.sym 137126 $PACKER_GND_NET
.sym 137130 rst$SB_IO_IN
.sym 137131 spi_ss_n_SB_LUT4_I3_I2
.sym 137132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 137133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 137138 $PACKER_GND_NET
.sym 137143 spi_ss_n_SB_LUT4_I3_I2
.sym 137144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 137145 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 137156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 137157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 137158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 137159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 137160 spi_ss_n_SB_LUT4_I3_I2
.sym 137161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 137178 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 137179 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 137180 rst$SB_IO_IN
.sym 137181 spi_ss_n_SB_LUT4_I3_I2
.sym 137182 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[1]
.sym 137183 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state[0]
.sym 137184 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 137185 spi_ss_n_SB_LUT4_I3_I2
.sym 137194 led_blink_rght_rgb[10]
.sym 137198 led_blink_rght_rgb[19]
.sym 137218 led_blink_rght_rgb[20]
.sym 137778 $PACKER_GND_NET
.sym 137794 $PACKER_GND_NET
.sym 137800 led_blink_left_rgb[23]
.sym 137801 led_blink_left_rgb_SB_DFFER_Q_E
.sym 137802 $PACKER_GND_NET
.sym 137806 $PACKER_GND_NET
.sym 137810 motor_dps_left[2]
.sym 137811 motor_dps_left[1]
.sym 137812 motor_dps_left[0]
.sym 137813 motor_dps_left[5]
.sym 137818 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137819 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 137820 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 137821 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 137822 $PACKER_GND_NET
.sym 137828 puls_btn2_SB_LUT4_I1_1_O
.sym 137829 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137830 led_blink_left_rgb[0]
.sym 137836 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137837 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137838 led_blink_left_rgb[21]
.sym 137842 motor_dps_left[6]
.sym 137843 motor_dps_left[15]
.sym 137844 motor_dps_left[4]
.sym 137845 motor_dps_left[3]
.sym 137846 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137847 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137848 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137849 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137850 led_blink_left_rgb[14]
.sym 137851 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137852 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137853 led_eye_left_rgb[14]
.sym 137854 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[21]
.sym 137855 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 137856 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137857 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[21]
.sym 137858 led_blink_left_rgb[14]
.sym 137863 led_blink_left_rgb[21]
.sym 137868 led_blink_left_rgb[22]
.sym 137872 led_blink_left_rgb[23]
.sym 137873 led_blink_left_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 137876 led_blink_left_rgb[21]
.sym 137877 led_blink_left_rgb[23]
.sym 137878 led_blink_left_rgb[23]
.sym 137880 led_blink_left_rgb[22]
.sym 137881 led_blink_left_rgb[21]
.sym 137885 motor_dps_left[7]
.sym 137886 motor_dps_left[7]
.sym 137887 motor_dps_left[9]
.sym 137888 motor_dps_left[8]
.sym 137889 motor_dps_left[10]
.sym 137892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137893 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137895 led_blink_rght_rgb[13]
.sym 137898 led_blink_rght_rgb[7]
.sym 137900 led_blink_rght_rgb[14]
.sym 137901 led_blink_rght_rgb[13]
.sym 137903 led_blink_rght_rgb[7]
.sym 137904 led_blink_rght_rgb[15]
.sym 137905 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_2_I3[2]
.sym 137906 motor_dps_rght[5]
.sym 137907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 137908 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137909 motor_dps_left[5]
.sym 137910 led_blink_rght_rgb[14]
.sym 137911 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 137912 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137913 led_eye_rght_rgb[14]
.sym 137917 motor_dps_left[13]
.sym 137918 motor_dps_left[14]
.sym 137919 motor_dps_left[13]
.sym 137920 motor_dps_left[12]
.sym 137921 motor_dps_left[11]
.sym 137925 motor_dps_left[8]
.sym 137927 motor_dps_rght[4]
.sym 137930 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137932 motor_dps_rght[5]
.sym 137933 motor_dps_rght[4]
.sym 137934 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137936 motor_dps_rght[6]
.sym 137937 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 137938 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137939 $PACKER_VCC_NET
.sym 137940 motor_dps_rght[7]
.sym 137941 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 137942 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137943 $PACKER_VCC_NET
.sym 137944 motor_dps_rght[8]
.sym 137945 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 137946 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137948 motor_dps_rght[9]
.sym 137949 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 137950 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137952 motor_dps_rght[10]
.sym 137953 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 137954 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137956 motor_dps_rght[11]
.sym 137957 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 137958 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137960 motor_dps_rght[12]
.sym 137961 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 137962 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137964 motor_dps_rght[13]
.sym 137965 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 137966 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137968 motor_dps_rght[14]
.sym 137969 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 137971 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137972 motor_dps_rght[15]
.sym 137973 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[11]
.sym 137974 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[13]
.sym 137975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 137976 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[13]
.sym 137978 motor_dps_rght[13]
.sym 137979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 137980 motor_dps_left[13]
.sym 137981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137982 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[15]
.sym 137983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[15]
.sym 137985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 137988 motor_dps_rght_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 137989 motor_dps_rght[4]
.sym 137990 led_blink_rght_rgb[13]
.sym 137994 led_blink_rght_rgb[15]
.sym 137998 led_blink_rght_rgb[14]
.sym 138002 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 138003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 138004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 138005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 138008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[15]
.sym 138009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 138010 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 138011 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 138012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 138013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 138014 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[9]
.sym 138015 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[9]
.sym 138018 led_blink_rght_rgb[21]
.sym 138024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[11]
.sym 138025 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 138026 led_blink_left_rgb[13]
.sym 138027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138029 led_eye_left_rgb[13]
.sym 138030 $PACKER_GND_NET
.sym 138034 $PACKER_VCC_NET
.sym 138038 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 138039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 138040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 138041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 138042 $PACKER_GND_NET
.sym 138046 $PACKER_GND_NET
.sym 138050 $PACKER_GND_NET
.sym 138054 led_eye_left_rgb[11]
.sym 138058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[12]
.sym 138059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 138060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[12]
.sym 138062 led_eye_left_rgb[8]
.sym 138066 led_eye_left_rgb[9]
.sym 138070 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[10]
.sym 138071 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 138072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[10]
.sym 138073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138074 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[11]
.sym 138075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 138076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[11]
.sym 138078 led_eye_left_rgb[15]
.sym 138082 led_eye_left_rgb[13]
.sym 138086 $PACKER_GND_NET
.sym 138090 $PACKER_GND_NET
.sym 138096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[10]
.sym 138097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138098 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 138099 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 138100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 138101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 138102 led_eye_rght_rgb[10]
.sym 138103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138104 led_eye_left_rgb[10]
.sym 138105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138106 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 138107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 138108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 138109 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 138113 led_eye_rght_rgb[12]
.sym 138114 $PACKER_GND_NET
.sym 138118 led_eye_left_rgb[12]
.sym 138122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[10]
.sym 138123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 138124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138125 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[10]
.sym 138128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_DFFESR_Q_E
.sym 138129 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 138130 led_eye_left_rgb[20]
.sym 138134 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[12]
.sym 138135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138136 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[12]
.sym 138138 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[20]
.sym 138139 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 138140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[20]
.sym 138142 led_eye_left_rgb[22]
.sym 138146 led_eye_left_rgb[10]
.sym 138150 $PACKER_GND_NET
.sym 138158 $PACKER_GND_NET
.sym 138170 $PACKER_GND_NET
.sym 138174 led_eye_rght_rgb[20]
.sym 138175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138177 led_eye_left_rgb[20]
.sym 138178 $PACKER_GND_NET
.sym 138182 $PACKER_GND_NET
.sym 138186 $PACKER_GND_NET
.sym 138190 $PACKER_GND_NET
.sym 138194 $PACKER_GND_NET
.sym 138198 $PACKER_GND_NET
.sym 138218 $PACKER_GND_NET
.sym 138222 $PACKER_GND_NET
.sym 138770 motor_dps_left[0]
.sym 138790 motor_dps_rght[14]
.sym 138801 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E
.sym 138802 motor_dps_rght[1]
.sym 138806 motor_dps_rght[3]
.sym 138817 motor_dps_left[2]
.sym 138818 motor_dps_rght[0]
.sym 138822 $PACKER_GND_NET
.sym 138826 $PACKER_GND_NET
.sym 138830 motor_dps_rght[1]
.sym 138831 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138832 motor_dps_left[1]
.sym 138833 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138834 $PACKER_GND_NET
.sym 138841 $PACKER_GND_NET
.sym 138850 $PACKER_GND_NET
.sym 138854 led_blink_rght_rgb[4]
.sym 138858 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[0]
.sym 138859 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[0]
.sym 138861 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138862 led_blink_rght_rgb[7]
.sym 138866 led_blink_rght_rgb[0]
.sym 138870 led_blink_rght_rgb[2]
.sym 138874 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[14]
.sym 138875 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 138876 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138877 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[14]
.sym 138878 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[14]
.sym 138879 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138880 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[14]
.sym 138881 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 138883 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 138884 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 138885 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 138887 motor_dps_left[5]
.sym 138892 motor_dps_left[6]
.sym 138894 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138896 motor_dps_left[7]
.sym 138897 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[2]
.sym 138898 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138900 motor_dps_left[8]
.sym 138901 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 138902 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138904 motor_dps_left[9]
.sym 138905 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 138906 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138908 motor_dps_left[10]
.sym 138909 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 138910 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138912 motor_dps_left[11]
.sym 138913 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 138914 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138916 motor_dps_left[12]
.sym 138917 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 138918 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138920 motor_dps_left[13]
.sym 138921 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 138922 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138924 motor_dps_left[14]
.sym 138925 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 138927 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138928 motor_dps_left[15]
.sym 138929 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 138930 led_eye_rght_rgb[21]
.sym 138931 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138932 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138933 led_eye_left_rgb[21]
.sym 138934 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138936 motor_dps_left[6]
.sym 138937 motor_dps_left[5]
.sym 138938 led_blink_rght_rgb[21]
.sym 138939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 138940 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138941 led_blink_left_rgb[21]
.sym 138944 motor_dps_left_SB_DFFER_Q_15_E_SB_LUT4_O_I3
.sym 138945 motor_dps_left[5]
.sym 138948 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138950 motor_dps_left[6]
.sym 138954 motor_dps_left[7]
.sym 138958 motor_dps_rght[9]
.sym 138959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138960 motor_dps_left[9]
.sym 138961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138962 motor_dps_rght[8]
.sym 138963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138964 motor_dps_left[8]
.sym 138965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138966 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 138967 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 138968 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 138969 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 138970 motor_dps_rght[14]
.sym 138971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138972 motor_dps_left[14]
.sym 138973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138974 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[14]
.sym 138975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138976 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[14]
.sym 138977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138978 motor_dps_left[8]
.sym 138982 motor_dps_rght[12]
.sym 138983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138984 motor_dps_left[12]
.sym 138985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138986 led_eye_rght_rgb[8]
.sym 138990 motor_dps_rght[10]
.sym 138991 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 138992 motor_dps_left[10]
.sym 138993 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 138994 led_eye_rght_rgb[14]
.sym 138998 motor_dps_rght[11]
.sym 138999 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139000 motor_dps_left[11]
.sym 139001 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139002 led_eye_rght_rgb[15]
.sym 139006 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[8]
.sym 139007 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[8]
.sym 139010 led_eye_rght_rgb[11]
.sym 139014 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[15]
.sym 139015 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[15]
.sym 139018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[21]
.sym 139019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139021 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[21]
.sym 139022 motor_dps_rght[15]
.sym 139023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139024 motor_dps_left[15]
.sym 139025 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 139029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[8]
.sym 139031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 139032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[8]
.sym 139033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139034 $PACKER_GND_NET
.sym 139038 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 139039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 139043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 139044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 139045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 139047 led_blink_rght_rgb[21]
.sym 139050 led_blink_rght_rgb[7]
.sym 139052 led_blink_rght_rgb[22]
.sym 139053 led_blink_rght_rgb[21]
.sym 139055 led_blink_rght_rgb[7]
.sym 139056 led_blink_rght_rgb[23]
.sym 139057 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 139058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[11]
.sym 139059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[11]
.sym 139062 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 139063 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 139064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 139065 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 139066 led_eye_rght_rgb[15]
.sym 139067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139068 led_eye_left_rgb[15]
.sym 139069 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[9]
.sym 139073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139074 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[9]
.sym 139075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 139076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[9]
.sym 139077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139078 $PACKER_GND_NET
.sym 139082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[9]
.sym 139083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[9]
.sym 139086 led_blink_rght_rgb[12]
.sym 139087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139089 led_blink_left_rgb[12]
.sym 139090 led_eye_rght_rgb[12]
.sym 139091 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139092 led_eye_left_rgb[12]
.sym 139093 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139095 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 139096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 139097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 139098 $PACKER_GND_NET
.sym 139102 $PACKER_GND_NET
.sym 139106 $PACKER_GND_NET
.sym 139110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 139111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 139112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 139113 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139119 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139120 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 139121 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139122 led_blink_rght_rgb[12]
.sym 139128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 139129 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139130 led_blink_rght_rgb[11]
.sym 139134 led_blink_rght_rgb[9]
.sym 139138 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 139139 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 139144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139145 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 139147 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 139148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139149 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 139150 led_blink_left_rgb[22]
.sym 139151 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139152 led_eye_left_rgb[22]
.sym 139153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139154 led_blink_rght_rgb[22]
.sym 139155 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139157 led_eye_rght_rgb[22]
.sym 139160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 139165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 139166 led_blink_rght_rgb[23]
.sym 139167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139169 led_blink_left_rgb[23]
.sym 139173 sclk_o$SB_IO_OUT
.sym 139174 led_eye_rght_rgb[23]
.sym 139175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139177 led_eye_left_rgb[23]
.sym 139180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139181 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139182 $PACKER_GND_NET
.sym 139186 led_blink_rght_rgb[20]
.sym 139187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139189 led_blink_left_rgb[20]
.sym 139190 $PACKER_GND_NET
.sym 139194 $PACKER_GND_NET
.sym 139198 $PACKER_GND_NET
.sym 139202 $PACKER_GND_NET
.sym 139206 led_eye_rght_rgb[16]
.sym 139207 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139209 led_eye_left_rgb[16]
.sym 139212 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139213 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139214 led_blink_rght_rgb[16]
.sym 139215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139217 led_blink_left_rgb[16]
.sym 139218 $PACKER_GND_NET
.sym 139224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139226 led_blink_rght_rgb[19]
.sym 139227 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139229 led_eye_left_rgb[19]
.sym 139230 led_blink_rght_rgb[18]
.sym 139231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139233 led_eye_rght_rgb[18]
.sym 139234 led_blink_left_rgb[19]
.sym 139235 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139236 led_eye_rght_rgb[19]
.sym 139237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139238 led_eye_left_rgb[19]
.sym 139244 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 139245 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 139254 led_eye_left_rgb[16]
.sym 139258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[19]
.sym 139259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[19]
.sym 139262 led_eye_left_rgb[18]
.sym 139266 led_eye_left_rgb[23]
.sym 139750 led_eye_rght_rgb[0]
.sym 139786 motor_dps_left[4]
.sym 139802 motor_dps_left[2]
.sym 139822 led_eye_left_rgb[0]
.sym 139826 led_eye_left_rgb[2]
.sym 139834 led_eye_left_rgb[7]
.sym 139846 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[1]
.sym 139847 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 139848 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[1]
.sym 139849 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139850 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[0]
.sym 139851 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139852 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[0]
.sym 139853 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139854 $PACKER_GND_NET
.sym 139859 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 139860 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 139861 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[7]
.sym 139864 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[14]
.sym 139865 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 139866 $PACKER_GND_NET
.sym 139870 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[7]
.sym 139871 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139872 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139873 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[7]
.sym 139874 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139875 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 139876 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 139877 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 139878 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 139879 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 139880 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 139881 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[0]
.sym 139882 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[6]
.sym 139883 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139884 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139885 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[6]
.sym 139886 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 139887 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 139888 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139889 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[0]
.sym 139890 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[7]
.sym 139891 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139892 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139893 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[7]
.sym 139894 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[2]
.sym 139895 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139896 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139897 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[2]
.sym 139898 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[0]
.sym 139899 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 139900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139901 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[0]
.sym 139902 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[4]
.sym 139903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139904 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139905 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[4]
.sym 139906 $PACKER_GND_NET
.sym 139910 motor_dps_rght[5]
.sym 139915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139916 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 139917 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 139918 motor_dps_rght[2]
.sym 139922 motor_dps_rght[6]
.sym 139926 motor_dps_rght[4]
.sym 139931 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139932 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 139933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 139935 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 139936 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 139937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139938 motor_dps_rght[7]
.sym 139942 $PACKER_GND_NET
.sym 139946 motor_dps_rght[2]
.sym 139947 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139948 motor_dps_left[2]
.sym 139949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139950 motor_dps_rght[6]
.sym 139951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139952 motor_dps_left[6]
.sym 139953 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139954 led_blink_left_rgb[0]
.sym 139955 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139956 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139957 led_eye_rght_rgb[0]
.sym 139958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[6]
.sym 139959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[6]
.sym 139961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139962 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 139964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 139965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 139966 motor_dps_rght[0]
.sym 139967 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139968 motor_dps_left[0]
.sym 139969 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139970 motor_dps_rght[4]
.sym 139971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139972 motor_dps_left[4]
.sym 139973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139974 motor_dps_rght[7]
.sym 139975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139976 motor_dps_left[7]
.sym 139977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139978 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 139984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 139985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[7]
.sym 139986 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139990 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 139991 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 139992 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 139993 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139994 $PACKER_GND_NET
.sym 139998 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 139999 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 140000 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 140001 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 140004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 140005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 140006 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 140007 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 140010 led_blink_rght_rgb[8]
.sym 140011 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140012 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140013 led_eye_left_rgb[8]
.sym 140014 led_blink_left_rgb[8]
.sym 140015 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140017 led_eye_rght_rgb[8]
.sym 140018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[8]
.sym 140019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140021 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[8]
.sym 140022 led_blink_rght_rgb[8]
.sym 140028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[8]
.sym 140029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 140031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 140032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 140033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 140034 led_blink_rght_rgb[7]
.sym 140035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140036 led_blink_left_rgb[7]
.sym 140037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140040 led_blink_rght_rgb[7]
.sym 140041 puls_btn2_SB_LUT4_I3_O
.sym 140042 $PACKER_GND_NET
.sym 140046 led_blink_rght_rgb[15]
.sym 140047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140049 led_blink_left_rgb[15]
.sym 140050 $PACKER_GND_NET
.sym 140055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140056 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 140057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 140058 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 140059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 140060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 140061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 140062 led_blink_rght_rgb[11]
.sym 140063 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140064 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140065 led_eye_rght_rgb[11]
.sym 140066 $PACKER_GND_NET
.sym 140070 led_blink_left_rgb[11]
.sym 140075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 140076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 140080 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 140081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 140082 led_blink_left_rgb[11]
.sym 140083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140085 led_eye_left_rgb[11]
.sym 140086 led_blink_left_rgb[22]
.sym 140090 led_blink_left_rgb[9]
.sym 140095 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 140096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 140097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 140098 led_blink_left_rgb[9]
.sym 140099 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140101 led_eye_left_rgb[9]
.sym 140104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 140105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 140110 $PACKER_GND_NET
.sym 140114 led_blink_rght_rgb[9]
.sym 140115 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140116 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140117 led_eye_rght_rgb[9]
.sym 140118 $PACKER_GND_NET
.sym 140122 $PACKER_GND_NET
.sym 140126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140127 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 140128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 140129 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 140131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 140132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 140133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 140135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140136 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 140137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 140139 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 140141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 140142 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 140144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 140145 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 140146 led_blink_rght_rgb[10]
.sym 140147 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140149 led_blink_left_rgb[10]
.sym 140151 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 140153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140155 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 140157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 140160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 140161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 140162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 140163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 140164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 140165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 140168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 140169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 140171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 140172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 140173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 140174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[23]
.sym 140175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[23]
.sym 140180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 140181 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 140182 led_blink_rght_rgb[23]
.sym 140186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[22]
.sym 140187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[22]
.sym 140190 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[22]
.sym 140191 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140193 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[22]
.sym 140194 led_blink_rght_rgb[22]
.sym 140198 $PACKER_GND_NET
.sym 140202 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[20]
.sym 140203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[20]
.sym 140208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 140209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140210 $PACKER_GND_NET
.sym 140214 $PACKER_GND_NET
.sym 140218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[23]
.sym 140219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[23]
.sym 140222 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[16]
.sym 140223 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[16]
.sym 140226 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 140227 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 140228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 140229 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 140230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[18]
.sym 140231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140233 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[18]
.sym 140234 led_eye_rght_rgb[22]
.sym 140238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 140239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1
.sym 140240 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140241 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140242 led_eye_rght_rgb[20]
.sym 140246 led_eye_rght_rgb[18]
.sym 140250 led_eye_rght_rgb[19]
.sym 140254 led_eye_rght_rgb[16]
.sym 140258 led_eye_rght_rgb[23]
.sym 140266 $PACKER_GND_NET
.sym 140270 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[19]
.sym 140271 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140272 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140273 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[19]
.sym 140274 $PACKER_GND_NET
.sym 140290 led_blink_left_rgb[18]
.sym 140291 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140292 led_eye_left_rgb[18]
.sym 140293 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140822 $PACKER_GND_NET
.sym 140839 led_blink_rght_rgb[5]
.sym 140842 led_blink_rght_rgb[7]
.sym 140844 led_blink_rght_rgb[6]
.sym 140845 led_blink_rght_rgb[5]
.sym 140848 led_blink_rght_rgb[7]
.sym 140849 led_blink_rght_rgb_SB_DFFER_Q_D_SB_LUT4_O_4_I3[2]
.sym 140852 led_blink_rght_rgb[5]
.sym 140853 led_blink_rght_rgb[7]
.sym 140870 $PACKER_GND_NET
.sym 140874 $PACKER_GND_NET
.sym 140878 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[3]
.sym 140879 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 140880 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140881 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[3]
.sym 140882 $PACKER_VCC_NET
.sym 140886 $PACKER_VCC_NET
.sym 140890 $PACKER_GND_NET
.sym 140894 $PACKER_GND_NET
.sym 140900 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[0]
.sym 140901 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140902 $PACKER_GND_NET
.sym 140906 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[2]
.sym 140907 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140908 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140909 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[2]
.sym 140910 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140911 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140912 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140913 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[3]
.sym 140914 $PACKER_GND_NET
.sym 140918 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 140919 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 140920 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 140921 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 140922 motor_dps_rght[3]
.sym 140923 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140924 motor_dps_left[3]
.sym 140925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140926 $PACKER_GND_NET
.sym 140930 $PACKER_GND_NET
.sym 140934 led_blink_left_rgb[4]
.sym 140938 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 140939 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 140940 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 140941 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 140942 led_blink_left_rgb[6]
.sym 140947 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 140948 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[4]
.sym 140951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 140952 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140953 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[4]
.sym 140954 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 140955 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 140956 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 140957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 140958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 140959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 140960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 140961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 140962 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 140963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 140964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 140965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 140966 led_blink_rght_rgb[0]
.sym 140967 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140968 led_eye_left_rgb[0]
.sym 140969 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140970 led_blink_rght_rgb[6]
.sym 140971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 140972 led_eye_rght_rgb[6]
.sym 140973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140975 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 140976 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 140977 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 140979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 140980 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[6]
.sym 140982 led_blink_left_rgb[6]
.sym 140983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 140985 led_eye_left_rgb[6]
.sym 140987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 140990 $PACKER_VCC_NET
.sym 140994 $PACKER_GND_NET
.sym 140998 led_eye_rght_rgb[7]
.sym 141002 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[7]
.sym 141003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 141004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[7]
.sym 141005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141006 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 141007 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 141008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 141009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 141010 led_blink_rght_rgb[4]
.sym 141011 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 141012 led_eye_left_rgb[4]
.sym 141013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141014 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[2]
.sym 141015 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[2]
.sym 141018 led_eye_rght_rgb[2]
.sym 141022 led_blink_left_rgb[4]
.sym 141023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141025 led_eye_rght_rgb[4]
.sym 141027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 141028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 141029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 141030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_1_O
.sym 141032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 141033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 141034 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 141035 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 141036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 141037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 141038 led_blink_left_rgb[7]
.sym 141043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 141044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 141045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 141047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 141048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141049 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[7]
.sym 141050 led_blink_left_rgb[8]
.sym 141055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 141056 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 141057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 141058 led_blink_left_rgb[15]
.sym 141062 $PACKER_GND_NET
.sym 141068 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][3]
.sym 141069 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141070 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141071 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 141073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141074 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 141076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 141077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 141078 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141079 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 141080 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 141081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 141082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][3]
.sym 141083 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141084 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][3]
.sym 141086 $PACKER_GND_NET
.sym 141094 $PACKER_GND_NET
.sym 141098 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141099 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141100 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][5]
.sym 141102 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][5]
.sym 141103 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141104 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][5]
.sym 141106 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141109 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141113 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141114 $PACKER_GND_NET
.sym 141120 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][4]
.sym 141121 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141124 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141125 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][5]
.sym 141126 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 141127 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[6]
.sym 141128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 141129 mosi_o$SB_IO_OUT
.sym 141130 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 141131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 141132 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][6]
.sym 141136 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][6]
.sym 141137 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141138 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141139 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141141 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141142 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141145 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141147 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141149 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141150 mosi_o_SB_LUT4_I3_O
.sym 141151 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 141152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 141153 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 141154 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141155 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][7]
.sym 141157 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141158 $PACKER_GND_NET
.sym 141162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141166 $PACKER_GND_NET
.sym 141170 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][7]
.sym 141171 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141172 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][7]
.sym 141174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141176 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][4]
.sym 141178 $PACKER_GND_NET
.sym 141182 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][7]
.sym 141183 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141184 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][7]
.sym 141185 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][6]
.sym 141187 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141188 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][6]
.sym 141190 $PACKER_GND_NET
.sym 141194 $PACKER_GND_NET
.sym 141200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][4]
.sym 141201 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141202 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141206 $PACKER_GND_NET
.sym 141210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][7]
.sym 141211 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141212 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141213 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][7]
.sym 141214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141217 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 141219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 141220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 141221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 141222 led_blink_left_rgb[10]
.sym 141226 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][7]
.sym 141227 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][7]
.sym 141229 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141230 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141231 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141232 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141233 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141234 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 141235 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 141236 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][4]
.sym 141238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 141239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141240 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141241 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][4]
.sym 141242 led_blink_left_rgb[20]
.sym 141246 led_blink_left_rgb[23]
.sym 141252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][4]
.sym 141253 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141254 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[18]
.sym 141255 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 141256 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[18]
.sym 141262 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[16]
.sym 141263 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 141264 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141265 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[16]
.sym 141270 led_blink_rght_rgb[18]
.sym 141274 led_blink_rght_rgb[16]
.sym 141284 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141285 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141290 led_blink_left_rgb[18]
.sym 141294 led_blink_left_rgb[19]
.sym 141314 led_blink_left_rgb[16]
.sym 141834 led_blink_rght_rgb[6]
.sym 141862 motor_dps_left[1]
.sym 141866 motor_dps_left[3]
.sym 141873 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 141898 led_eye_rght_rgb[3]
.sym 141902 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[6]
.sym 141903 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 141904 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141905 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[6]
.sym 141906 led_eye_rght_rgb[4]
.sym 141910 led_eye_rght_rgb[6]
.sym 141914 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141915 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 141916 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 141917 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 141925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E
.sym 141928 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 141929 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 141932 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[2]
.sym 141933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141934 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[3]
.sym 141935 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141936 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[3]
.sym 141937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141938 $PACKER_GND_NET
.sym 141943 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 141944 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 141945 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 141946 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[3]
.sym 141947 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141948 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[3]
.sym 141950 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[3]
.sym 141951 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 141952 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141953 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[3]
.sym 141954 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141955 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141956 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141957 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[2]
.sym 141958 led_eye_left_rgb[6]
.sym 141962 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[6]
.sym 141963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[6]
.sym 141968 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 141969 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 141970 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[5]
.sym 141971 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141972 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141973 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[5]
.sym 141974 led_eye_left_rgb[4]
.sym 141978 led_eye_left_rgb[5]
.sym 141982 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[4]
.sym 141983 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141984 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 141985 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[4]
.sym 141987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 141988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 141989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[4]
.sym 141990 $PACKER_GND_NET
.sym 141994 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[5]
.sym 141995 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 141996 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_rght_rg[5]
.sym 141997 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 141998 $PACKER_GND_NET
.sym 142002 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 142003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 142004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 142005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 142006 $PACKER_GND_NET
.sym 142010 $PACKER_GND_NET
.sym 142015 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 142016 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 142017 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 142018 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_limit_rg[4]
.sym 142019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 142020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[4]
.sym 142021 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 142029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 142030 $PACKER_GND_NET
.sym 142039 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 142040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 142041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 142043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 142044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 142045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 142046 led_eye_rght_rgb[7]
.sym 142047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142049 led_eye_left_rgb[7]
.sym 142054 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142056 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 142060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 142061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142062 led_eye_left_rgb[17]
.sym 142074 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 142076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 142077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 142084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 142085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 142088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][0]
.sym 142089 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142092 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142093 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 142094 $PACKER_GND_NET
.sym 142098 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][5]
.sym 142099 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][5]
.sym 142101 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142102 $PACKER_GND_NET
.sym 142110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][3]
.sym 142111 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][3]
.sym 142113 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142114 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 142115 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 142116 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 142117 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 142118 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 142122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D
.sym 142126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D
.sym 142130 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 142131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 142132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142135 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142136 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 142137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 142138 $PACKER_GND_NET
.sym 142144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][0]
.sym 142145 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 142149 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142150 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142151 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 142155 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 142157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 142158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 142159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 142160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 142161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142170 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[3]
.sym 142171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[2]
.sym 142173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142174 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[0]
.sym 142175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[2]
.sym 142178 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][2]
.sym 142179 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][2]
.sym 142181 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142183 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142190 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142193 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142194 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142197 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142198 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[4]
.sym 142201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[5]
.sym 142205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142206 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte[1]
.sym 142207 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[5]
.sym 142209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[4]
.sym 142212 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142213 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142217 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142222 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142223 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142226 $PACKER_GND_NET
.sym 142230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142233 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142234 $PACKER_GND_NET
.sym 142238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142240 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142241 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][0]
.sym 142242 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 142243 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 142244 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 142245 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 142246 $PACKER_GND_NET
.sym 142250 $PACKER_GND_NET
.sym 142254 $PACKER_GND_NET
.sym 142260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][0]
.sym 142261 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142262 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142263 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142264 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142265 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142266 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142267 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142268 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142269 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][7]
.sym 142270 $PACKER_GND_NET
.sym 142276 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][7]
.sym 142277 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142279 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 142280 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 142282 $PACKER_GND_NET
.sym 142286 $PACKER_GND_NET
.sym 142290 $PACKER_GND_NET
.sym 142294 $PACKER_GND_NET
.sym 142298 $PACKER_GND_NET
.sym 142302 $PACKER_GND_NET
.sym 142310 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142311 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142312 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][7]
.sym 142316 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][7]
.sym 142317 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142318 $PACKER_GND_NET
.sym 142322 $PACKER_GND_NET
.sym 142326 $PACKER_GND_NET
.sym 142330 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][7]
.sym 142331 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142332 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][7]
.sym 142334 $PACKER_GND_NET
.sym 142338 $PACKER_GND_NET
.sym 142870 $PACKER_GND_NET
.sym 142887 led_eye_left_rgb[5]
.sym 142892 led_eye_left_rgb[6]
.sym 142895 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 142896 led_eye_left_rgb[7]
.sym 142897 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I3[2]
.sym 142898 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 142900 led_eye_left_rgb[6]
.sym 142901 led_eye_left_rgb[5]
.sym 142908 led_eye_left_rgb_SB_DFFER_Q_18_E
.sym 142909 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 142912 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1
.sym 142913 led_eye_left_rgb[5]
.sym 142918 $PACKER_GND_NET
.sym 142922 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142923 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142924 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142925 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[1]
.sym 142926 $PACKER_GND_NET
.sym 142932 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[1]
.sym 142933 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142934 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 142935 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 142936 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 142937 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 142938 $PACKER_GND_NET
.sym 142944 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[1]
.sym 142945 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142946 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[1]
.sym 142947 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142948 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[1]
.sym 142949 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142950 led_blink_left_rgb[3]
.sym 142958 led_blink_left_rgb[3]
.sym 142959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 142960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142961 led_eye_rght_rgb[3]
.sym 142963 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142964 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142965 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 142966 led_blink_left_rgb[1]
.sym 142970 led_blink_left_rgb[2]
.sym 142974 led_blink_left_rgb[5]
.sym 142978 led_blink_rght_rgb[3]
.sym 142979 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 142980 led_eye_left_rgb[3]
.sym 142981 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 142982 $PACKER_GND_NET
.sym 142987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 142990 $PACKER_GND_NET
.sym 142994 $PACKER_GND_NET
.sym 142998 $PACKER_GND_NET
.sym 143004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[2]
.sym 143005 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143006 led_blink_left_rgb[2]
.sym 143007 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 143008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143009 led_eye_rght_rgb[2]
.sym 143010 led_blink_rght_rgb[2]
.sym 143011 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 143012 led_eye_left_rgb[2]
.sym 143013 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143014 $PACKER_GND_NET
.sym 143022 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 143023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 143024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 143025 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 143026 $PACKER_GND_NET
.sym 143030 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 143031 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 143032 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 143033 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 143036 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg[5]
.sym 143037 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143040 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg[5]
.sym 143041 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_pwm_rght_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143042 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143043 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143044 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143045 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg[5]
.sym 143047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 143050 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 143052 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 143053 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 143054 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 143056 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 143057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 143059 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 143060 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 143061 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 143072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 143073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 143074 led_eye_rght_rgb[17]
.sym 143075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143077 led_eye_left_rgb[17]
.sym 143079 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 143080 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 143081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 143082 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[17]
.sym 143083 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 143084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[17]
.sym 143086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 143087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 143088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 143089 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 143090 led_eye_rght_rgb[17]
.sym 143094 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143095 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I1
.sym 143096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 143100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][0]
.sym 143101 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143102 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_left_rgb_rg[17]
.sym 143103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 143104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg[17]
.sym 143106 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143108 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143109 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][0]
.sym 143110 $PACKER_GND_NET
.sym 143114 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][0]
.sym 143115 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143116 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143117 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][0]
.sym 143118 $PACKER_GND_NET
.sym 143122 $PACKER_GND_NET
.sym 143126 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][6]
.sym 143127 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][6]
.sym 143129 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143130 $PACKER_GND_NET
.sym 143134 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][0]
.sym 143135 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143136 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][0]
.sym 143138 $PACKER_GND_NET
.sym 143144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][7]
.sym 143145 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143146 $PACKER_GND_NET
.sym 143150 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][4]
.sym 143151 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][4]
.sym 143153 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][2]
.sym 143155 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143156 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143157 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][2]
.sym 143158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143160 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][0]
.sym 143162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 143163 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143164 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143165 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][0]
.sym 143166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143168 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][6]
.sym 143170 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 143171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 143172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 143173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][2]
.sym 143174 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 143175 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[4]
.sym 143176 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[5]
.sym 143177 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 143178 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 143179 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 143180 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 143181 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 143182 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 143183 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[5]
.sym 143184 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[6]
.sym 143185 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 143188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 143189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 143192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r_SB_LUT4_I1_O
.sym 143193 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 143194 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143197 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143198 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143199 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 143203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 143209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 143210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 143211 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 143212 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][2]
.sym 143213 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][2]
.sym 143214 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 143215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[2]
.sym 143216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[3]
.sym 143217 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 143220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 143221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 143222 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 143223 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[3]
.sym 143224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[4]
.sym 143225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 143226 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 143227 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 143228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 143229 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 143230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143231 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143232 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143233 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143234 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 143235 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 143236 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[2]
.sym 143237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 143238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[1]
.sym 143239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 143240 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][6]
.sym 143241 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][6]
.sym 143242 $PACKER_GND_NET
.sym 143246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 143247 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 143248 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 143249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][2]
.sym 143250 $PACKER_GND_NET
.sym 143254 $PACKER_GND_NET
.sym 143258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 143259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 143260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][2]
.sym 143261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][2]
.sym 143262 $PACKER_GND_NET
.sym 143266 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[2]
.sym 143267 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[3]
.sym 143268 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_spi_byte[0]
.sym 143269 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][6]
.sym 143270 $PACKER_GND_NET
.sym 143274 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][4]
.sym 143275 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143276 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][4]
.sym 143277 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143278 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][0]
.sym 143279 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143280 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][0]
.sym 143284 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][0]
.sym 143285 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143286 $PACKER_GND_NET
.sym 143290 $PACKER_GND_NET
.sym 143294 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143295 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143296 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143297 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][0]
.sym 143298 $PACKER_GND_NET
.sym 143302 $PACKER_GND_NET
.sym 143306 $PACKER_GND_NET
.sym 143310 $PACKER_GND_NET
.sym 143314 $PACKER_GND_NET
.sym 143318 $PACKER_GND_NET
.sym 143322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143323 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143324 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143325 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][4]
.sym 143328 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][4]
.sym 143329 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143330 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][4]
.sym 143331 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143332 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][4]
.sym 143333 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143894 $PACKER_GND_NET
.sym 143913 led_eye_left_rgb[5]
.sym 143917 led_eye_left_rgb[7]
.sym 143921 led_eye_left_rgb[2]
.sym 143925 led_eye_left_rgb[1]
.sym 143929 led_eye_left_rgb[0]
.sym 143933 led_eye_left_rgb[6]
.sym 143934 led_eye_left_rgb[3]
.sym 143938 led_eye_left_rgb[1]
.sym 143942 led_eye_left_rgb[6]
.sym 143943 led_eye_left_rgb[7]
.sym 143944 led_eye_left_rgb[4]
.sym 143945 led_eye_left_rgb[3]
.sym 143946 led_eye_left_rgb[2]
.sym 143947 led_eye_left_rgb[1]
.sym 143948 led_eye_left_rgb[0]
.sym 143949 led_eye_left_rgb[5]
.sym 143953 led_eye_left_rgb[3]
.sym 143954 $PACKER_GND_NET
.sym 143958 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[1]
.sym 143959 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 143960 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 143961 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[1]
.sym 143967 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143968 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143969 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143970 $PACKER_GND_NET
.sym 143974 $PACKER_GND_NET
.sym 143978 $PACKER_GND_NET
.sym 143987 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 143988 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 143989 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 143990 $PACKER_GND_NET
.sym 143998 led_blink_rght_rgb[1]
.sym 143999 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 144000 led_eye_left_rgb[1]
.sym 144001 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 144002 $PACKER_GND_NET
.sym 144010 $PACKER_GND_NET
.sym 144018 led_blink_left_rgb[5]
.sym 144019 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 144020 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 144021 led_eye_rght_rgb[5]
.sym 144022 led_blink_rght_rgb[5]
.sym 144023 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 144024 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_left_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 144025 led_eye_left_rgb[5]
.sym 144027 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144028 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144029 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 144030 $PACKER_GND_NET
.sym 144034 $PACKER_GND_NET
.sym 144038 led_blink_rght_rgb[17]
.sym 144046 led_blink_rght_rgb[17]
.sym 144047 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 144048 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 144049 led_blink_left_rgb[17]
.sym 144050 led_blink_rght_rgb[3]
.sym 144054 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_blink_rght_rgb_rg[5]
.sym 144055 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 144056 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 144057 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg[5]
.sym 144062 led_blink_rght_rgb[5]
.sym 144066 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 144067 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 144068 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 144069 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 144071 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144072 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 144073 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 144075 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144076 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 144077 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 144080 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144081 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 144084 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144085 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 144089 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 144092 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144093 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 144096 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144097 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 144099 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144100 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 144101 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 144102 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 144103 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 144104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 144105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 144106 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144107 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I1
.sym 144108 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 144109 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 144111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 144112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.motor_dps_left_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 144113 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 144116 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][6]
.sym 144117 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144118 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144119 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I1
.sym 144120 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 144121 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 144122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I1
.sym 144124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 144125 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 144127 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 144129 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 144130 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I1
.sym 144132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 144133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 144134 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][1]
.sym 144135 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144136 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144137 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3][1]
.sym 144138 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][6]
.sym 144139 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144140 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][6]
.sym 144141 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144142 $PACKER_GND_NET
.sym 144146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144147 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144148 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144149 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][6]
.sym 144150 $PACKER_GND_NET
.sym 144154 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][3]
.sym 144155 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144156 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][3]
.sym 144157 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144158 $PACKER_GND_NET
.sym 144162 $PACKER_GND_NET
.sym 144166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 144167 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144168 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144169 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][6]
.sym 144172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][3]
.sym 144173 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144174 $PACKER_GND_NET
.sym 144178 $PACKER_GND_NET
.sym 144182 $PACKER_GND_NET
.sym 144186 $PACKER_GND_NET
.sym 144190 $PACKER_GND_NET
.sym 144194 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 144195 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144196 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144197 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][3]
.sym 144198 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 144199 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[0]
.sym 144200 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 144201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[1]
.sym 144202 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144206 $PACKER_GND_NET
.sym 144210 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][2]
.sym 144211 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144212 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 144213 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][2]
.sym 144214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][5]
.sym 144215 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144216 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 144217 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][5]
.sym 144218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144219 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144221 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][2]
.sym 144225 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144226 $PACKER_GND_NET
.sym 144230 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][5]
.sym 144231 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144232 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144233 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][5]
.sym 144234 $PACKER_GND_NET
.sym 144238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 144239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144240 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144241 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][2]
.sym 144242 $PACKER_GND_NET
.sym 144246 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144247 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 144248 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144249 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[15][5]
.sym 144250 spi_ss_n_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 144251 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.miso_r
.sym 144252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r[0]
.sym 144253 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 144254 $PACKER_GND_NET
.sym 144258 $PACKER_GND_NET
.sym 144262 $PACKER_GND_NET
.sym 144266 $PACKER_GND_NET
.sym 144270 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144271 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144272 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144273 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][3]
.sym 144276 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][3]
.sym 144277 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144278 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][5]
.sym 144279 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144280 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][5]
.sym 144282 $PACKER_GND_NET
.sym 144286 $PACKER_GND_NET
.sym 144290 $PACKER_GND_NET
.sym 144294 miso_i$SB_IO_IN
.sym 144298 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144299 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144300 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144301 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][4]
.sym 144312 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][4]
.sym 144313 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144330 $PACKER_GND_NET
.sym 144334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][2]
.sym 144335 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144336 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][2]
.sym 144338 $PACKER_GND_NET
.sym 144342 $PACKER_GND_NET
.sym 144350 $PACKER_GND_NET
.sym 144354 $PACKER_GND_NET
.sym 144376 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 144377 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 144935 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 144940 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 144944 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 144948 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 144952 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 144956 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 144959 $PACKER_VCC_NET
.sym 144960 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 144964 led_eye_left_rgb_SB_DFFER_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 144969 $nextpnr_ICESTORM_LC_15$I3
.sym 144978 $PACKER_GND_NET
.sym 144997 led_eye_left_rgb[4]
.sym 144998 led_eye_rght_rgb[5]
.sym 145002 led_blink_left_rgb[1]
.sym 145003 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 145004 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.led_eye_rght_rgb_rg_SB_DFFER_Q_E_SB_LUT4_O_I0
.sym 145005 led_eye_rght_rgb[1]
.sym 145008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145010 led_eye_rght_rgb[1]
.sym 145030 $PACKER_GND_NET
.sym 145082 led_blink_left_rgb[17]
.sym 145104 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 145105 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 145110 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 145111 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 145112 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 145113 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 145121 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 145122 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 145123 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 145124 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 145125 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 145128 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][1]
.sym 145129 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145134 $PACKER_GND_NET
.sym 145138 $PACKER_GND_NET
.sym 145142 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 145143 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 145144 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[0]
.sym 145145 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 145146 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[5][1]
.sym 145147 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145148 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][1]
.sym 145149 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 145152 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[3]
.sym 145153 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[2]
.sym 145154 $PACKER_GND_NET
.sym 145158 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 145159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 145160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[11][1]
.sym 145161 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145162 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][1]
.sym 145163 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145164 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][1]
.sym 145165 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 145166 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4][1]
.sym 145167 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145168 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][1]
.sym 145169 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145170 $PACKER_GND_NET
.sym 145174 $PACKER_GND_NET
.sym 145178 $PACKER_GND_NET
.sym 145182 $PACKER_GND_NET
.sym 145186 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 145187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145192 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2][6]
.sym 145193 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145194 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][1]
.sym 145195 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145196 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[7][1]
.sym 145197 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145198 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 145199 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145200 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145201 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][1]
.sym 145202 $PACKER_GND_NET
.sym 145206 $PACKER_GND_NET
.sym 145210 $PACKER_GND_NET
.sym 145214 $PACKER_GND_NET
.sym 145218 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1][1]
.sym 145219 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145220 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][1]
.sym 145221 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145222 $PACKER_GND_NET
.sym 145226 $PACKER_GND_NET
.sym 145230 $PACKER_VCC_NET
.sym 145234 $PACKER_GND_NET
.sym 145238 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145240 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145241 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[10][3]
.sym 145244 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][3]
.sym 145245 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145246 $PACKER_GND_NET
.sym 145252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[0][3]
.sym 145253 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145254 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[12][5]
.sym 145255 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145256 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 145257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[8][5]
.sym 145258 $PACKER_GND_NET
.sym 145262 $PACKER_GND_NET
.sym 145266 $PACKER_GND_NET
.sym 145270 $PACKER_GND_NET
.sym 145274 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145275 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145276 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145277 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[13][5]
.sym 145278 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[14][3]
.sym 145279 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145280 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 145281 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[6][3]
.sym 145282 $PACKER_GND_NET
.sym 145287 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 145290 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145292 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[1]
.sym 145293 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 145294 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145296 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[2]
.sym 145297 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 145298 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145300 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[3]
.sym 145301 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 145302 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145304 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[4]
.sym 145305 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 145306 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145308 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[5]
.sym 145309 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 145310 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145312 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[6]
.sym 145313 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 145314 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145316 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[7]
.sym 145317 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 145318 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145320 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[8]
.sym 145321 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 145322 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145324 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[9]
.sym 145325 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 145326 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145328 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[10]
.sym 145329 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 145330 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145332 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[11]
.sym 145333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 145334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145336 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[12]
.sym 145337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 145338 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145340 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[13]
.sym 145341 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 145342 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145344 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[14]
.sym 145345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 145346 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145348 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[15]
.sym 145349 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 145350 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145352 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[16]
.sym 145353 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 145354 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145356 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[17]
.sym 145357 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 145358 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145360 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[18]
.sym 145361 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 145362 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145364 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[19]
.sym 145365 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 145366 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145368 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[20]
.sym 145369 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 145370 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145372 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[21]
.sym 145373 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 145374 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145376 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[22]
.sym 145377 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 145378 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145380 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[23]
.sym 145381 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 145382 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145384 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[24]
.sym 145385 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[24]
.sym 145386 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145388 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[25]
.sym 145389 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[25]
.sym 145390 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145392 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[26]
.sym 145393 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[26]
.sym 145394 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[27]
.sym 145397 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[27]
.sym 145399 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[28]
.sym 145401 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var_SB_DFFR_Q_D_SB_LUT4_O_I3[28]
.sym 145402 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[28]
.sym 145403 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[27]
.sym 145404 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[26]
.sym 145405 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[25]
.sym 146002 led_blink_rght_rgb[1]
.sym 146006 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 146007 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 146008 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 146009 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 146034 $PACKER_GND_NET
.sym 146054 $PACKER_GND_NET
.sym 146086 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 146087 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 146088 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 146089 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 146098 $PACKER_GND_NET
.sym 146130 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 146131 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1
.sym 146132 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 146133 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 146159 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 146160 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 146161 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 146170 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 146171 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 146172 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 146173 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 146187 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 146188 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_chk_rgs[1]
.sym 146189 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 146194 $PACKER_GND_NET
.sym 146203 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_master.reg_r_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 146204 mosi_o_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 146205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[9][1]
.sym 146214 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 146215 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I1
.sym 146216 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 146217 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 146234 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 146235 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I1
.sym 146236 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 146237 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 146250 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 146251 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_1_I1
.sym 146252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 146253 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 146254 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 146255 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 146256 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146257 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 146258 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_2_I0
.sym 146259 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 146260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3
.sym 146261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 146268 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146269 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[2]
.sym 146294 $PACKER_GND_NET
.sym 146299 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[1]
.sym 146300 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state[0]
.sym 146301 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146304 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 146305 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 146330 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[8]
.sym 146331 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[7]
.sym 146332 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[6]
.sym 146333 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146334 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[5]
.sym 146335 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[4]
.sym 146336 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[1]
.sym 146337 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 146340 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 146341 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[0]
.sym 146342 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 146343 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146344 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146345 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146351 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 146352 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[3]
.sym 146353 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[2]
.sym 146358 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[16]
.sym 146359 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[15]
.sym 146360 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[14]
.sym 146361 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[13]
.sym 146363 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 146364 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146365 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_nxt_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 146370 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[12]
.sym 146371 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[11]
.sym 146372 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[10]
.sym 146373 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[9]
.sym 146394 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[20]
.sym 146395 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[19]
.sym 146396 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[18]
.sym 146397 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[17]
.sym 146398 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[24]
.sym 146399 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[23]
.sym 146400 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[22]
.sym 146401 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.cnt_var[21]
.sym 147094 $PACKER_GND_NET
.sym 147162 $PACKER_GND_NET
.sym 147204 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 147205 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[4]_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 147207 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 147208 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 147209 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 147224 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[2]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 147225 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 147227 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 147228 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 147229 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[3]_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 147239 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_2_D
.sym 147240 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 147241 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.last_spi_byte_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 147246 $PACKER_GND_NET
.sym 147252 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 147253 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
.sym 147260 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_bytes[1]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 147261 i_top_spi_ctrl_wrp.i_top_spi_ctrl.i_spi_ctrl.spi_state_SB_LUT4_I1_O
