The generated bit and mcs files have the following properties:

-Version 2.0 of "Sump" VHDL Core "Logic Sniffer" branch.
-8k Samples on 16 channels.
-Outside numbering scheme. (UnBuffered pins start at 0)