Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:16:38.265665] Configured Lic search path (21.01-s002): 5280@150.165.11.180

Version: 22.14-s059_1, built Sun Oct 22 04:05:00 PDT 2023
Options: -log log_completo.log 
Date:    Thu Jun 13 15:16:38 2024
Host:    microeletronica (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (16cores*32cpus*2physical cpus*QEMU Virtual CPU version 2.5+ 16384KB) (131475068KB)
PID:     1726131
OS:      Red Hat Enterprise Linux release 8.8 (Ootpa)

Checking out license: Genus_Synthesis
[15:16:38.382721] Periodic Lic check successful
[15:16:38.382730] Feature usage summary:
[15:16:38.382731] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (14 seconds elapsed).

WARNING: This version of the tool is 235 days old.
@genus:root: 1> source run1.tcl
Sourcing './run1.tcl' (Thu Jun 13 15:16:56 -03 2024)...
#@ Begin verbose source ./run1.tcl
@file(run1.tcl) 1: set_db / .library {../PVT_1_80V_range/D_CELLS_HD_LPMOS_typ_1_80V_25C.lib}

  Message Summary for Library D_CELLS_HD_LPMOS_typ_1_80V_25C.lib:
  ***************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 78
  ***************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'D_CELLS_HD_LPMOS_typ_1_80V_25C.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX0'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX4'
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-101'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEBUHDX8' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEBUHDX8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEHD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEHD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED1HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED1HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED2HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED2HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED3HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED3HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED5HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED5HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED7HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED7HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED10HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED10HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED15HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED15HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED25HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED25HD' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
  Setting attribute of root '/': 'library' = ../PVT_1_80V_range/D_CELLS_HD_LPMOS_typ_1_80V_25C.lib
@file(run1.tcl) 3: read_hdl -sv {../RTL/FIR.sv}
@file(run1.tcl) 5: elaborate
  Library has 464 usable logic and 192 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Fir3Tap' from file '../RTL/FIR.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'Fir3Tap' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Fir3Tap'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: Fir3Tap, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: Fir3Tap, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: Fir3Tap, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: Fir3Tap, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run1.tcl) 7: set_db syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(run1.tcl) 9: syn_generic

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in Fir3Tap
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info for library domain: _default_ typical gate delay: 168.0 ps std_slew: 31.2 ps std_load: 8.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Fir3Tap, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist Fir3Tap)...
...done running DP early constant propagation (netlist Fir3Tap).
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'Fir3Tap' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:00 (Jun13) |  474.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Fir3Tap, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: Fir3Tap, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside Fir3Tap = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.010s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.005s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.024s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: Fir3Tap, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |        0.01 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.02 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
-------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------
| ume_runtime |       0 |       0 |        0.00 | 
-------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'Fir3Tap'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'Fir3Tap'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to upper bit truncation.
:		mul_49_19 -> add_49_29.A
Warning: (CSAGEN-QOR) CSA is rejected due to upper bit truncation.
:		add_48_32 -> add_49_29.B
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in Fir3Tap: area: 34181031960 ,dp = 19 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in Fir3Tap: area: 20687473413 ,dp = 3 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in Fir3Tap: area: 20687473413 ,dp = 3 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in Fir3Tap: area: 20687473413 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in Fir3Tap: area: 20687473413 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in Fir3Tap: area: 20687473413 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in Fir3Tap: area: 20687473413 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in Fir3Tap: area: 41308704516 ,dp = 4 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in Fir3Tap: area: 20687473413 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 20687473413.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      34181031960        20687473413        20687473413        20687473413        20687473413        20687473413        20687473413        41308704516  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            34181031960 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            34181031960 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20892824574 ( -38.88)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            20892824574 ( -38.88)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START            20892824574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20892824574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            20892824574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> rewrite                        START            20892824574 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            20780212647 (  -0.54)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            20780212647 (  -0.54)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START            20780212647 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20687473413 (  -0.45)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START            20687473413 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20687473413 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START            20687473413 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20687473413 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START            20687473413 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            20687473413 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'Fir3Tap'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: Fir3Tap, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.004s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: Fir3Tap, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: Fir3Tap, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
----------------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 9 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: Fir3Tap, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.040s)

Stage: post_muxopt
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_speculation |       0 |       0 |        0.04 | 
-----------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id    |  Sev  |Count|                  Message Text                   |
---------------------------------------------------------------------------
|CDFG-250 |Info   |    1|Processing multi-dimensional arrays.             |
|CDFG-372 |Info   |   10|Bitwidth mismatch in assignment.                 |
|         |       |     |Review and make sure the mismatch is intentional.|
|         |       |     | Genus can possibly issue bitwidth mismatch      |
|         |       |     | warning for explicit assignments present in RTL |
|         |       |     | as-well-as for implicit assignments inferred by |
|         |       |     | the tool. For example, in case of enum          |
|         |       |     | declaration without value, the tool will        |
|         |       |     | implicitly assign value to the enum variables.  |
|         |       |     | It also issues the warning for any bitwidth     |
|         |       |     | mismatch that appears in this implicit          |
|         |       |     | assignment.                                     |
|CDFG-818 |Warning|    1|Using default parameter value for module         |
|         |       |     | elaboration.                                    |
|CWD-19   |Info   |   97|An implementation was inferred.                  |
|DPOPT-1  |Info   |    1|Optimizing datapath logic.                       |
|DPOPT-2  |Info   |    1|Done optimizing datapath logic.                  |
|DPOPT-3  |Info   |    1|Implementing datapath configurations.            |
|DPOPT-4  |Info   |    1|Done implementing datapath configurations.       |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                    |
|ELAB-1   |Info   |    1|Elaborating Design.                              |
|ELAB-3   |Info   |    1|Done Elaborating Design.                         |
|GB-6     |Info   |    9|A datapath component has been ungrouped.         |
|GLO-34   |Info   |    1|Deleting instances not driving any primary       |
|         |       |     | outputs.                                        |
|         |       |     |Optimizations such as constant propagation or    |
|         |       |     | redundancy removal could change the connections |
|         |       |     | so a hierarchical instance does not drive any   |
|         |       |     | primary outputs anymore. To see the list of     |
|         |       |     | deleted hierarchical instances, set the         |
|         |       |     | 'information_level' attribute to 2 or above. If |
|         |       |     | the message is truncated set the message        |
|         |       |     | attribute 'truncate' to false to see the        |
|         |       |     | complete list. To prevent this optimization, set|
|         |       |     | the 'delete_unloaded_insts' root/subdesign      |
|         |       |     | attribute to 'false' or 'preserve' instance     |
|         |       |     | attribute to 'true'.                            |
|LBR-9    |Warning|  156|Library cell has no output pins defined.         |
|         |       |     |Add the missing output pin(s)                    |
|         |       |     | , then reload the library. Else the library cell|
|         |       |     | will be marked as timing model i.e. unusable.   |
|         |       |     | Timing_model means that the cell does not have  |
|         |       |     | any defined function. If there is no output pin,|
|         |       |     | Genus will mark library cell as unusable i.e.   |
|         |       |     | the attribute 'usable' will be marked to 'false'|
|         |       |     | on the libcell. Therefore, the cell is not used |
|         |       |     | for mapping and it will not be picked up from   |
|         |       |     | the library for synthesis. If you query the     |
|         |       |     | attribute 'unusable_reason' on the libcell;     |
|         |       |     | result will be: 'Library cell has no output     |
|         |       |     | pins.'Note: The message LBR-9 is only for the   |
|         |       |     | logical pins and not for the power_ground pins. |
|         |       |     | Genus will depend upon the output function      |
|         |       |     | defined in the pin group (output pin)           |
|         |       |     | of the cell, to use it for mapping. The pg_pin  |
|         |       |     | will not have any function defined.             |
|LBR-40   |Info   |   78|An unsupported construct was detected in this    |
|         |       |     | library.                                        |
|         |       |     |Check to see if this construct is really needed  |
|         |       |     | for synthesis. Many liberty constructs are not  |
|         |       |     | actually required.                              |
|LBR-41   |Info   |    1|An output library pin lacks a function attribute.|
|         |       |     |If the remainder of this library cell's semantic |
|         |       |     | checks are successful, it will be considered as |
|         |       |     | a timing-model                                  |
|         |       |     | (because one of its outputs does not have a vali|
|         |       |     | d function.                                     |
|LBR-101  |Warning|   24|Unusable clock gating integrated cell found at   |
|         |       |     | the time of loading libraries. This warning     |
|         |       |     | happens because a particular library cell is    |
|         |       |     | defined as 'clock_gating_integrated_cell', but  |
|         |       |     | 'dont_use' attribute is defined as true in the  |
|         |       |     | liberty library. To make Genus use this cell for|
|         |       |     | clock gating insertion, 'dont_use' attribute    |
|         |       |     | should be set to false.                         |
|         |       |     |To make the cell usable, change the value of     |
|         |       |     | 'dont_use' attribute to false.                  |
|LBR-155  |Info   |   14|Mismatch in unateness between 'timing_sense'     |
|         |       |     | attribute and the function.                     |
|         |       |     |The 'timing_sense' attribute will be respected.  |
|LBR-161  |Info   |    1|Setting the maximum print count of this message  |
|         |       |     | to 10 if information_level is less than 9.      |
|LBR-162  |Info   |   28|Both 'pos_unate' and 'neg_unate' timing_sense    |
|         |       |     | arcs have been processed.                       |
|         |       |     |Setting the 'timing_sense' to non_unate.         |
|LBR-412  |Info   |    1|Created nominal operating condition.             |
|         |       |     |The nominal operating condition is represented,  |
|         |       |     | either by the nominal PVT values specified in   |
|         |       |     | the library source                              |
|         |       |     | (via nom_process,nom_voltage and nom_temperature|
|         |       |     | respectively)                                   |
|         |       |     | , or by the default PVT values (1.0,1.0,1.0).   |
|LBR-518  |Info   |    1|Missing a function attribute in the output pin   |
|         |       |     | definition.                                     |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.     |
|RTLOPT-40|Info   |    7|Transformed datapath macro.                      |
|SYNTH-1  |Info   |    1|Synthesizing.                                    |
---------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 464 combo usable cells and 192 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------
| Id |Sev |Count|              Message Text              |
----------------------------------------------------------
|GB-6|Info|    1|A datapath component has been ungrouped.|
----------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   135        100.0
Excluded from State Retention     135        100.0
    - Will not convert            135        100.0
      - Preserved                   0          0.0
      - Power intent excluded     135        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 19, CPU_Time 19.218917000000012
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:00 (Jun13) |  474.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:00:33) |  00:00:19(00:00:19) | 100.0(100.0) |   15:17:19 (Jun13) |  923.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:00 (Jun13) |  474.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:00:33) |  00:00:19(00:00:19) | 100.0(100.0) |   15:17:19 (Jun13) |  923.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:17:19 (Jun13) |  923.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      6898     93361       474
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2430     36658       923
##>G:PostGen Opt                        0         -         -      2430     36658       923
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                              19
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       20
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'Fir3Tap' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run1.tcl) 11: report_area
Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:Fir3Tap should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.14-s059_1
  Generated on:           Jun 13 2024  03:17:19 pm
  Module:                 Fir3Tap
  Technology library:     D_CELLS_HD_LPMOS_typ_1_80V_25C 3.0.1
  Operating conditions:   typ_1_80V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Instance                      Module             Cell Count  Cell Area  Net Area   Total Area  Wireload  
--------------------------------------------------------------------------------------------------------------------
Fir3Tap                                                           2430  36658.494     9.260    36667.754    5k (S)  
  WALLACE_CSA_DUMMY_OP_groupi WALLACE_CSA_DUMMY_OP_group_2        2246  29756.046     0.000    29756.046    5k (S)  
  (S) = wireload was automatically selected
@file(run1.tcl) 13: report_power
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : Fir3Tap
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Instance: /Fir3Tap
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     1.51591e-09  1.06144e-04  0.00000e+00  1.06145e-04  16.62%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     2.77909e-09  5.31456e-04  1.21231e-06  5.32672e-04  83.38%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     4.29500e-09  6.37600e-04  1.21231e-06  6.38817e-04 100.00%
  Percentage           0.00%       99.81%        0.19%      100.00% 100.00%
  -------------------------------------------------------------------------
@file(run1.tcl) 15: set_db timing_report_unconstrained true
  Setting attribute of root '/': 'timing_report_unconstrained' = true
@file(run1.tcl) 17: report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.14-s059_1
  Generated on:           Jun 13 2024  03:17:19 pm
  Module:                 Fir3Tap
  Operating conditions:   typ_1_80V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) delay3_reg[0]/clk
       Endpoint: (R) y[10]

                            
      Data Path:-  8090     

#-----------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  delay3_reg[0]/clk                   -       -       R     (arrival)            135     -     0     0       0    (-,-) 
  delay3_reg[0]/q                     (u)     clk->q  R     unmapped_d_flop       17 149.6     0   772     772    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g3261/z (u)     in_1->z R     unmapped_or2           1   8.8     0    93     865    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g6505/z (u)     in_0->z F     unmapped_nand2         1   8.9     0    93     958    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g6174/z (u)     in_0->z R     unmapped_nand2         4  35.2     0   152    1110    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5979/z (u)     in_0->z R     unmapped_complex2      1   8.8     0    93    1204    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5980/z (u)     in_1->z F     unmapped_nand2         2  17.8     0   119    1323    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5885/z (u)     in_0->z F     unmapped_complex2      1   8.9     0    93    1416    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5886/z (u)     in_1->z R     unmapped_nand2         4  35.2     0   152    1568    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g3457/z (u)     in_0->z R     unmapped_or2           1   8.8     0    93    1662    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5556/z (u)     in_0->z F     unmapped_nand2         1   8.9     0    93    1755    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5441/z (u)     in_0->z R     unmapped_nand2         3  26.4     0   136    1891    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5360/z (u)     in_0->z F     unmapped_complex2      1   8.9     0    93    1984    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5361/z (u)     in_1->z R     unmapped_nand2         2  17.6     0   119    2103    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5285/z (u)     in_0->z R     unmapped_complex2      1   8.8     0    93    2197    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5286/z (u)     in_1->z F     unmapped_nand2         4  35.6     0   152    2349    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5227/z (u)     in_1->z R     unmapped_complex2      1   8.8     0    93    2442    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5228/z (u)     in_1->z F     unmapped_nand2         2  17.8     0   119    2562    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5173/z (u)     in_0->z F     unmapped_complex2      1   8.9     0    93    2655    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5174/z (u)     in_1->z R     unmapped_nand2         2  17.6     0   119    2774    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g3571/z (u)     in_0->z R     unmapped_or2           2  17.6     0   119    2893    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5052/z (u)     in_0->z F     unmapped_nand2         1   8.9     0    93    2986    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5039/z (u)     in_0->z R     unmapped_nand2         3  26.4     0   136    3122    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5013/z (u)     in_1->z F     unmapped_nand2         1   8.9     0    93    3216    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g5004/z (u)     in_0->z R     unmapped_nand2         3  26.4     0   136    3352    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4994/z (u)     in_1->z F     unmapped_nand2         1   8.9     0    93    3445    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4993/z (u)     in_1->z R     unmapped_nand2         3  26.4     0   136    3581    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4989/z (u)     in_1->z F     unmapped_nand2         1   8.9     0    93    3674    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4979/z (u)     in_0->z R     unmapped_nand2         3  26.4     0   136    3810    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4972/z (u)     in_1->z F     unmapped_nand2         1   8.9     0    93    3904    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4971/z (u)     in_0->z R     unmapped_nand2         3  26.4     0   136    4040    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4970/z (u)     in_1->z F     unmapped_nand2         1   8.9     0    93    4133    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4966/z (u)     in_0->z R     unmapped_nand2         3  26.4     0   136    4269    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4965/z (u)     in_1->z F     unmapped_nand2         1   8.9     0    93    4362    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4961/z (u)     in_0->z R     unmapped_nand2         3  26.4     0   136    4498    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4960/z (u)     in_1->z F     unmapped_nand2         1   8.9     0    93    4591    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4956/z (u)     in_0->z R     unmapped_nand2         3  26.4     0   136    4728    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4952/z (u)     in_1->z F     unmapped_nand2         1   8.9     0    93    4821    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4951/z (u)     in_0->z R     unmapped_nand2         2  17.6     0   119    4940    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4949/z (u)     in_0->z F     unmapped_complex2      1   8.9     0    93    5033    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4950/z (u)     in_1->z R     unmapped_nand2         2  17.6     0   119    5152    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4946/z (u)     in_0->z R     unmapped_complex2      1   8.8     0    93    5246    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4947/z (u)     in_1->z F     unmapped_nand2         2  17.8     0   119    5365    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4943/z (u)     in_0->z F     unmapped_complex2      1   8.9     0    93    5458    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4944/z (u)     in_1->z R     unmapped_nand2         2  17.6     0   119    5577    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4940/z (u)     in_0->z R     unmapped_complex2      1   8.8     0    93    5670    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4941/z (u)     in_1->z F     unmapped_nand2         2  17.8     0   119    5790    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4937/z (u)     in_0->z F     unmapped_complex2      1   8.9     0    93    5883    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4938/z (u)     in_1->z R     unmapped_nand2         2  17.6     0   119    6002    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4934/z (u)     in_0->z R     unmapped_complex2      1   8.8     0    93    6095    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4935/z (u)     in_1->z F     unmapped_nand2         2  17.8     0   119    6214    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4931/z (u)     in_0->z F     unmapped_or2           1   8.9     0    93    6308    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi/g4932/z (u)     in_1->z R     unmapped_nand2         2  17.6     0   119    6427    (-,-) 
  g195/z                              (u)     in_1->z F     unmapped_nand2         3  26.7     0   136    6563    (-,-) 
  g191/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    6699    (-,-) 
  g187/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    6835    (-,-) 
  g186/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    6971    (-,-) 
  g134/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    7107    (-,-) 
  g179/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    7243    (-,-) 
  g175/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    7379    (-,-) 
  g168/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    7516    (-,-) 
  g164/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    7652    (-,-) 
  g163/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    7788    (-,-) 
  g130/z                              (u)     in_1->z F     unmapped_complex2      3  26.7     0   136    7924    (-,-) 
  g155/z                              (u)     in_0->z F     unmapped_or2           1   8.9     0    93    8017    (-,-) 
  g156/z                              (u)     in_1->z R     unmapped_nand2         1   0.3     0    72    8090    (-,-) 
  y[10]                               -       -       R     (port)                 -     -     -     0    8090    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

#@ End verbose source ./run1.tcl
@genus:root: 2> exit

Lic Summary:
[15:20:06.263793] Cdslmd servers: idea-license1
[15:20:06.263800] Feature usage summary:
[15:20:06.263801] Genus_Synthesis

Normal exit.