<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">PSoC6_01 68-QFN-BLE<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT1 (PSoCâ„¢ 6) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >Pin definitions and connections specific to the PSoC6_01 68-QFN-BLE package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d" name="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_GPIO</b>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba" name="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_PIN</b>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5" name="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_GET_PORT</b>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &gt;&gt; 3U))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f96cbe70db217177be374264eed3eb"><td class="memItemLeft" align="right" valign="top"><a id="gad6f96cbe70db217177be374264eed3eb" name="gad6f96cbe70db217177be374264eed3eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_CLK_I2S_IF</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gad6f96cbe70db217177be374264eed3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_clk_i2s_if. <br /></td></tr>
<tr class="separator:gad6f96cbe70db217177be374264eed3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158c737efbfdeed81e570959457cd530"><td class="memItemLeft" align="right" valign="top"><a id="ga158c737efbfdeed81e570959457cd530" name="ga158c737efbfdeed81e570959457cd530"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_PDM_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga158c737efbfdeed81e570959457cd530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_pdm_clk. <br /></td></tr>
<tr class="separator:ga158c737efbfdeed81e570959457cd530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eef3a401872ab0092e0158b85dc5d22"><td class="memItemLeft" align="right" valign="top"><a id="ga1eef3a401872ab0092e0158b85dc5d22" name="ga1eef3a401872ab0092e0158b85dc5d22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_PDM_DATA</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga1eef3a401872ab0092e0158b85dc5d22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_pdm_data. <br /></td></tr>
<tr class="separator:ga1eef3a401872ab0092e0158b85dc5d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b03fcd25050d9ca908fb3ee333309f"><td class="memItemLeft" align="right" valign="top"><a id="gab2b03fcd25050d9ca908fb3ee333309f" name="gab2b03fcd25050d9ca908fb3ee333309f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_RX_SCK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gab2b03fcd25050d9ca908fb3ee333309f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_rx_sck. <br /></td></tr>
<tr class="separator:gab2b03fcd25050d9ca908fb3ee333309f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24abf559bbc11fdc3b53c93f2d400b0"><td class="memItemLeft" align="right" valign="top"><a id="gab24abf559bbc11fdc3b53c93f2d400b0" name="gab24abf559bbc11fdc3b53c93f2d400b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_RX_SDI</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gab24abf559bbc11fdc3b53c93f2d400b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_rx_sdi. <br /></td></tr>
<tr class="separator:gab24abf559bbc11fdc3b53c93f2d400b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472fc26416467d759ecf44a45a45fc3b"><td class="memItemLeft" align="right" valign="top"><a id="ga472fc26416467d759ecf44a45a45fc3b" name="ga472fc26416467d759ecf44a45a45fc3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_RX_WS</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga472fc26416467d759ecf44a45a45fc3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_rx_ws. <br /></td></tr>
<tr class="separator:ga472fc26416467d759ecf44a45a45fc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7be2bf1de9967860d1ca4a74b77faa0"><td class="memItemLeft" align="right" valign="top"><a id="gac7be2bf1de9967860d1ca4a74b77faa0" name="gac7be2bf1de9967860d1ca4a74b77faa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_TX_SCK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gac7be2bf1de9967860d1ca4a74b77faa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_sck. <br /></td></tr>
<tr class="separator:gac7be2bf1de9967860d1ca4a74b77faa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6965fbd59e053c621210e55604e7ad27"><td class="memItemLeft" align="right" valign="top"><a id="ga6965fbd59e053c621210e55604e7ad27" name="ga6965fbd59e053c621210e55604e7ad27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_TX_SDO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6965fbd59e053c621210e55604e7ad27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_sdo. <br /></td></tr>
<tr class="separator:ga6965fbd59e053c621210e55604e7ad27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7221768d19aece6d360458bb7cb5ccfe"><td class="memItemLeft" align="right" valign="top"><a id="ga7221768d19aece6d360458bb7cb5ccfe" name="ga7221768d19aece6d360458bb7cb5ccfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_AUDIOSS_TX_WS</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga7221768d19aece6d360458bb7cb5ccfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_ws. <br /></td></tr>
<tr class="separator:ga7221768d19aece6d360458bb7cb5ccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00085b8bc453328b55f179956964eb4"><td class="memItemLeft" align="right" valign="top"><a id="gaa00085b8bc453328b55f179956964eb4" name="gaa00085b8bc453328b55f179956964eb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_EXT_LNA_RX_CTL_OUT</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa00085b8bc453328b55f179956964eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_ext_lna_rx_ctl_out. <br /></td></tr>
<tr class="separator:gaa00085b8bc453328b55f179956964eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432cffdb98b2e502455f0edc524a16ea"><td class="memItemLeft" align="right" valign="top"><a id="ga432cffdb98b2e502455f0edc524a16ea" name="ga432cffdb98b2e502455f0edc524a16ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_EXT_PA_LNA_CHIP_EN_OUT</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga432cffdb98b2e502455f0edc524a16ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_ext_pa_lna_chip_en_out. <br /></td></tr>
<tr class="separator:ga432cffdb98b2e502455f0edc524a16ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad78d6bb922c66c4ae53815f22a949fb0"><td class="memItemLeft" align="right" valign="top"><a id="gad78d6bb922c66c4ae53815f22a949fb0" name="gad78d6bb922c66c4ae53815f22a949fb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_EXT_PA_TX_CTL_OUT</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gad78d6bb922c66c4ae53815f22a949fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_ext_pa_tx_ctl_out. <br /></td></tr>
<tr class="separator:gad78d6bb922c66c4ae53815f22a949fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e78d1cd4d2588b38242bc0f463482d5"><td class="memItemLeft" align="right" valign="top"><a id="ga8e78d1cd4d2588b38242bc0f463482d5" name="ga8e78d1cd4d2588b38242bc0f463482d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_ACT_BPKTCTL</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga8e78d1cd4d2588b38242bc0f463482d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_act_bpktctl. <br /></td></tr>
<tr class="separator:ga8e78d1cd4d2588b38242bc0f463482d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade924d257a8405a3cc1217d53942364a"><td class="memItemLeft" align="right" valign="top"><a id="gade924d257a8405a3cc1217d53942364a" name="gade924d257a8405a3cc1217d53942364a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_ACT_DBUS_RX_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gade924d257a8405a3cc1217d53942364a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_act_dbus_rx_en. <br /></td></tr>
<tr class="separator:gade924d257a8405a3cc1217d53942364a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f4032dc27245e114dd4fe72376da1c"><td class="memItemLeft" align="right" valign="top"><a id="ga33f4032dc27245e114dd4fe72376da1c" name="ga33f4032dc27245e114dd4fe72376da1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_ACT_DBUS_TX_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga33f4032dc27245e114dd4fe72376da1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_act_dbus_tx_en. <br /></td></tr>
<tr class="separator:ga33f4032dc27245e114dd4fe72376da1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863087ab5df107e68a966825d529b768"><td class="memItemLeft" align="right" valign="top"><a id="ga863087ab5df107e68a966825d529b768" name="ga863087ab5df107e68a966825d529b768"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_ACT_TXD_RXD</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga863087ab5df107e68a966825d529b768"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_act_txd_rxd. <br /></td></tr>
<tr class="separator:ga863087ab5df107e68a966825d529b768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa612a6f5399cc13f973742722733a677"><td class="memItemLeft" align="right" valign="top"><a id="gaa612a6f5399cc13f973742722733a677" name="gaa612a6f5399cc13f973742722733a677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_ACT_LDO_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa612a6f5399cc13f973742722733a677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_act_ldo_en. <br /></td></tr>
<tr class="separator:gaa612a6f5399cc13f973742722733a677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdf1a9c049d10d2fd1eaafdbb7d9043"><td class="memItemLeft" align="right" valign="top"><a id="ga6bdf1a9c049d10d2fd1eaafdbb7d9043" name="ga6bdf1a9c049d10d2fd1eaafdbb7d9043"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_BUCK_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6bdf1a9c049d10d2fd1eaafdbb7d9043"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_buck_en. <br /></td></tr>
<tr class="separator:ga6bdf1a9c049d10d2fd1eaafdbb7d9043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae698e52a40c2ac4476c73c33e87757"><td class="memItemLeft" align="right" valign="top"><a id="gabae698e52a40c2ac4476c73c33e87757" name="gabae698e52a40c2ac4476c73c33e87757"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_CLK_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gabae698e52a40c2ac4476c73c33e87757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_clk_en. <br /></td></tr>
<tr class="separator:gabae698e52a40c2ac4476c73c33e87757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25415c8c5df803def9a7e588c7c6b229"><td class="memItemLeft" align="right" valign="top"><a id="ga25415c8c5df803def9a7e588c7c6b229" name="ga25415c8c5df803def9a7e588c7c6b229"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_DIG_LDO_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga25415c8c5df803def9a7e588c7c6b229"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_dig_ldo_en. <br /></td></tr>
<tr class="separator:ga25415c8c5df803def9a7e588c7c6b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb61262ad6d2438dc291a337a1bf9b24"><td class="memItemLeft" align="right" valign="top"><a id="gabb61262ad6d2438dc291a337a1bf9b24" name="gabb61262ad6d2438dc291a337a1bf9b24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_ISOLATE_N</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gabb61262ad6d2438dc291a337a1bf9b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_isolate_n. <br /></td></tr>
<tr class="separator:gabb61262ad6d2438dc291a337a1bf9b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883d71d6ce03e65b4e7f9080480f48b3"><td class="memItemLeft" align="right" valign="top"><a id="ga883d71d6ce03e65b4e7f9080480f48b3" name="ga883d71d6ce03e65b4e7f9080480f48b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_MXD_CLK_OUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga883d71d6ce03e65b4e7f9080480f48b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_mxd_clk_out. <br /></td></tr>
<tr class="separator:ga883d71d6ce03e65b4e7f9080480f48b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf320bcf00042d6b87bb6932ea082d1e"><td class="memItemLeft" align="right" valign="top"><a id="gaaf320bcf00042d6b87bb6932ea082d1e" name="gaaf320bcf00042d6b87bb6932ea082d1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_RCB_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaaf320bcf00042d6b87bb6932ea082d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_rcb_clk. <br /></td></tr>
<tr class="separator:gaaf320bcf00042d6b87bb6932ea082d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ec2bd0309c68e5c3a214f92391f44d"><td class="memItemLeft" align="right" valign="top"><a id="ga73ec2bd0309c68e5c3a214f92391f44d" name="ga73ec2bd0309c68e5c3a214f92391f44d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_RCB_DATA</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga73ec2bd0309c68e5c3a214f92391f44d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_rcb_data. <br /></td></tr>
<tr class="separator:ga73ec2bd0309c68e5c3a214f92391f44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae029b4559396f852bb4512e67c683494"><td class="memItemLeft" align="right" valign="top"><a id="gae029b4559396f852bb4512e67c683494" name="gae029b4559396f852bb4512e67c683494"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_RCB_LE</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae029b4559396f852bb4512e67c683494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_rcb_le. <br /></td></tr>
<tr class="separator:gae029b4559396f852bb4512e67c683494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f133fba1a989d410185756f4ab8a731"><td class="memItemLeft" align="right" valign="top"><a id="ga2f133fba1a989d410185756f4ab8a731" name="ga2f133fba1a989d410185756f4ab8a731"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_RESET_N</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2f133fba1a989d410185756f4ab8a731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_reset_n. <br /></td></tr>
<tr class="separator:ga2f133fba1a989d410185756f4ab8a731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed71b5c28d8f46b7fd4708944814d73a"><td class="memItemLeft" align="right" valign="top"><a id="gaed71b5c28d8f46b7fd4708944814d73a" name="gaed71b5c28d8f46b7fd4708944814d73a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_RET_LDO_OL_HV</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaed71b5c28d8f46b7fd4708944814d73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_ret_ldo_ol_hv. <br /></td></tr>
<tr class="separator:gaed71b5c28d8f46b7fd4708944814d73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef70d3ebd8450ff618c548904776969c"><td class="memItemLeft" align="right" valign="top"><a id="gaef70d3ebd8450ff618c548904776969c" name="gaef70d3ebd8450ff618c548904776969c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_RET_SWITCH_HV</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaef70d3ebd8450ff618c548904776969c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_ret_switch_hv. <br /></td></tr>
<tr class="separator:gaef70d3ebd8450ff618c548904776969c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09742ceb8e0cbce03acff6545e4bfca"><td class="memItemLeft" align="right" valign="top"><a id="gae09742ceb8e0cbce03acff6545e4bfca" name="gae09742ceb8e0cbce03acff6545e4bfca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_BLESS_MXD_DPSLP_XTAL_EN</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae09742ceb8e0cbce03acff6545e4bfca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_xtal_en. <br /></td></tr>
<tr class="separator:gae09742ceb8e0cbce03acff6545e4bfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="memItemLeft" align="right" valign="top"><a id="ga0bc31eb11c55a0a3a4a3dea5241fdb1f" name="ga0bc31eb11c55a0a3a4a3dea5241fdb1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_CLK_FM_PUMP</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_clk_fm_pump. <br /></td></tr>
<tr class="separator:ga0bc31eb11c55a0a3a4a3dea5241fdb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="memItemLeft" align="right" valign="top"><a id="ga9ae562f4e1a742e6e7dcf31b06b0eaec" name="ga9ae562f4e1a742e6e7dcf31b06b0eaec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_FAULT_OUT</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_fault_out. <br /></td></tr>
<tr class="separator:ga9ae562f4e1a742e6e7dcf31b06b0eaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b66e06a7123fe76e42e132764b4a69b"><td class="memItemLeft" align="right" valign="top"><a id="ga8b66e06a7123fe76e42e132764b4a69b" name="ga8b66e06a7123fe76e42e132764b4a69b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWCLK_TCLK</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLDOWN)</td></tr>
<tr class="memdesc:ga8b66e06a7123fe76e42e132764b4a69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swclk_tclk. <br /></td></tr>
<tr class="separator:ga8b66e06a7123fe76e42e132764b4a69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac645a03a58b04107a745d3a711de8d"><td class="memItemLeft" align="right" valign="top"><a id="ga8ac645a03a58b04107a745d3a711de8d" name="ga8ac645a03a58b04107a745d3a711de8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWDIO_TMS</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:ga8ac645a03a58b04107a745d3a711de8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swdio_tms. <br /></td></tr>
<tr class="separator:ga8ac645a03a58b04107a745d3a711de8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="memItemLeft" align="right" valign="top"><a id="gad019c0b133fdf6f7dc5dae836cfe8f5c" name="gad019c0b133fdf6f7dc5dae836cfe8f5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWDOE_TDI</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swdoe_tdi. <br /></td></tr>
<tr class="separator:gad019c0b133fdf6f7dc5dae836cfe8f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd74ce587fa555c8650a802012fcbc95"><td class="memItemLeft" align="right" valign="top"><a id="gadd74ce587fa555c8650a802012fcbc95" name="gadd74ce587fa555c8650a802012fcbc95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_SWO_TDO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gadd74ce587fa555c8650a802012fcbc95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_swo_tdo. <br /></td></tr>
<tr class="separator:gadd74ce587fa555c8650a802012fcbc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705128944c5d2488548532596b9add12"><td class="memItemLeft" align="right" valign="top"><a id="ga705128944c5d2488548532596b9add12" name="ga705128944c5d2488548532596b9add12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_SWJ_TRSTN</b>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:ga705128944c5d2488548532596b9add12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_swj_trstn. <br /></td></tr>
<tr class="separator:ga705128944c5d2488548532596b9add12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="memItemLeft" align="right" valign="top"><a id="ga05e76b82d7531ae0d9b403c8b9382db6" name="ga05e76b82d7531ae0d9b403c8b9382db6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_TRACE_CLOCK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_trace_clock. <br /></td></tr>
<tr class="separator:ga05e76b82d7531ae0d9b403c8b9382db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="memItemLeft" align="right" valign="top"><a id="ga6ba1c6630f89a2fed5771a88c5baf5d4" name="ga6ba1c6630f89a2fed5771a88c5baf5d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_CPUSS_TRACE_DATA</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for cpuss_trace_data. <br /></td></tr>
<tr class="separator:ga6ba1c6630f89a2fed5771a88c5baf5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0041aea67a603ecd7b1b27f4f253c492"><td class="memItemLeft" align="right" valign="top"><a id="ga0041aea67a603ecd7b1b27f4f253c492" name="ga0041aea67a603ecd7b1b27f4f253c492"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_DAC_CTDAC_VOUTSW</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga0041aea67a603ecd7b1b27f4f253c492"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for dac_ctdac_voutsw. <br /></td></tr>
<tr class="separator:ga0041aea67a603ecd7b1b27f4f253c492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9035a4d9113643a5b941012eda7dd480"><td class="memItemLeft" align="right" valign="top"><a id="ga9035a4d9113643a5b941012eda7dd480" name="ga9035a4d9113643a5b941012eda7dd480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_DSI_COMP</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9035a4d9113643a5b941012eda7dd480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_dsi_comp. <br /></td></tr>
<tr class="separator:ga9035a4d9113643a5b941012eda7dd480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c548a21e0aa045fef1970d1b597958c"><td class="memItemLeft" align="right" valign="top"><a id="ga6c548a21e0aa045fef1970d1b597958c" name="ga6c548a21e0aa045fef1970d1b597958c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INN_COMP</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga6c548a21e0aa045fef1970d1b597958c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inn_comp. <br /></td></tr>
<tr class="separator:ga6c548a21e0aa045fef1970d1b597958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ae519fb6ccf752abe226b3be3982b"><td class="memItemLeft" align="right" valign="top"><a id="ga128ae519fb6ccf752abe226b3be3982b" name="ga128ae519fb6ccf752abe226b3be3982b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INP_COMP</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga128ae519fb6ccf752abe226b3be3982b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inp_comp. <br /></td></tr>
<tr class="separator:ga128ae519fb6ccf752abe226b3be3982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memItemLeft" align="right" valign="top"><a id="ga4fc53fe2ab45b703a9deb5385e417190" name="ga4fc53fe2ab45b703a9deb5385e417190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_DSI_CTB_CMP</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga4fc53fe2ab45b703a9deb5385e417190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_dsi_ctb_cmp. <br /></td></tr>
<tr class="separator:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memItemLeft" align="right" valign="top"><a id="ga0c88c2881ddec9708f7f8968afbd1bb6" name="ga0c88c2881ddec9708f7f8968afbd1bb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_OUT_10X</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_out_10x. <br /></td></tr>
<tr class="separator:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e45148eb46a4c35615383490cb73fe6"><td class="memItemLeft" align="right" valign="top"><a id="ga4e45148eb46a4c35615383490cb73fe6" name="ga4e45148eb46a4c35615383490cb73fe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_M</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga4e45148eb46a4c35615383490cb73fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_m. <br /></td></tr>
<tr class="separator:ga4e45148eb46a4c35615383490cb73fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82047ec5444db3e2bb11895c01418eba"><td class="memItemLeft" align="right" valign="top"><a id="ga82047ec5444db3e2bb11895c01418eba" name="ga82047ec5444db3e2bb11895c01418eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P0</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga82047ec5444db3e2bb11895c01418eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p0. <br /></td></tr>
<tr class="separator:ga82047ec5444db3e2bb11895c01418eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24b643fc5c3a201ec1a2292973eebad"><td class="memItemLeft" align="right" valign="top"><a id="gaf24b643fc5c3a201ec1a2292973eebad" name="gaf24b643fc5c3a201ec1a2292973eebad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P1</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaf24b643fc5c3a201ec1a2292973eebad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p1. <br /></td></tr>
<tr class="separator:gaf24b643fc5c3a201ec1a2292973eebad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a0b9678341c62534d22b954a825e8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4a0b9678341c62534d22b954a825e8a" name="gaa4a0b9678341c62534d22b954a825e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PASS_SARMUX_PADS</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaa4a0b9678341c62534d22b954a825e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:gaa4a0b9678341c62534d22b954a825e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bf919af595cef48bee3cd806aa34d2"><td class="memItemLeft" align="right" valign="top"><a id="ga02bf919af595cef48bee3cd806aa34d2" name="ga02bf919af595cef48bee3cd806aa34d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_INPUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga02bf919af595cef48bee3cd806aa34d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_input. <br /></td></tr>
<tr class="separator:ga02bf919af595cef48bee3cd806aa34d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398974f343b22b299471dc52c29a1c37"><td class="memItemLeft" align="right" valign="top"><a id="ga398974f343b22b299471dc52c29a1c37" name="ga398974f343b22b299471dc52c29a1c37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_OUTPUT</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga398974f343b22b299471dc52c29a1c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_output. <br /></td></tr>
<tr class="separator:ga398974f343b22b299471dc52c29a1c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c" name="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</b>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f" name="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</b>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599" name="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66" name="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b" name="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42" name="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ce843790a53d67e48f4a313f816c1"><td class="memItemLeft" align="right" valign="top"><a id="ga318ce843790a53d67e48f4a313f816c1" name="ga318ce843790a53d67e48f4a313f816c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga318ce843790a53d67e48f4a313f816c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga318ce843790a53d67e48f4a313f816c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b92e83981ec41e43631ef1053d394"><td class="memItemLeft" align="right" valign="top"><a id="ga803b92e83981ec41e43631ef1053d394" name="ga803b92e83981ec41e43631ef1053d394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga803b92e83981ec41e43631ef1053d394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:ga803b92e83981ec41e43631ef1053d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memItemLeft" align="right" valign="top"><a id="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828" name="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT3</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55" name="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec" name="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce" name="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c" name="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b36390a895539ae18d8e5a661642ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b36390a895539ae18d8e5a661642ef" name="gaf2b36390a895539ae18d8e5a661642ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf2b36390a895539ae18d8e5a661642ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gaf2b36390a895539ae18d8e5a661642ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f130fdc79bade0b25b31d39bab151c"><td class="memItemLeft" align="right" valign="top"><a id="gae6f130fdc79bade0b25b31d39bab151c" name="gae6f130fdc79bade0b25b31d39bab151c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae6f130fdc79bade0b25b31d39bab151c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:gae6f130fdc79bade0b25b31d39bab151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memItemLeft" align="right" valign="top"><a id="gadf69720f4b9406d51715cf1b7b3a085b" name="gadf69720f4b9406d51715cf1b7b3a085b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT3</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gadf69720f4b9406d51715cf1b7b3a085b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476" name="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e" name="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c" name="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</b>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d" name="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9202ce29e6db8581737a32d12c36f206"><td class="memItemLeft" align="right" valign="top"><a id="ga9202ce29e6db8581737a32d12c36f206" name="ga9202ce29e6db8581737a32d12c36f206"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_CLK</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga9202ce29e6db8581737a32d12c36f206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_clk. <br /></td></tr>
<tr class="separator:ga9202ce29e6db8581737a32d12c36f206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac318010274b12c158f3d1e86f99cd72b"><td class="memItemLeft" align="right" valign="top"><a id="gac318010274b12c158f3d1e86f99cd72b" name="gac318010274b12c158f3d1e86f99cd72b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA0</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:gac318010274b12c158f3d1e86f99cd72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data0. <br /></td></tr>
<tr class="separator:gac318010274b12c158f3d1e86f99cd72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="memItemLeft" align="right" valign="top"><a id="ga5cf5fc11e30437613cbb58fc3d08cd5f" name="ga5cf5fc11e30437613cbb58fc3d08cd5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA1</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data1. <br /></td></tr>
<tr class="separator:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="memItemLeft" align="right" valign="top"><a id="ga2dc77ed5cbb7c57306a64b17961211ed" name="ga2dc77ed5cbb7c57306a64b17961211ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA2</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data2. <br /></td></tr>
<tr class="separator:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="memItemLeft" align="right" valign="top"><a id="ga5670d4ade46ffab0f19bb53f0bdfb2e8" name="ga5670d4ade46ffab0f19bb53f0bdfb2e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA3</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data3. <br /></td></tr>
<tr class="separator:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef5def52bfcfecaa9d0124db384a75e"><td class="memItemLeft" align="right" valign="top"><a id="gafef5def52bfcfecaa9d0124db384a75e" name="gafef5def52bfcfecaa9d0124db384a75e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA4</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:gafef5def52bfcfecaa9d0124db384a75e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data4. <br /></td></tr>
<tr class="separator:gafef5def52bfcfecaa9d0124db384a75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a527f8f9a7b546e4fa3db4f4f463e6a"><td class="memItemLeft" align="right" valign="top"><a id="ga5a527f8f9a7b546e4fa3db4f4f463e6a" name="ga5a527f8f9a7b546e4fa3db4f4f463e6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA5</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5a527f8f9a7b546e4fa3db4f4f463e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data5. <br /></td></tr>
<tr class="separator:ga5a527f8f9a7b546e4fa3db4f4f463e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e0c9dcf55885366e24215ec104d680"><td class="memItemLeft" align="right" valign="top"><a id="ga30e0c9dcf55885366e24215ec104d680" name="ga30e0c9dcf55885366e24215ec104d680"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA6</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga30e0c9dcf55885366e24215ec104d680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data6. <br /></td></tr>
<tr class="separator:ga30e0c9dcf55885366e24215ec104d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fb4a5ecaefc1c60b6dfd0f137afd81"><td class="memItemLeft" align="right" valign="top"><a id="gae2fb4a5ecaefc1c60b6dfd0f137afd81" name="gae2fb4a5ecaefc1c60b6dfd0f137afd81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA7</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:gae2fb4a5ecaefc1c60b6dfd0f137afd81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data7. <br /></td></tr>
<tr class="separator:gae2fb4a5ecaefc1c60b6dfd0f137afd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="memItemLeft" align="right" valign="top"><a id="gaec35ac47f1a4b24812dfe060f92ec3f2" name="gaec35ac47f1a4b24812dfe060f92ec3f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT0</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select0. <br /></td></tr>
<tr class="separator:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1753c732069a1059a0c36b6f7010be99"><td class="memItemLeft" align="right" valign="top"><a id="ga1753c732069a1059a0c36b6f7010be99" name="ga1753c732069a1059a0c36b6f7010be99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT1</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga1753c732069a1059a0c36b6f7010be99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select1. <br /></td></tr>
<tr class="separator:ga1753c732069a1059a0c36b6f7010be99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8415c649490a0beb19b9c52fa177739"><td class="memItemLeft" align="right" valign="top"><a id="gac8415c649490a0beb19b9c52fa177739" name="gac8415c649490a0beb19b9c52fa177739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT2</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gac8415c649490a0beb19b9c52fa177739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select2. <br /></td></tr>
<tr class="separator:gac8415c649490a0beb19b9c52fa177739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fc847fe65c0db490f3e0a982f67e96"><td class="memItemLeft" align="right" valign="top"><a id="ga08fc847fe65c0db490f3e0a982f67e96" name="ga08fc847fe65c0db490f3e0a982f67e96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT3</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga08fc847fe65c0db490f3e0a982f67e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select3. <br /></td></tr>
<tr class="separator:ga08fc847fe65c0db490f3e0a982f67e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207" name="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f39d579dedec1f490b827cda147add"><td class="memItemLeft" align="right" valign="top"><a id="ga26f39d579dedec1f490b827cda147add" name="ga26f39d579dedec1f490b827cda147add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE_COMPL</b>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga26f39d579dedec1f490b827cda147add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga26f39d579dedec1f490b827cda147add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e541cd2802225c173a3f3a882473ac"><td class="memItemLeft" align="right" valign="top"><a id="ga43e541cd2802225c173a3f3a882473ac" name="ga43e541cd2802225c173a3f3a882473ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_USB_USB_DM_PAD</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga43e541cd2802225c173a3f3a882473ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_usb_dm_pad. <br /></td></tr>
<tr class="separator:ga43e541cd2802225c173a3f3a882473ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="memItemLeft" align="right" valign="top"><a id="ga2c19ce8abbf88f2e44c76496f28f5494" name="ga2c19ce8abbf88f2e44c76496f28f5494"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_PIN_MAP_DRIVE_MODE_USB_USB_DP_PAD</b>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_usb_dp_pad. <br /></td></tr>
<tr class="separator:ga2c19ce8abbf88f2e44c76496f28f5494"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga097f606349b27eccc2b51b0613c4c99c"><td class="memItemLeft" align="right" valign="top"><a id="ga097f606349b27eccc2b51b0613c4c99c" name="ga097f606349b27eccc2b51b0613c4c99c"></a>
typedef <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">cyhal_gpio_psoc6_01_68_qfn_ble_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_gpio_t</b></td></tr>
<tr class="memdesc:ga097f606349b27eccc2b51b0613c4c99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type. <br /></td></tr>
<tr class="separator:ga097f606349b27eccc2b51b0613c4c99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga1dee1079787b327aaadd8553f0d8f32a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">cyhal_gpio_psoc6_01_68_qfn_ble_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aaad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa651caedfece9cfdc1054b06bdb19ef5c">P6_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa3e0cb355dfc40a09ddbcb3e2a646e186">P6_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa314f040c789cfa222f71ac693d4634b3">P6_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aab8284593b459e295b454e59c33e16325">P6_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa41f81316d62acdf3935225be485ea96a">P6_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa03d2dd144727710aa3078b5b2736a9b6">P6_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa6d9a4b708799671207e957ca525f6713">P6_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa5c5977f7accf175188f10c667adcb707">P6_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa2b42f6ebe228e231b10f05e2b9516000">P7_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa29c9b6fc101ca6d6ac8873965b27b0fa">P7_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa454e0bdb032f2516d74385200861d9de">P7_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aafb35b2a17d84e108de6082476744da35">P7_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa7d6ddc3a9879cd1388d2519e3ac7f248">P7_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa8a42e7d3e80600ad7134b78692597498">P7_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa21e56d1f2d4d8b0b5e9c64479b91181b">P8_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa0db0c6042c3ddaa4549286faf95bed5a">P8_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa2f03e90ec98878f7c0550e1271d88c72">P8_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aac556dc6692d40142383b444a0545fe6d">P9_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa95e8336ec074bbd5096a3c9e2195a514">P9_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa39b31257ba13f758407bb87aa9d02526">P9_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa7219164e747c98cf7496d2cee556820e">P9_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa3d6f6bf971075551e669f9044ddb30e3">P10_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa607fcf269fc2a6e4ecffd80d4a345516">P10_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aad8a1b111713dd51ed2e6984af7a100ad">P11_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 0)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aae523468e21f17d454671c2b300892915">P11_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 1)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa5fe34b6d232f4550a7eb7fe679df2ef6">P11_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 2)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa0f9a317a819e897205a978d5521457af">P11_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 3)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa35883541a1c95809121c4481e02b3d24">P11_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 4)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa34c6ce6d703f417ba3a222a743037ceb">P11_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 5)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa90d53a1a29a2233e7cc141b64c5fa7fa">P11_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aaaf75a3f689acf9b321230e50436946c5">P11_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 7)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa48712274c5055ce58f2835247789024b">P12_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 6)
, <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa21febea0182e445d7348566f94cfeb8f">P12_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 7)
<br />
 }</td></tr>
<tr class="memdesc:ga1dee1079787b327aaadd8553f0d8f32a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 68-QFN-BLE package for the PSoC6_01 series.  <a href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">More...</a><br /></td></tr>
<tr class="separator:ga1dee1079787b327aaadd8553f0d8f32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gacc056cc6a80d1db085c18245f6f94e77"><td class="memItemLeft" align="right" valign="top"><a id="gacc056cc6a80d1db085c18245f6f94e77" name="gacc056cc6a80d1db085c18245f6f94e77"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_clk_i2s_if</b> [1]</td></tr>
<tr class="memdesc:gacc056cc6a80d1db085c18245f6f94e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_clk_i2s_if signal. <br /></td></tr>
<tr class="separator:gacc056cc6a80d1db085c18245f6f94e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e8e5d18be5aeb8bc5e211e356a696e"><td class="memItemLeft" align="right" valign="top"><a id="ga53e8e5d18be5aeb8bc5e211e356a696e" name="ga53e8e5d18be5aeb8bc5e211e356a696e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_pdm_clk</b> [1]</td></tr>
<tr class="memdesc:ga53e8e5d18be5aeb8bc5e211e356a696e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_pdm_clk signal. <br /></td></tr>
<tr class="separator:ga53e8e5d18be5aeb8bc5e211e356a696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487c0366c56db45f80bfa6cb7303e93b"><td class="memItemLeft" align="right" valign="top"><a id="ga487c0366c56db45f80bfa6cb7303e93b" name="ga487c0366c56db45f80bfa6cb7303e93b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_pdm_data</b> [1]</td></tr>
<tr class="memdesc:ga487c0366c56db45f80bfa6cb7303e93b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_pdm_data signal. <br /></td></tr>
<tr class="separator:ga487c0366c56db45f80bfa6cb7303e93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb03711800547eb8606c5cf80276ed4"><td class="memItemLeft" align="right" valign="top"><a id="ga7fb03711800547eb8606c5cf80276ed4" name="ga7fb03711800547eb8606c5cf80276ed4"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_rx_sck</b> [1]</td></tr>
<tr class="memdesc:ga7fb03711800547eb8606c5cf80276ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_rx_sck signal. <br /></td></tr>
<tr class="separator:ga7fb03711800547eb8606c5cf80276ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c38d1ee03a1477cc55c23607620671"><td class="memItemLeft" align="right" valign="top"><a id="ga60c38d1ee03a1477cc55c23607620671" name="ga60c38d1ee03a1477cc55c23607620671"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_rx_sdi</b> [1]</td></tr>
<tr class="memdesc:ga60c38d1ee03a1477cc55c23607620671"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_rx_sdi signal. <br /></td></tr>
<tr class="separator:ga60c38d1ee03a1477cc55c23607620671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc7c8d9460969091fc2f92eecb4e476"><td class="memItemLeft" align="right" valign="top"><a id="ga3dc7c8d9460969091fc2f92eecb4e476" name="ga3dc7c8d9460969091fc2f92eecb4e476"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_rx_ws</b> [1]</td></tr>
<tr class="memdesc:ga3dc7c8d9460969091fc2f92eecb4e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_rx_ws signal. <br /></td></tr>
<tr class="separator:ga3dc7c8d9460969091fc2f92eecb4e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5988f7edd3a8d5a4e3f07b1c0b41aa5"><td class="memItemLeft" align="right" valign="top"><a id="gaf5988f7edd3a8d5a4e3f07b1c0b41aa5" name="gaf5988f7edd3a8d5a4e3f07b1c0b41aa5"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_tx_sck</b> [1]</td></tr>
<tr class="memdesc:gaf5988f7edd3a8d5a4e3f07b1c0b41aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_sck signal. <br /></td></tr>
<tr class="separator:gaf5988f7edd3a8d5a4e3f07b1c0b41aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad482ca0575055b7ec0f0625624e39f08"><td class="memItemLeft" align="right" valign="top"><a id="gad482ca0575055b7ec0f0625624e39f08" name="gad482ca0575055b7ec0f0625624e39f08"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_tx_sdo</b> [1]</td></tr>
<tr class="memdesc:gad482ca0575055b7ec0f0625624e39f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_sdo signal. <br /></td></tr>
<tr class="separator:gad482ca0575055b7ec0f0625624e39f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d41dad1af8d1aa70f659cf2cb6c154b"><td class="memItemLeft" align="right" valign="top"><a id="ga9d41dad1af8d1aa70f659cf2cb6c154b" name="ga9d41dad1af8d1aa70f659cf2cb6c154b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_audioss_tx_ws</b> [1]</td></tr>
<tr class="memdesc:ga9d41dad1af8d1aa70f659cf2cb6c154b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_ws signal. <br /></td></tr>
<tr class="separator:ga9d41dad1af8d1aa70f659cf2cb6c154b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da3ab29d709603578d183c6759af13e"><td class="memItemLeft" align="right" valign="top"><a id="ga4da3ab29d709603578d183c6759af13e" name="ga4da3ab29d709603578d183c6759af13e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_ext_lna_rx_ctl_out</b> [1]</td></tr>
<tr class="memdesc:ga4da3ab29d709603578d183c6759af13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_ext_lna_rx_ctl_out signal. <br /></td></tr>
<tr class="separator:ga4da3ab29d709603578d183c6759af13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cce17bcdf0eb536d079f4a698b807c0"><td class="memItemLeft" align="right" valign="top"><a id="ga5cce17bcdf0eb536d079f4a698b807c0" name="ga5cce17bcdf0eb536d079f4a698b807c0"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_ext_pa_lna_chip_en_out</b> [1]</td></tr>
<tr class="memdesc:ga5cce17bcdf0eb536d079f4a698b807c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_ext_pa_lna_chip_en_out signal. <br /></td></tr>
<tr class="separator:ga5cce17bcdf0eb536d079f4a698b807c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfcb89ac0debaebe772a7e08e3c978b"><td class="memItemLeft" align="right" valign="top"><a id="ga4bfcb89ac0debaebe772a7e08e3c978b" name="ga4bfcb89ac0debaebe772a7e08e3c978b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_ext_pa_tx_ctl_out</b> [1]</td></tr>
<tr class="memdesc:ga4bfcb89ac0debaebe772a7e08e3c978b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_ext_pa_tx_ctl_out signal. <br /></td></tr>
<tr class="separator:ga4bfcb89ac0debaebe772a7e08e3c978b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888a1077503397ce54dce4535610eed8"><td class="memItemLeft" align="right" valign="top"><a id="ga888a1077503397ce54dce4535610eed8" name="ga888a1077503397ce54dce4535610eed8"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_act_bpktctl</b> [1]</td></tr>
<tr class="memdesc:ga888a1077503397ce54dce4535610eed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_act_bpktctl signal. <br /></td></tr>
<tr class="separator:ga888a1077503397ce54dce4535610eed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53214b963103020404b40defabdf2ef7"><td class="memItemLeft" align="right" valign="top"><a id="ga53214b963103020404b40defabdf2ef7" name="ga53214b963103020404b40defabdf2ef7"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_act_dbus_rx_en</b> [1]</td></tr>
<tr class="memdesc:ga53214b963103020404b40defabdf2ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_act_dbus_rx_en signal. <br /></td></tr>
<tr class="separator:ga53214b963103020404b40defabdf2ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8b12725b0956f40dcfda46798e9952"><td class="memItemLeft" align="right" valign="top"><a id="ga0b8b12725b0956f40dcfda46798e9952" name="ga0b8b12725b0956f40dcfda46798e9952"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_act_dbus_tx_en</b> [1]</td></tr>
<tr class="memdesc:ga0b8b12725b0956f40dcfda46798e9952"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_act_dbus_tx_en signal. <br /></td></tr>
<tr class="separator:ga0b8b12725b0956f40dcfda46798e9952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d5f829426010ac6a604b548b62b78f"><td class="memItemLeft" align="right" valign="top"><a id="ga53d5f829426010ac6a604b548b62b78f" name="ga53d5f829426010ac6a604b548b62b78f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_act_txd_rxd</b> [1]</td></tr>
<tr class="memdesc:ga53d5f829426010ac6a604b548b62b78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_act_txd_rxd signal. <br /></td></tr>
<tr class="separator:ga53d5f829426010ac6a604b548b62b78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0f9350eb43f7e1cea38f614789418d"><td class="memItemLeft" align="right" valign="top"><a id="ga0f0f9350eb43f7e1cea38f614789418d" name="ga0f0f9350eb43f7e1cea38f614789418d"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_act_ldo_en</b> [1]</td></tr>
<tr class="memdesc:ga0f0f9350eb43f7e1cea38f614789418d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_act_ldo_en signal. <br /></td></tr>
<tr class="separator:ga0f0f9350eb43f7e1cea38f614789418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4009fbd2a474d74110fc47939049d4f"><td class="memItemLeft" align="right" valign="top"><a id="gad4009fbd2a474d74110fc47939049d4f" name="gad4009fbd2a474d74110fc47939049d4f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_buck_en</b> [1]</td></tr>
<tr class="memdesc:gad4009fbd2a474d74110fc47939049d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_buck_en signal. <br /></td></tr>
<tr class="separator:gad4009fbd2a474d74110fc47939049d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b7cce8fdf09e451d2b74ce77bd743f"><td class="memItemLeft" align="right" valign="top"><a id="gac7b7cce8fdf09e451d2b74ce77bd743f" name="gac7b7cce8fdf09e451d2b74ce77bd743f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_clk_en</b> [1]</td></tr>
<tr class="memdesc:gac7b7cce8fdf09e451d2b74ce77bd743f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_clk_en signal. <br /></td></tr>
<tr class="separator:gac7b7cce8fdf09e451d2b74ce77bd743f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b1f806a6e6ac899f9e5af2ae8d4434"><td class="memItemLeft" align="right" valign="top"><a id="gaf6b1f806a6e6ac899f9e5af2ae8d4434" name="gaf6b1f806a6e6ac899f9e5af2ae8d4434"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_dig_ldo_en</b> [1]</td></tr>
<tr class="memdesc:gaf6b1f806a6e6ac899f9e5af2ae8d4434"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_dig_ldo_en signal. <br /></td></tr>
<tr class="separator:gaf6b1f806a6e6ac899f9e5af2ae8d4434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78a2df048d14c987cceedb500ae5f6b"><td class="memItemLeft" align="right" valign="top"><a id="gaf78a2df048d14c987cceedb500ae5f6b" name="gaf78a2df048d14c987cceedb500ae5f6b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_isolate_n</b> [1]</td></tr>
<tr class="memdesc:gaf78a2df048d14c987cceedb500ae5f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_isolate_n signal. <br /></td></tr>
<tr class="separator:gaf78a2df048d14c987cceedb500ae5f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e34a5031107cfb58ccf32d07474d841"><td class="memItemLeft" align="right" valign="top"><a id="ga1e34a5031107cfb58ccf32d07474d841" name="ga1e34a5031107cfb58ccf32d07474d841"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_mxd_clk_out</b> [1]</td></tr>
<tr class="memdesc:ga1e34a5031107cfb58ccf32d07474d841"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_mxd_clk_out signal. <br /></td></tr>
<tr class="separator:ga1e34a5031107cfb58ccf32d07474d841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd834012438eb6768e4c51fb76334051"><td class="memItemLeft" align="right" valign="top"><a id="gafd834012438eb6768e4c51fb76334051" name="gafd834012438eb6768e4c51fb76334051"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_rcb_clk</b> [1]</td></tr>
<tr class="memdesc:gafd834012438eb6768e4c51fb76334051"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_clk signal. <br /></td></tr>
<tr class="separator:gafd834012438eb6768e4c51fb76334051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a3560b9049d39b61751c45dc649030"><td class="memItemLeft" align="right" valign="top"><a id="ga05a3560b9049d39b61751c45dc649030" name="ga05a3560b9049d39b61751c45dc649030"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_rcb_data</b> [1]</td></tr>
<tr class="memdesc:ga05a3560b9049d39b61751c45dc649030"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_data signal. <br /></td></tr>
<tr class="separator:ga05a3560b9049d39b61751c45dc649030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef799bf2a77c1987696f8dc6c15f83d4"><td class="memItemLeft" align="right" valign="top"><a id="gaef799bf2a77c1987696f8dc6c15f83d4" name="gaef799bf2a77c1987696f8dc6c15f83d4"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_rcb_le</b> [1]</td></tr>
<tr class="memdesc:gaef799bf2a77c1987696f8dc6c15f83d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_le signal. <br /></td></tr>
<tr class="separator:gaef799bf2a77c1987696f8dc6c15f83d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6da60bc49525861d4c3c14ba3e361e"><td class="memItemLeft" align="right" valign="top"><a id="ga9e6da60bc49525861d4c3c14ba3e361e" name="ga9e6da60bc49525861d4c3c14ba3e361e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_reset_n</b> [1]</td></tr>
<tr class="memdesc:ga9e6da60bc49525861d4c3c14ba3e361e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_reset_n signal. <br /></td></tr>
<tr class="separator:ga9e6da60bc49525861d4c3c14ba3e361e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a1055f68e2ba923dde408cc8a7d4a8"><td class="memItemLeft" align="right" valign="top"><a id="ga37a1055f68e2ba923dde408cc8a7d4a8" name="ga37a1055f68e2ba923dde408cc8a7d4a8"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_ret_ldo_ol_hv</b> [1]</td></tr>
<tr class="memdesc:ga37a1055f68e2ba923dde408cc8a7d4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_ret_ldo_ol_hv signal. <br /></td></tr>
<tr class="separator:ga37a1055f68e2ba923dde408cc8a7d4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2434800ef1e7b6b3e368b66818d0bf9a"><td class="memItemLeft" align="right" valign="top"><a id="ga2434800ef1e7b6b3e368b66818d0bf9a" name="ga2434800ef1e7b6b3e368b66818d0bf9a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_ret_switch_hv</b> [1]</td></tr>
<tr class="memdesc:ga2434800ef1e7b6b3e368b66818d0bf9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_ret_switch_hv signal. <br /></td></tr>
<tr class="separator:ga2434800ef1e7b6b3e368b66818d0bf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c26e1e924f649a61868d7d05be315e"><td class="memItemLeft" align="right" valign="top"><a id="gad6c26e1e924f649a61868d7d05be315e" name="gad6c26e1e924f649a61868d7d05be315e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_bless_mxd_dpslp_xtal_en</b> [1]</td></tr>
<tr class="memdesc:gad6c26e1e924f649a61868d7d05be315e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_xtal_en signal. <br /></td></tr>
<tr class="separator:gad6c26e1e924f649a61868d7d05be315e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="memItemLeft" align="right" valign="top"><a id="gaec325a7be768ac96ff1dfecfdbce5e59" name="gaec325a7be768ac96ff1dfecfdbce5e59"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_clk_fm_pump</b> [1]</td></tr>
<tr class="memdesc:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_clk_fm_pump signal. <br /></td></tr>
<tr class="separator:gaec325a7be768ac96ff1dfecfdbce5e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db2a75c03802a14a618792532a5915"><td class="memItemLeft" align="right" valign="top"><a id="ga16db2a75c03802a14a618792532a5915" name="ga16db2a75c03802a14a618792532a5915"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_fault_out</b> [2]</td></tr>
<tr class="memdesc:ga16db2a75c03802a14a618792532a5915"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_fault_out signal. <br /></td></tr>
<tr class="separator:ga16db2a75c03802a14a618792532a5915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3014b4578def49733175d7e7dbec9e"><td class="memItemLeft" align="right" valign="top"><a id="ga0a3014b4578def49733175d7e7dbec9e" name="ga0a3014b4578def49733175d7e7dbec9e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swclk_tclk</b> [1]</td></tr>
<tr class="memdesc:ga0a3014b4578def49733175d7e7dbec9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swclk_tclk signal. <br /></td></tr>
<tr class="separator:ga0a3014b4578def49733175d7e7dbec9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="memItemLeft" align="right" valign="top"><a id="ga1cdc8144f5c39110f8a87e4c1acd4176" name="ga1cdc8144f5c39110f8a87e4c1acd4176"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swdio_tms</b> [1]</td></tr>
<tr class="memdesc:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swdio_tms signal. <br /></td></tr>
<tr class="separator:ga1cdc8144f5c39110f8a87e4c1acd4176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="memItemLeft" align="right" valign="top"><a id="gad2ba0f9b5a238e3d06237036845ae5ed" name="gad2ba0f9b5a238e3d06237036845ae5ed"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swdoe_tdi</b> [1]</td></tr>
<tr class="memdesc:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swdoe_tdi signal. <br /></td></tr>
<tr class="separator:gad2ba0f9b5a238e3d06237036845ae5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="memItemLeft" align="right" valign="top"><a id="gaab3e5ef4da736a410b62a3b278ba67e4" name="gaab3e5ef4da736a410b62a3b278ba67e4"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_swo_tdo</b> [1]</td></tr>
<tr class="memdesc:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_swo_tdo signal. <br /></td></tr>
<tr class="separator:gaab3e5ef4da736a410b62a3b278ba67e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="memItemLeft" align="right" valign="top"><a id="ga136ac7e4cb74056238b8105b8ec6e58b" name="ga136ac7e4cb74056238b8105b8ec6e58b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_swj_trstn</b> [1]</td></tr>
<tr class="memdesc:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_swj_trstn signal. <br /></td></tr>
<tr class="separator:ga136ac7e4cb74056238b8105b8ec6e58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688fc5ec21ba070262bbbac57cc05e66"><td class="memItemLeft" align="right" valign="top"><a id="ga688fc5ec21ba070262bbbac57cc05e66" name="ga688fc5ec21ba070262bbbac57cc05e66"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_trace_clock</b> [1]</td></tr>
<tr class="memdesc:ga688fc5ec21ba070262bbbac57cc05e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_trace_clock signal. <br /></td></tr>
<tr class="separator:ga688fc5ec21ba070262bbbac57cc05e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf287f08c1a4bae08f1c6b73144d870"><td class="memItemLeft" align="right" valign="top"><a id="gafbf287f08c1a4bae08f1c6b73144d870" name="gafbf287f08c1a4bae08f1c6b73144d870"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_cpuss_trace_data</b> [10]</td></tr>
<tr class="memdesc:gafbf287f08c1a4bae08f1c6b73144d870"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the cpuss_trace_data signal. <br /></td></tr>
<tr class="separator:gafbf287f08c1a4bae08f1c6b73144d870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9427f019238afbf11bc0b7a8a2bb5a00"><td class="memItemLeft" align="right" valign="top"><a id="ga9427f019238afbf11bc0b7a8a2bb5a00" name="ga9427f019238afbf11bc0b7a8a2bb5a00"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_dac_ctdac_voutsw</b> [1]</td></tr>
<tr class="memdesc:ga9427f019238afbf11bc0b7a8a2bb5a00"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the dac_ctdac_voutsw signal. <br /></td></tr>
<tr class="separator:ga9427f019238afbf11bc0b7a8a2bb5a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c305d14e1dac90409e627fad6e279a"><td class="memItemLeft" align="right" valign="top"><a id="ga89c305d14e1dac90409e627fad6e279a" name="ga89c305d14e1dac90409e627fad6e279a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lpcomp_dsi_comp</b> [1]</td></tr>
<tr class="memdesc:ga89c305d14e1dac90409e627fad6e279a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_dsi_comp signal. <br /></td></tr>
<tr class="separator:ga89c305d14e1dac90409e627fad6e279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78052e836491e191fe7a76b92fe743d5"><td class="memItemLeft" align="right" valign="top"><a id="ga78052e836491e191fe7a76b92fe743d5" name="ga78052e836491e191fe7a76b92fe743d5"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lpcomp_inn_comp</b> [1]</td></tr>
<tr class="memdesc:ga78052e836491e191fe7a76b92fe743d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inn_comp signal. <br /></td></tr>
<tr class="separator:ga78052e836491e191fe7a76b92fe743d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349f303e5af8303c5d3ca519458522c0"><td class="memItemLeft" align="right" valign="top"><a id="ga349f303e5af8303c5d3ca519458522c0" name="ga349f303e5af8303c5d3ca519458522c0"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_lpcomp_inp_comp</b> [1]</td></tr>
<tr class="memdesc:ga349f303e5af8303c5d3ca519458522c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inp_comp signal. <br /></td></tr>
<tr class="separator:ga349f303e5af8303c5d3ca519458522c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memItemLeft" align="right" valign="top"><a id="ga1b4e982a6ea50d02eb3f9b93e99124f8" name="ga1b4e982a6ea50d02eb3f9b93e99124f8"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_dsi_ctb_cmp</b> [2]</td></tr>
<tr class="memdesc:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal. <br /></td></tr>
<tr class="separator:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memItemLeft" align="right" valign="top"><a id="gad911ae2ea7a6a6b6947f21a3e6fad5c4" name="gad911ae2ea7a6a6b6947f21a3e6fad5c4"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_out_10x</b> [2]</td></tr>
<tr class="memdesc:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_out_10x signal. <br /></td></tr>
<tr class="separator:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="memItemLeft" align="right" valign="top"><a id="ga354b8315a3e51e24e1cb8c85c5d09e39" name="ga354b8315a3e51e24e1cb8c85c5d09e39"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_vin_m</b> [1]</td></tr>
<tr class="memdesc:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_m signal. <br /></td></tr>
<tr class="separator:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="memItemLeft" align="right" valign="top"><a id="ga63377551ffe0293e4f4828e9dcd23fbd" name="ga63377551ffe0293e4f4828e9dcd23fbd"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_vin_p0</b> [1]</td></tr>
<tr class="memdesc:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p0 signal. <br /></td></tr>
<tr class="separator:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bc3ff99fc3cf66e40540267965095b"><td class="memItemLeft" align="right" valign="top"><a id="ga11bc3ff99fc3cf66e40540267965095b" name="ga11bc3ff99fc3cf66e40540267965095b"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_opamp_vin_p1</b> [1]</td></tr>
<tr class="memdesc:ga11bc3ff99fc3cf66e40540267965095b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p1 signal. <br /></td></tr>
<tr class="separator:ga11bc3ff99fc3cf66e40540267965095b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bdacc3ddea3106183bcf30f4db397a"><td class="memItemLeft" align="right" valign="top"><a id="ga47bdacc3ddea3106183bcf30f4db397a" name="ga47bdacc3ddea3106183bcf30f4db397a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_pass_sarmux_pads</b> [2]</td></tr>
<tr class="memdesc:ga47bdacc3ddea3106183bcf30f4db397a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal. <br /></td></tr>
<tr class="separator:ga47bdacc3ddea3106183bcf30f4db397a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa147567bb134232d41f333e952dd0b9c"><td class="memItemLeft" align="right" valign="top"><a id="gaa147567bb134232d41f333e952dd0b9c" name="gaa147567bb134232d41f333e952dd0b9c"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_peri_tr_io_input</b> [14]</td></tr>
<tr class="memdesc:gaa147567bb134232d41f333e952dd0b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_input signal. <br /></td></tr>
<tr class="separator:gaa147567bb134232d41f333e952dd0b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e45ddc29b746bfd903aff232cf08e64"><td class="memItemLeft" align="right" valign="top"><a id="ga9e45ddc29b746bfd903aff232cf08e64" name="ga9e45ddc29b746bfd903aff232cf08e64"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_peri_tr_io_output</b> [6]</td></tr>
<tr class="memdesc:ga9e45ddc29b746bfd903aff232cf08e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_output signal. <br /></td></tr>
<tr class="separator:ga9e45ddc29b746bfd903aff232cf08e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f5676d555285adb9f4b21e7f4959d1"><td class="memItemLeft" align="right" valign="top"><a id="ga35f5676d555285adb9f4b21e7f4959d1" name="ga35f5676d555285adb9f4b21e7f4959d1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_i2c_scl</b> [10]</td></tr>
<tr class="memdesc:ga35f5676d555285adb9f4b21e7f4959d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal. <br /></td></tr>
<tr class="separator:ga35f5676d555285adb9f4b21e7f4959d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4432a09b9b5c5f521581ad07402d58"><td class="memItemLeft" align="right" valign="top"><a id="gace4432a09b9b5c5f521581ad07402d58" name="gace4432a09b9b5c5f521581ad07402d58"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_i2c_sda</b> [10]</td></tr>
<tr class="memdesc:gace4432a09b9b5c5f521581ad07402d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal. <br /></td></tr>
<tr class="separator:gace4432a09b9b5c5f521581ad07402d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="memItemLeft" align="right" valign="top"><a id="ga309c0e7dd2e92058ecdf4e11880ffc63" name="ga309c0e7dd2e92058ecdf4e11880ffc63"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_clk</b> [9]</td></tr>
<tr class="memdesc:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal. <br /></td></tr>
<tr class="separator:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fe2f9059b3f808265d86777e4565b5"><td class="memItemLeft" align="right" valign="top"><a id="ga51fe2f9059b3f808265d86777e4565b5" name="ga51fe2f9059b3f808265d86777e4565b5"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_miso</b> [10]</td></tr>
<tr class="memdesc:ga51fe2f9059b3f808265d86777e4565b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal. <br /></td></tr>
<tr class="separator:ga51fe2f9059b3f808265d86777e4565b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b31241d9d343d84053fd92973b3e268"><td class="memItemLeft" align="right" valign="top"><a id="ga3b31241d9d343d84053fd92973b3e268" name="ga3b31241d9d343d84053fd92973b3e268"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_mosi</b> [10]</td></tr>
<tr class="memdesc:ga3b31241d9d343d84053fd92973b3e268"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal. <br /></td></tr>
<tr class="separator:ga3b31241d9d343d84053fd92973b3e268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441b1168fb6efa66360b92e9e5607c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga441b1168fb6efa66360b92e9e5607c9e" name="ga441b1168fb6efa66360b92e9e5607c9e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select0</b> [8]</td></tr>
<tr class="memdesc:ga441b1168fb6efa66360b92e9e5607c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal. <br /></td></tr>
<tr class="separator:ga441b1168fb6efa66360b92e9e5607c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe402d75c926a75ffbd74d91f61ade40"><td class="memItemLeft" align="right" valign="top"><a id="gafe402d75c926a75ffbd74d91f61ade40" name="gafe402d75c926a75ffbd74d91f61ade40"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select1</b> [4]</td></tr>
<tr class="memdesc:gafe402d75c926a75ffbd74d91f61ade40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal. <br /></td></tr>
<tr class="separator:gafe402d75c926a75ffbd74d91f61ade40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ad57844d788999b172eb1984b0bb8e"><td class="memItemLeft" align="right" valign="top"><a id="ga43ad57844d788999b172eb1984b0bb8e" name="ga43ad57844d788999b172eb1984b0bb8e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select2</b> [3]</td></tr>
<tr class="memdesc:ga43ad57844d788999b172eb1984b0bb8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal. <br /></td></tr>
<tr class="separator:ga43ad57844d788999b172eb1984b0bb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08321f8717e435129488566d93b25868"><td class="memItemLeft" align="right" valign="top"><a id="ga08321f8717e435129488566d93b25868" name="ga08321f8717e435129488566d93b25868"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_m_select3</b> [3]</td></tr>
<tr class="memdesc:ga08321f8717e435129488566d93b25868"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal. <br /></td></tr>
<tr class="separator:ga08321f8717e435129488566d93b25868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bff04447ebb5944ef282e93efd16e8a"><td class="memItemLeft" align="right" valign="top"><a id="ga4bff04447ebb5944ef282e93efd16e8a" name="ga4bff04447ebb5944ef282e93efd16e8a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_clk</b> [9]</td></tr>
<tr class="memdesc:ga4bff04447ebb5944ef282e93efd16e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal. <br /></td></tr>
<tr class="separator:ga4bff04447ebb5944ef282e93efd16e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd5d78f9e2f14325b0a5ec1da417e56"><td class="memItemLeft" align="right" valign="top"><a id="gaffd5d78f9e2f14325b0a5ec1da417e56" name="gaffd5d78f9e2f14325b0a5ec1da417e56"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_miso</b> [10]</td></tr>
<tr class="memdesc:gaffd5d78f9e2f14325b0a5ec1da417e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal. <br /></td></tr>
<tr class="separator:gaffd5d78f9e2f14325b0a5ec1da417e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2128493c7b6f12d251f885e244a38f9e"><td class="memItemLeft" align="right" valign="top"><a id="ga2128493c7b6f12d251f885e244a38f9e" name="ga2128493c7b6f12d251f885e244a38f9e"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_mosi</b> [10]</td></tr>
<tr class="memdesc:ga2128493c7b6f12d251f885e244a38f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal. <br /></td></tr>
<tr class="separator:ga2128493c7b6f12d251f885e244a38f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b810ee598a528bb9b042d6a9c23b92"><td class="memItemLeft" align="right" valign="top"><a id="ga20b810ee598a528bb9b042d6a9c23b92" name="ga20b810ee598a528bb9b042d6a9c23b92"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select0</b> [8]</td></tr>
<tr class="memdesc:ga20b810ee598a528bb9b042d6a9c23b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal. <br /></td></tr>
<tr class="separator:ga20b810ee598a528bb9b042d6a9c23b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="memItemLeft" align="right" valign="top"><a id="ga28416f1c0f1b0b0cb651d8e348d10e79" name="ga28416f1c0f1b0b0cb651d8e348d10e79"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select1</b> [4]</td></tr>
<tr class="memdesc:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal. <br /></td></tr>
<tr class="separator:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="memItemLeft" align="right" valign="top"><a id="ga865ef5bf0a4cde8feba33fd3b2955653" name="ga865ef5bf0a4cde8feba33fd3b2955653"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select2</b> [3]</td></tr>
<tr class="memdesc:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal. <br /></td></tr>
<tr class="separator:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2aaf548a6228d85399260c30f5a798"><td class="memItemLeft" align="right" valign="top"><a id="ga5d2aaf548a6228d85399260c30f5a798" name="ga5d2aaf548a6228d85399260c30f5a798"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_spi_s_select3</b> [3]</td></tr>
<tr class="memdesc:ga5d2aaf548a6228d85399260c30f5a798"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal. <br /></td></tr>
<tr class="separator:ga5d2aaf548a6228d85399260c30f5a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memItemLeft" align="right" valign="top"><a id="gad7dd0d3b213b68c419c783e9c015e11f" name="gad7dd0d3b213b68c419c783e9c015e11f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_cts</b> [6]</td></tr>
<tr class="memdesc:gad7dd0d3b213b68c419c783e9c015e11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal. <br /></td></tr>
<tr class="separator:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dce25d5567455e9cb45fcbeabebf959"><td class="memItemLeft" align="right" valign="top"><a id="ga6dce25d5567455e9cb45fcbeabebf959" name="ga6dce25d5567455e9cb45fcbeabebf959"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_rts</b> [7]</td></tr>
<tr class="memdesc:ga6dce25d5567455e9cb45fcbeabebf959"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal. <br /></td></tr>
<tr class="separator:ga6dce25d5567455e9cb45fcbeabebf959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5098be3181018fab7099f46ac1640b16"><td class="memItemLeft" align="right" valign="top"><a id="ga5098be3181018fab7099f46ac1640b16" name="ga5098be3181018fab7099f46ac1640b16"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_rx</b> [8]</td></tr>
<tr class="memdesc:ga5098be3181018fab7099f46ac1640b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal. <br /></td></tr>
<tr class="separator:ga5098be3181018fab7099f46ac1640b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6476bdb3876db143ac73b79740acb"><td class="memItemLeft" align="right" valign="top"><a id="gab9b6476bdb3876db143ac73b79740acb" name="gab9b6476bdb3876db143ac73b79740acb"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_scb_uart_tx</b> [8]</td></tr>
<tr class="memdesc:gab9b6476bdb3876db143ac73b79740acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal. <br /></td></tr>
<tr class="separator:gab9b6476bdb3876db143ac73b79740acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6c03c305ec93e487644037cd689074"><td class="memItemLeft" align="right" valign="top"><a id="ga2a6c03c305ec93e487644037cd689074" name="ga2a6c03c305ec93e487644037cd689074"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_clk</b> [1]</td></tr>
<tr class="memdesc:ga2a6c03c305ec93e487644037cd689074"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_clk signal. <br /></td></tr>
<tr class="separator:ga2a6c03c305ec93e487644037cd689074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378664a41ec7e92635dabd81dff171b1"><td class="memItemLeft" align="right" valign="top"><a id="ga378664a41ec7e92635dabd81dff171b1" name="ga378664a41ec7e92635dabd81dff171b1"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data0</b> [1]</td></tr>
<tr class="memdesc:ga378664a41ec7e92635dabd81dff171b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data0 signal. <br /></td></tr>
<tr class="separator:ga378664a41ec7e92635dabd81dff171b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memItemLeft" align="right" valign="top"><a id="gaf6ddf64426e34b5b0cf4a7bb06605b46" name="gaf6ddf64426e34b5b0cf4a7bb06605b46"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data1</b> [1]</td></tr>
<tr class="memdesc:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data1 signal. <br /></td></tr>
<tr class="separator:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d40983581a0d307b3a4d24982084800"><td class="memItemLeft" align="right" valign="top"><a id="ga7d40983581a0d307b3a4d24982084800" name="ga7d40983581a0d307b3a4d24982084800"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data2</b> [1]</td></tr>
<tr class="memdesc:ga7d40983581a0d307b3a4d24982084800"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data2 signal. <br /></td></tr>
<tr class="separator:ga7d40983581a0d307b3a4d24982084800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ba4b8191d0ce260e08fca914553439"><td class="memItemLeft" align="right" valign="top"><a id="gae0ba4b8191d0ce260e08fca914553439" name="gae0ba4b8191d0ce260e08fca914553439"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data3</b> [1]</td></tr>
<tr class="memdesc:gae0ba4b8191d0ce260e08fca914553439"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data3 signal. <br /></td></tr>
<tr class="separator:gae0ba4b8191d0ce260e08fca914553439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f6837196fd1fb247c3f923468ee5cc"><td class="memItemLeft" align="right" valign="top"><a id="ga31f6837196fd1fb247c3f923468ee5cc" name="ga31f6837196fd1fb247c3f923468ee5cc"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data4</b> [1]</td></tr>
<tr class="memdesc:ga31f6837196fd1fb247c3f923468ee5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data4 signal. <br /></td></tr>
<tr class="separator:ga31f6837196fd1fb247c3f923468ee5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131553fb27f8c291914ac59aae374e8f"><td class="memItemLeft" align="right" valign="top"><a id="ga131553fb27f8c291914ac59aae374e8f" name="ga131553fb27f8c291914ac59aae374e8f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data5</b> [1]</td></tr>
<tr class="memdesc:ga131553fb27f8c291914ac59aae374e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data5 signal. <br /></td></tr>
<tr class="separator:ga131553fb27f8c291914ac59aae374e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed800ce0b563a59c39505058143ee297"><td class="memItemLeft" align="right" valign="top"><a id="gaed800ce0b563a59c39505058143ee297" name="gaed800ce0b563a59c39505058143ee297"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data6</b> [1]</td></tr>
<tr class="memdesc:gaed800ce0b563a59c39505058143ee297"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data6 signal. <br /></td></tr>
<tr class="separator:gaed800ce0b563a59c39505058143ee297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771b49d6a6568fe8ce7570e9b09ccff9"><td class="memItemLeft" align="right" valign="top"><a id="ga771b49d6a6568fe8ce7570e9b09ccff9" name="ga771b49d6a6568fe8ce7570e9b09ccff9"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_data7</b> [1]</td></tr>
<tr class="memdesc:ga771b49d6a6568fe8ce7570e9b09ccff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data7 signal. <br /></td></tr>
<tr class="separator:ga771b49d6a6568fe8ce7570e9b09ccff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5e15237798fe8d3275f878426933b7"><td class="memItemLeft" align="right" valign="top"><a id="gaad5e15237798fe8d3275f878426933b7" name="gaad5e15237798fe8d3275f878426933b7"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_select0</b> [1]</td></tr>
<tr class="memdesc:gaad5e15237798fe8d3275f878426933b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select0 signal. <br /></td></tr>
<tr class="separator:gaad5e15237798fe8d3275f878426933b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memItemLeft" align="right" valign="top"><a id="gad92a5fd297f6dedf51184d38a52e7e40" name="gad92a5fd297f6dedf51184d38a52e7e40"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_select1</b> [1]</td></tr>
<tr class="memdesc:gad92a5fd297f6dedf51184d38a52e7e40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select1 signal. <br /></td></tr>
<tr class="separator:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="memItemLeft" align="right" valign="top"><a id="gad29c4248430c8f6e8d78ad8f644b1e5c" name="gad29c4248430c8f6e8d78ad8f644b1e5c"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_select2</b> [1]</td></tr>
<tr class="memdesc:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select2 signal. <br /></td></tr>
<tr class="separator:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99bfe3c0c19201941c4d5709abf779f"><td class="memItemLeft" align="right" valign="top"><a id="gab99bfe3c0c19201941c4d5709abf779f" name="gab99bfe3c0c19201941c4d5709abf779f"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_smif_spi_select3</b> [1]</td></tr>
<tr class="memdesc:gab99bfe3c0c19201941c4d5709abf779f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select3 signal. <br /></td></tr>
<tr class="separator:gab99bfe3c0c19201941c4d5709abf779f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5160f69106fbb9d6661618e1f8dcb96a"><td class="memItemLeft" align="right" valign="top"><a id="ga5160f69106fbb9d6661618e1f8dcb96a" name="ga5160f69106fbb9d6661618e1f8dcb96a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_line</b> [40]</td></tr>
<tr class="memdesc:ga5160f69106fbb9d6661618e1f8dcb96a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal. <br /></td></tr>
<tr class="separator:ga5160f69106fbb9d6661618e1f8dcb96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebec4d5571a37d2d1f1b1ebde14c4a3"><td class="memItemLeft" align="right" valign="top"><a id="ga8ebec4d5571a37d2d1f1b1ebde14c4a3" name="ga8ebec4d5571a37d2d1f1b1ebde14c4a3"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_tcpwm_line_compl</b> [38]</td></tr>
<tr class="memdesc:ga8ebec4d5571a37d2d1f1b1ebde14c4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal. <br /></td></tr>
<tr class="separator:ga8ebec4d5571a37d2d1f1b1ebde14c4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d588859bafd8ecf06a9758e767b73a"><td class="memItemLeft" align="right" valign="top"><a id="ga90d588859bafd8ecf06a9758e767b73a" name="ga90d588859bafd8ecf06a9758e767b73a"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_usb_usb_dm_pad</b> [1]</td></tr>
<tr class="memdesc:ga90d588859bafd8ecf06a9758e767b73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_usb_dm_pad signal. <br /></td></tr>
<tr class="separator:ga90d588859bafd8ecf06a9758e767b73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fb4570c24c16b8b6ec802d5e522808"><td class="memItemLeft" align="right" valign="top"><a id="ga83fb4570c24c16b8b6ec802d5e522808" name="ga83fb4570c24c16b8b6ec802d5e522808"></a>
const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cyhal_pin_map_usb_usb_dp_pad</b> [1]</td></tr>
<tr class="memdesc:ga83fb4570c24c16b8b6ec802d5e522808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_usb_dp_pad signal. <br /></td></tr>
<tr class="separator:ga83fb4570c24c16b8b6ec802d5e522808"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91" name="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b" name="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a" name="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1" name="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga1dee1079787b327aaadd8553f0d8f32a" name="ga1dee1079787b327aaadd8553f0d8f32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dee1079787b327aaadd8553f0d8f32a">&#9670;&nbsp;</a></span>cyhal_gpio_psoc6_01_68_qfn_ble_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">cyhal_gpio_psoc6_01_68_qfn_ble_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 68-QFN-BLE package for the PSoC6_01 series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa3dbd1016ea99d087d747530418b89a01" name="gga1dee1079787b327aaadd8553f0d8f32aa3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p >No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa23d505c049c81443b12e53d5b00b1be9" name="gga1dee1079787b327aaadd8553f0d8f32aa23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p >Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa8c239764fe5c947cad341b176d49eb73" name="gga1dee1079787b327aaadd8553f0d8f32aa8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p >Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa950df72443b521531bc3be8f4058fd85" name="gga1dee1079787b327aaadd8553f0d8f32aa950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p >Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa7dd012609401076ec68c99a41fcf12bc" name="gga1dee1079787b327aaadd8553f0d8f32aa7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p >Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa8f9331cecf3c8f1bf81bc66386c8b4c1" name="gga1dee1079787b327aaadd8553f0d8f32aa8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p >Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aaad04d2399d62b5af8c88438d56ddf99b" name="gga1dee1079787b327aaadd8553f0d8f32aaad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p >Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa651caedfece9cfdc1054b06bdb19ef5c" name="gga1dee1079787b327aaadd8553f0d8f32aa651caedfece9cfdc1054b06bdb19ef5c"></a>P6_0&#160;</td><td class="fielddoc"><p >Port 6 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa3e0cb355dfc40a09ddbcb3e2a646e186" name="gga1dee1079787b327aaadd8553f0d8f32aa3e0cb355dfc40a09ddbcb3e2a646e186"></a>P6_1&#160;</td><td class="fielddoc"><p >Port 6 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa314f040c789cfa222f71ac693d4634b3" name="gga1dee1079787b327aaadd8553f0d8f32aa314f040c789cfa222f71ac693d4634b3"></a>P6_2&#160;</td><td class="fielddoc"><p >Port 6 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aab8284593b459e295b454e59c33e16325" name="gga1dee1079787b327aaadd8553f0d8f32aab8284593b459e295b454e59c33e16325"></a>P6_3&#160;</td><td class="fielddoc"><p >Port 6 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa41f81316d62acdf3935225be485ea96a" name="gga1dee1079787b327aaadd8553f0d8f32aa41f81316d62acdf3935225be485ea96a"></a>P6_4&#160;</td><td class="fielddoc"><p >Port 6 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa03d2dd144727710aa3078b5b2736a9b6" name="gga1dee1079787b327aaadd8553f0d8f32aa03d2dd144727710aa3078b5b2736a9b6"></a>P6_5&#160;</td><td class="fielddoc"><p >Port 6 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa6d9a4b708799671207e957ca525f6713" name="gga1dee1079787b327aaadd8553f0d8f32aa6d9a4b708799671207e957ca525f6713"></a>P6_6&#160;</td><td class="fielddoc"><p >Port 6 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa5c5977f7accf175188f10c667adcb707" name="gga1dee1079787b327aaadd8553f0d8f32aa5c5977f7accf175188f10c667adcb707"></a>P6_7&#160;</td><td class="fielddoc"><p >Port 6 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa5501c381b48783a8f77a78093edc1549" name="gga1dee1079787b327aaadd8553f0d8f32aa5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p >Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa9818bf8780ec2ee3c063663dc227b339" name="gga1dee1079787b327aaadd8553f0d8f32aa9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p >Port 7 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa2b42f6ebe228e231b10f05e2b9516000" name="gga1dee1079787b327aaadd8553f0d8f32aa2b42f6ebe228e231b10f05e2b9516000"></a>P7_2&#160;</td><td class="fielddoc"><p >Port 7 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa29c9b6fc101ca6d6ac8873965b27b0fa" name="gga1dee1079787b327aaadd8553f0d8f32aa29c9b6fc101ca6d6ac8873965b27b0fa"></a>P7_3&#160;</td><td class="fielddoc"><p >Port 7 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa454e0bdb032f2516d74385200861d9de" name="gga1dee1079787b327aaadd8553f0d8f32aa454e0bdb032f2516d74385200861d9de"></a>P7_4&#160;</td><td class="fielddoc"><p >Port 7 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aafb35b2a17d84e108de6082476744da35" name="gga1dee1079787b327aaadd8553f0d8f32aafb35b2a17d84e108de6082476744da35"></a>P7_5&#160;</td><td class="fielddoc"><p >Port 7 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa7d6ddc3a9879cd1388d2519e3ac7f248" name="gga1dee1079787b327aaadd8553f0d8f32aa7d6ddc3a9879cd1388d2519e3ac7f248"></a>P7_6&#160;</td><td class="fielddoc"><p >Port 7 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa8a42e7d3e80600ad7134b78692597498" name="gga1dee1079787b327aaadd8553f0d8f32aa8a42e7d3e80600ad7134b78692597498"></a>P7_7&#160;</td><td class="fielddoc"><p >Port 7 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa21e56d1f2d4d8b0b5e9c64479b91181b" name="gga1dee1079787b327aaadd8553f0d8f32aa21e56d1f2d4d8b0b5e9c64479b91181b"></a>P8_0&#160;</td><td class="fielddoc"><p >Port 8 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa0db0c6042c3ddaa4549286faf95bed5a" name="gga1dee1079787b327aaadd8553f0d8f32aa0db0c6042c3ddaa4549286faf95bed5a"></a>P8_1&#160;</td><td class="fielddoc"><p >Port 8 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa2f03e90ec98878f7c0550e1271d88c72" name="gga1dee1079787b327aaadd8553f0d8f32aa2f03e90ec98878f7c0550e1271d88c72"></a>P8_2&#160;</td><td class="fielddoc"><p >Port 8 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aac556dc6692d40142383b444a0545fe6d" name="gga1dee1079787b327aaadd8553f0d8f32aac556dc6692d40142383b444a0545fe6d"></a>P9_0&#160;</td><td class="fielddoc"><p >Port 9 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa95e8336ec074bbd5096a3c9e2195a514" name="gga1dee1079787b327aaadd8553f0d8f32aa95e8336ec074bbd5096a3c9e2195a514"></a>P9_1&#160;</td><td class="fielddoc"><p >Port 9 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa39b31257ba13f758407bb87aa9d02526" name="gga1dee1079787b327aaadd8553f0d8f32aa39b31257ba13f758407bb87aa9d02526"></a>P9_2&#160;</td><td class="fielddoc"><p >Port 9 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa7219164e747c98cf7496d2cee556820e" name="gga1dee1079787b327aaadd8553f0d8f32aa7219164e747c98cf7496d2cee556820e"></a>P9_3&#160;</td><td class="fielddoc"><p >Port 9 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa3d6f6bf971075551e669f9044ddb30e3" name="gga1dee1079787b327aaadd8553f0d8f32aa3d6f6bf971075551e669f9044ddb30e3"></a>P10_0&#160;</td><td class="fielddoc"><p >Port 10 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa607fcf269fc2a6e4ecffd80d4a345516" name="gga1dee1079787b327aaadd8553f0d8f32aa607fcf269fc2a6e4ecffd80d4a345516"></a>P10_1&#160;</td><td class="fielddoc"><p >Port 10 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aad8a1b111713dd51ed2e6984af7a100ad" name="gga1dee1079787b327aaadd8553f0d8f32aad8a1b111713dd51ed2e6984af7a100ad"></a>P11_0&#160;</td><td class="fielddoc"><p >Port 11 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aae523468e21f17d454671c2b300892915" name="gga1dee1079787b327aaadd8553f0d8f32aae523468e21f17d454671c2b300892915"></a>P11_1&#160;</td><td class="fielddoc"><p >Port 11 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa5fe34b6d232f4550a7eb7fe679df2ef6" name="gga1dee1079787b327aaadd8553f0d8f32aa5fe34b6d232f4550a7eb7fe679df2ef6"></a>P11_2&#160;</td><td class="fielddoc"><p >Port 11 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa0f9a317a819e897205a978d5521457af" name="gga1dee1079787b327aaadd8553f0d8f32aa0f9a317a819e897205a978d5521457af"></a>P11_3&#160;</td><td class="fielddoc"><p >Port 11 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa35883541a1c95809121c4481e02b3d24" name="gga1dee1079787b327aaadd8553f0d8f32aa35883541a1c95809121c4481e02b3d24"></a>P11_4&#160;</td><td class="fielddoc"><p >Port 11 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa34c6ce6d703f417ba3a222a743037ceb" name="gga1dee1079787b327aaadd8553f0d8f32aa34c6ce6d703f417ba3a222a743037ceb"></a>P11_5&#160;</td><td class="fielddoc"><p >Port 11 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa90d53a1a29a2233e7cc141b64c5fa7fa" name="gga1dee1079787b327aaadd8553f0d8f32aa90d53a1a29a2233e7cc141b64c5fa7fa"></a>P11_6&#160;</td><td class="fielddoc"><p >Port 11 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aaaf75a3f689acf9b321230e50436946c5" name="gga1dee1079787b327aaadd8553f0d8f32aaaf75a3f689acf9b321230e50436946c5"></a>P11_7&#160;</td><td class="fielddoc"><p >Port 11 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa48712274c5055ce58f2835247789024b" name="gga1dee1079787b327aaadd8553f0d8f32aa48712274c5055ce58f2835247789024b"></a>P12_6&#160;</td><td class="fielddoc"><p >Port 12 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa21febea0182e445d7348566f94cfeb8f" name="gga1dee1079787b327aaadd8553f0d8f32aa21febea0182e445d7348566f94cfeb8f"></a>P12_7&#160;</td><td class="fielddoc"><p >Port 12 Pin 7. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
