
===============================
**timestamp** - time stamp
===============================

Simple timestamp recorder.

**Unit test/Example:** 
`test_Timestamp.v <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_Timestamp.v>`_ 
`test_Timestamp.py <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_Timestamp.py>`_

Pins
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | Name          | Size                | Direction             | Description                                          | 
    +===============+=====================+=======================+======================================================+ 
    | EXT_ENABLE    | 1                   |  input                | active high accept DI signal (synchronous to CLK)    | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | CLK           | 1                   |  input                | module clock                                         | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | DI            | 1                   |  input                | input signal                                         | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | EXT_TIMESTAMP | 64                  |  input                | external timestamp timestamp pulse                   | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
    | TIMESTAMP_OUT | 64                  |  output               |                                                      | 
    +---------------+---------------------+-----------------------+------------------------------------------------------+ 
Registers
    +---------------+----------------------------------+--------+-------+-------------+----------------------------------------------+ 
    | Name          | Address                          | Bits   | r/w   | Default     | Description                                  | 
    +===============+==================================+========+=======+=============+==============================================+ 
    | EN            | 2                                | [0]    | r/w   |             | enable module                                | 
    +---------------+----------------------------------+--------+-------+-------------+----------------------------------------------+ 
    | EXT_TIMESTMP  | 2                                | [1]    | r/w   | 0           | use external timestamp                       | 
    +---------------+----------------------------------+--------+-------+-------------+----------------------------------------------+ 
    | EXT_ENABLE    | 2                                | [2]    | r/w   | 0           | enable external start                        | 
    +---------------+----------------------------------+--------+-------+-------------+----------------------------------------------+ 
