{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565020239741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565020239752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 05 11:50:39 2019 " "Processing started: Mon Aug 05 11:50:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565020239752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565020239752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565020239752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565020240267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565020240267 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(190) " "Verilog HDL information at top.v(190): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 190 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1565020251336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 6 6 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 randomNumber " "Found entity 1: randomNumber" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251361 ""} { "Info" "ISGN_ENTITY_NAME" "2 rateCounter " "Found entity 2: rateCounter" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251361 ""} { "Info" "ISGN_ENTITY_NAME" "3 display_controller " "Found entity 3: display_controller" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251361 ""} { "Info" "ISGN_ENTITY_NAME" "4 player " "Found entity 4: player" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251361 ""} { "Info" "ISGN_ENTITY_NAME" "5 levelController " "Found entity 5: levelController" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251361 ""} { "Info" "ISGN_ENTITY_NAME" "6 top " "Found entity 6: top" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1565020251361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565020251376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelController levelController:l " "Elaborating entity \"levelController\" for hierarchy \"levelController:l\"" {  } { { "top.v" "l" { Text "F:/csc258/CSC258-Project/top.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:p " "Elaborating entity \"player\" for hierarchy \"player:p\"" {  } { { "top.v" "p" { Text "F:/csc258/CSC258-Project/top.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oldButton1 top.v(188) " "Verilog HDL or VHDL warning at top.v(188): object \"oldButton1\" assigned a value but never read" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565020251722 "|top|player:p"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oldButton2 top.v(188) " "Verilog HDL or VHDL warning at top.v(188): object \"oldButton2\" assigned a value but never read" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565020251722 "|top|player:p"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oldButton3 top.v(188) " "Verilog HDL or VHDL warning at top.v(188): object \"oldButton3\" assigned a value but never read" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565020251722 "|top|player:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(194) " "Verilog HDL assignment warning at top.v(194): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251722 "|top|player:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(195) " "Verilog HDL assignment warning at top.v(195): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251722 "|top|player:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(200) " "Verilog HDL assignment warning at top.v(200): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251722 "|top|player:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(201) " "Verilog HDL assignment warning at top.v(201): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251723 "|top|player:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(206) " "Verilog HDL assignment warning at top.v(206): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251723 "|top|player:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(207) " "Verilog HDL assignment warning at top.v(207): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251723 "|top|player:p"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top.v(215) " "Verilog HDL warning at top.v(215): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 215 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1565020251723 "|top|player:p"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top.v(216) " "Verilog HDL warning at top.v(216): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 216 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1565020251723 "|top|player:p"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top.v(217) " "Verilog HDL warning at top.v(217): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 217 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1565020251723 "|top|player:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:d " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:d\"" {  } { { "top.v" "d" { Text "F:/csc258/CSC258-Project/top.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(148) " "Verilog HDL assignment warning at top.v(148): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251751 "|top|display_controller:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(149) " "Verilog HDL assignment warning at top.v(149): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251751 "|top|display_controller:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(150) " "Verilog HDL assignment warning at top.v(150): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251751 "|top|display_controller:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(151) " "Verilog HDL assignment warning at top.v(151): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251751 "|top|display_controller:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(152) " "Verilog HDL assignment warning at top.v(152): truncated value with size 32 to match size of target (1)" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565020251751 "|top|display_controller:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rateCounter display_controller:d\|rateCounter:myRateCounter " "Elaborating entity \"rateCounter\" for hierarchy \"display_controller:d\|rateCounter:myRateCounter\"" {  } { { "top.v" "myRateCounter" { Text "F:/csc258/CSC258-Project/top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumber display_controller:d\|randomNumber:myRandomNumber " "Elaborating entity \"randomNumber\" for hierarchy \"display_controller:d\|randomNumber:myRandomNumber\"" {  } { { "top.v" "myRandomNumber" { Text "F:/csc258/CSC258-Project/top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segment_decoder.v 8 8 " "Using design file seven_segment_decoder.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.v" "" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251839 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex0 " "Found entity 2: hex0" {  } { { "seven_segment_decoder.v" "" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251839 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex1 " "Found entity 3: hex1" {  } { { "seven_segment_decoder.v" "" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251839 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex2 " "Found entity 4: hex2" {  } { { "seven_segment_decoder.v" "" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251839 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex3 " "Found entity 5: hex3" {  } { { "seven_segment_decoder.v" "" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251839 ""} { "Info" "ISGN_ENTITY_NAME" "6 hex4 " "Found entity 6: hex4" {  } { { "seven_segment_decoder.v" "" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251839 ""} { "Info" "ISGN_ENTITY_NAME" "7 hex5 " "Found entity 7: hex5" {  } { { "seven_segment_decoder.v" "" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251839 ""} { "Info" "ISGN_ENTITY_NAME" "8 hex6 " "Found entity 8: hex6" {  } { { "seven_segment_decoder.v" "" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565020251839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1565020251839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:H0 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:H0\"" {  } { { "top.v" "H0" { Text "F:/csc258/CSC258-Project/top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex0 seven_segment_decoder:H0\|hex0:s0 " "Elaborating entity \"hex0\" for hierarchy \"seven_segment_decoder:H0\|hex0:s0\"" {  } { { "seven_segment_decoder.v" "s0" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex1 seven_segment_decoder:H0\|hex1:s1 " "Elaborating entity \"hex1\" for hierarchy \"seven_segment_decoder:H0\|hex1:s1\"" {  } { { "seven_segment_decoder.v" "s1" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2 seven_segment_decoder:H0\|hex2:s2 " "Elaborating entity \"hex2\" for hierarchy \"seven_segment_decoder:H0\|hex2:s2\"" {  } { { "seven_segment_decoder.v" "s2" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex3 seven_segment_decoder:H0\|hex3:s3 " "Elaborating entity \"hex3\" for hierarchy \"seven_segment_decoder:H0\|hex3:s3\"" {  } { { "seven_segment_decoder.v" "s3" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex4 seven_segment_decoder:H0\|hex4:s4 " "Elaborating entity \"hex4\" for hierarchy \"seven_segment_decoder:H0\|hex4:s4\"" {  } { { "seven_segment_decoder.v" "s4" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex5 seven_segment_decoder:H0\|hex5:s5 " "Elaborating entity \"hex5\" for hierarchy \"seven_segment_decoder:H0\|hex5:s5\"" {  } { { "seven_segment_decoder.v" "s5" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex6 seven_segment_decoder:H0\|hex6:s6 " "Elaborating entity \"hex6\" for hierarchy \"seven_segment_decoder:H0\|hex6:s6\"" {  } { { "seven_segment_decoder.v" "s6" { Text "F:/csc258/CSC258-Project/seven_segment_decoder.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020251992 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1565020253796 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1565020253796 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|score\[0\] player:p\|score\[0\]~_emulated player:p\|score\[0\]~1 " "Register \"player:p\|score\[0\]\" is converted into an equivalent circuit using register \"player:p\|score\[0\]~_emulated\" and latch \"player:p\|score\[0\]~1\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|score[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|score\[1\] player:p\|score\[1\]~_emulated player:p\|score\[1\]~5 " "Register \"player:p\|score\[1\]\" is converted into an equivalent circuit using register \"player:p\|score\[1\]~_emulated\" and latch \"player:p\|score\[1\]~5\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|score[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|score\[3\] player:p\|score\[3\]~_emulated player:p\|score\[3\]~9 " "Register \"player:p\|score\[3\]\" is converted into an equivalent circuit using register \"player:p\|score\[3\]~_emulated\" and latch \"player:p\|score\[3\]~9\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|score[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|score\[2\] player:p\|score\[2\]~_emulated player:p\|score\[2\]~13 " "Register \"player:p\|score\[2\]\" is converted into an equivalent circuit using register \"player:p\|score\[2\]~_emulated\" and latch \"player:p\|score\[2\]~13\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|score[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|score\[5\] player:p\|score\[5\]~_emulated player:p\|score\[5\]~17 " "Register \"player:p\|score\[5\]\" is converted into an equivalent circuit using register \"player:p\|score\[5\]~_emulated\" and latch \"player:p\|score\[5\]~17\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|score[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|score\[4\] player:p\|score\[4\]~_emulated player:p\|score\[4\]~21 " "Register \"player:p\|score\[4\]\" is converted into an equivalent circuit using register \"player:p\|score\[4\]~_emulated\" and latch \"player:p\|score\[4\]~21\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|score[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|score\[7\] player:p\|score\[7\]~_emulated player:p\|score\[7\]~25 " "Register \"player:p\|score\[7\]\" is converted into an equivalent circuit using register \"player:p\|score\[7\]~_emulated\" and latch \"player:p\|score\[7\]~25\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|score[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|score\[6\] player:p\|score\[6\]~_emulated player:p\|score\[6\]~29 " "Register \"player:p\|score\[6\]\" is converted into an equivalent circuit using register \"player:p\|score\[6\]~_emulated\" and latch \"player:p\|score\[6\]~29\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|score[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[20\] display_controller:d\|rateCounter:myRateCounter\|q\[20\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[20\]~1 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[20\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[20\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[20\]~1\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[19\] display_controller:d\|rateCounter:myRateCounter\|q\[19\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[19\]~5 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[19\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[19\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[19\]~5\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[18\] display_controller:d\|rateCounter:myRateCounter\|q\[18\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[18\]~9 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[18\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[18\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[18\]~9\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[17\] display_controller:d\|rateCounter:myRateCounter\|q\[17\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[17\]~13 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[17\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[17\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[17\]~13\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[16\] display_controller:d\|rateCounter:myRateCounter\|q\[16\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[16\]~17 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[16\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[16\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[16\]~17\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[15\] display_controller:d\|rateCounter:myRateCounter\|q\[15\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[15\]~21 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[15\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[15\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[15\]~21\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[14\] display_controller:d\|rateCounter:myRateCounter\|q\[14\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[14\]~25 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[14\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[14\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[14\]~25\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[13\] display_controller:d\|rateCounter:myRateCounter\|q\[13\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[13\]~29 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[13\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[13\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[13\]~29\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[12\] display_controller:d\|rateCounter:myRateCounter\|q\[12\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[12\]~33 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[12\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[12\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[12\]~33\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[11\] display_controller:d\|rateCounter:myRateCounter\|q\[11\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[11\]~37 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[11\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[11\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[11\]~37\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[10\] display_controller:d\|rateCounter:myRateCounter\|q\[10\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[10\]~41 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[10\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[10\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[10\]~41\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[9\] display_controller:d\|rateCounter:myRateCounter\|q\[9\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[9\]~45 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[9\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[9\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[9\]~45\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[8\] display_controller:d\|rateCounter:myRateCounter\|q\[8\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[8\]~49 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[8\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[8\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[8\]~49\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[7\] display_controller:d\|rateCounter:myRateCounter\|q\[7\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[7\]~53 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[7\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[7\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[7\]~53\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[6\] display_controller:d\|rateCounter:myRateCounter\|q\[6\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[6\]~57 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[6\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[6\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[6\]~57\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[5\] display_controller:d\|rateCounter:myRateCounter\|q\[5\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[5\]~61 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[5\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[5\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[5\]~61\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "display_controller:d\|rateCounter:myRateCounter\|q\[4\] display_controller:d\|rateCounter:myRateCounter\|q\[4\]~_emulated display_controller:d\|rateCounter:myRateCounter\|q\[4\]~65 " "Register \"display_controller:d\|rateCounter:myRateCounter\|q\[4\]\" is converted into an equivalent circuit using register \"display_controller:d\|rateCounter:myRateCounter\|q\[4\]~_emulated\" and latch \"display_controller:d\|rateCounter:myRateCounter\|q\[4\]~65\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 109 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|display_controller:d|rateCounter:myRateCounter|q[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player:p\|turnoff player:p\|turnoff~_emulated player:p\|turnoff~1 " "Register \"player:p\|turnoff\" is converted into an equivalent circuit using register \"player:p\|turnoff~_emulated\" and latch \"player:p\|turnoff~1\"" {  } { { "top.v" "" { Text "F:/csc258/CSC258-Project/top.v" 182 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1565020253803 "|top|player:p|turnoff"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1565020253803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565020254147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/csc258/CSC258-Project/output_files/top.map.smsg " "Generated suppressed messages file F:/csc258/CSC258-Project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565020254963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565020255491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565020255491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565020256441 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565020256441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565020256441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565020256441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565020256475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 05 11:50:56 2019 " "Processing ended: Mon Aug 05 11:50:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565020256475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565020256475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565020256475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565020256475 ""}
