	component fpacc64 is
		port (
			ao     : out std_logic;                                        -- ao
			areset : in  std_logic                     := 'X';             -- reset
			clk    : in  std_logic                     := 'X';             -- clk
			en     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- en
			n      : in  std_logic                     := 'X';             -- n
			r      : out std_logic_vector(63 downto 0);                    -- r
			x      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- x
			xo     : out std_logic;                                        -- xo
			xu     : out std_logic                                         -- xu
		);
	end component fpacc64;

