Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Apr 16 14:51:30 2019
| Host         : jason-OptiPlex-9020 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z045
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   932 |
| Unused register locations in slices containing registers |  2296 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8944 |         2147 |
| No           | No                    | Yes                    |            1086 |          316 |
| No           | Yes                   | No                     |           19499 |         5033 |
| Yes          | No                    | No                     |            7351 |         1723 |
| Yes          | No                    | Yes                    |            3498 |          832 |
| Yes          | Yes                   | No                     |           13814 |         3753 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                            Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_reset[0]                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                           |                1 |              1 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_0                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_0                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/bypass_tx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/write_reg_sel_reg                                                                                                                  |                2 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clear                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/gen_master_slots[10].reg_slice_mi/reset                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                2 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |                1 |              2 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/write_reg_sel_reg                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                        |                3 |              3 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                1 |              3 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                |                1 |              3 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn1_valid_in_reg                                                                                                                                                                                                |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                            | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                            | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                            | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                            | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                            | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]                                            | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                            | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                 | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                         | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                         | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                         | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[0][0]                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[2][0]                                            | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                       |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                   |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                 | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                               |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/E[0]                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/E[0]                                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                  |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_s                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/p_0_in                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_data_sel_reg[3][0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_data_sel_reg[3]_0[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_data_sel_reg[3]_1[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_data_sel_reg[3]_2[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/last_burst_len_0                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/last_burst_len_0                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_dsf[3].i_dsf/adc_dsf_valid_reg_0                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                4 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/p_0_in                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count[3]_i_1__1_n_0                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/p_0_in                                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/p_0_in                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/p_0_in                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/din_wr                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count[3]_i_1__2_n_0                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_reg_0                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                4 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count[3]_i_1__0_n_0                                                                                                                                                        |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                3 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/dac_sync_count[4]_i_2_n_0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/dac_sync_count[4]_i_1_n_0                                                                                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int_reg[34][3]                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_rreq                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_rdata_reg[26]                                                                                                                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0[0]                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int_reg[34][6]                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/p_3_in                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/SS[0]                                                                                                                                                                     |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[36][0] |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/reset                                                                                                                                                   |                3 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int_reg[34][5]                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/E[0]                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/p_3_in                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]_0                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int_reg[34][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int_reg[34][1]                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int_reg[34][2]                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                1 |              5 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dwdata_int_reg[34][4]                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_burst_counter[5]_i_1_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                          |                1 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_enable0                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                          |                2 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                            |                4 |              6 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[1].i_dsf/dac_dsf_req_d1_reg_0                                                                                                                                                                               |                1 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                           |                2 |              6 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb200                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/corr_cnt[5]_i_1_n_0                                                                                                         |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/reset                                                                                                                              |                4 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                               | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                                               |                2 |              7 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt[6]_i_1_n_0                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                               |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/bypass_tx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/reset                                                                                                                              |                4 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                    |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                   |                4 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/p_0_in                                                                                                                                                                                    |                1 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                          |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                          |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                    |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                            |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                  |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_2__0_n_0                                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1__0_n_0                                                                                                                            |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_width_cnt[6]_i_1_n_0                                                                                                                                                                              |                2 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                    |                1 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/p_0_in                                                                                                                                                                    |                1 |              7 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                            |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                                             |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                   |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_data_sel_reg[3]_2[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_data_sel_reg[3]_1[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_data_sel_reg[3]_0[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_data_sel_reg[3][0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/E[0]                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr                                                                                                                                                                                           | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_s                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/p_0_in                                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                          |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/E[0]                                                   | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/ptrack_cnt[4][7]_i_1_n_0                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                     |                3 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/mult_cnt[7]_i_1_n_0                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/E[0]                                                   | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/ptrack_cnt[3][7]_i_1_n_0                                                                                                    |                3 |              8 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/E[0]                                                   | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/ptrack_cnt[2][7]_i_1_n_0                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/E[0]                                                   | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/ptrack_cnt[1][7]_i_1_n_0                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/E[0]                                                   | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/ptrack_cnt[0][7]_i_1_n_0                                                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                            |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/p_1_in                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_toggle_i_1_n_0                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clear                                                                                                                                                                         |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clear                                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/p_1_in                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/clear                                                                                                                                                                                |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_5                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_7                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_9                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clear                                                                                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/trace_read_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                          |                4 |             10 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                3 |             10 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                  |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                    | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                  |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                              | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                4 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                      |                2 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |                3 |             10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                     |                3 |             11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                5 |             11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                      | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                5 |             11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                           | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             11 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                     | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                 |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                 |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                6 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                6 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb200                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[2].u_ch_est_i/dp_count[0]_i_1__1_n_0                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb200                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[3].u_ch_est_i/dp_count[0]_i_1__2_n_0                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb200                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[4].u_ch_est_i/dp_count[0]_i_1__3_n_0                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb200                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[1].u_ch_est_i/dp_count[0]_i_1__0_n_0                                                                             |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb200                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[0].u_ch_est_i/dp_count[0]_i_1_n_0                                                                                |                3 |             12 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                4 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                     |                5 |             12 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4__0                                |                                                                                                                                                                                                                                                                        |                4 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                7 |             12 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                       | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             12 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             13 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle_i_2_n_0                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/clear                                                                                                                                                                                |                2 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen96_in                                |                                                                                                                                                                                                                                                                        |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen104_in                               |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen515_in                               |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen112_in                               |                                                                                                                                                                                                                                                                        |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen120_in                               |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen12__0                                |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/bypass_tx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/aw_transfer                                                                                                          | i_system_wrapper/system_i/bypass_tx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/reset                                                                                                                              |                5 |             14 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/aw_transfer                                                                                                                               | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/reset                                                                                                                                                   |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen438_in                               |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                              |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[15]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[13][0] |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/aw_transfer                                                                                                          | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/reset                                                                                                                              |                4 |             14 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_1[0]                                                              |                                                                                                                                                                                                                                                                        |                4 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/ch_est_rxaddr                                                                                                 | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[2].u_ch_est_i/ch_est_rxaddr_reg_0_sn_1                                                                           |                4 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[14]                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[14]                                                                                                                                                                     |                4 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[0].u_running_max_i/E[0]                                                                       | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                5 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[1].u_running_max_i/E[0]                                                                       | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                4 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/ch_est_base_addr[14]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                        |                8 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[4].u_running_max_i/E[0]                                                                       | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                6 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[3].u_running_max_i/E[0]                                                                       | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                4 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[2].u_running_max_i/E[0]                                                                       | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                6 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                       |                4 |             15 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                 |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]                                                                                                                                                        |                6 |             16 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_valid_d2                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_scale_1_reg[15][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_scale_1_reg[15]_0[0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_scale_1_reg[15]_2[0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn0_data_reg[1]_0                                                                                                                                                                                               |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_pn0_data_reg[1]                                                                                                                                                                                                 |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                       |                2 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_datarate_reg[0][0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                              | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                   |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                      |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/wr_cnt[15]_i_1_n_0                                                                                                             |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_scale_1_reg[15]_1[0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_dut_inst/u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic/mux_valid_out_1                                                                                                  | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_in[3].adc_data_d[63]_i_1_n_0                                                                                                                                                                                     |                5 |             16 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/rd_cnt_reg[0][0]                                                                                                                                        |                6 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/sum_cnt[0]_i_1_n_0                                                                                             |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_dut_inst/u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic/mux_valid_out_1                                                                                                  | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_in[2].adc_data_d[47]_i_1_n_0                                                                                                                                                                                     |                6 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_dut_inst/u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic/mux_valid_out_0                                                                                                  | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_in[1].adc_data_d[31]_i_1_n_0                                                                                                                                                                                     |                4 |             16 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                               |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_dut_inst/u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic/mux_valid_out_0                                                                                                  | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_in[0].adc_data_d[15]_i_1_n_0                                                                                                                                                                                     |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_scale_2_reg[15]_2[0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0                                                                                                                                                                                             |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_scale_2_reg[15]_1[0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_scale_2_reg[15]_0[0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                 |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_scale_2_reg[15][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                   |                4 |             16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                6 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/burst_count                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/burst_count                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                 |                4 |             18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                 |                3 |             18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                4 |             18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/corr_shift                                                                                                    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/rx_in_addr0                                                                                                                 |                4 |             20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                                                  |                3 |             20 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             20 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dmx[0].i_dmx/dac_samples_d1_reg[0]_0                                                                                                                                                                            |                4 |             20 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                      |                4 |             20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clear                                                                                                                                                                                      |                4 |             21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                8 |             22 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                           |                4 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                           |                4 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_dma_x_length_reg[0][0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                5 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i1                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                4 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_dma_x_length_reg[0][0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                5 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               17 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |                5 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                 |                9 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                           |                4 |             24 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                           |                4 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_rx_dp_on_1_reg[0][0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                7 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_vco_rx_on_1_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               10 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_vco_rx_on_2_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               11 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_vco_tx_off_1_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               11 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_vco_tx_off_2_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_vco_tx_on_1_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               16 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_rx_dp_on_2_reg[0][0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_tx_dp_on_2_reg[0][0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                7 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_vco_tx_on_2_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               13 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_tx_off_2_reg[0][0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                9 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_frame_length_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_rx_off_1_reg[0][0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_tx_dp_off_1_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_tx_dp_off_2_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_rx_off_2_reg[0][0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_tx_off_1_reg[0][0]                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_rx_on_1_reg[0][0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                7 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_tx_dp_on_1_reg[0][0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_rx_dp_off_2_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_tx_on_2_reg[0][0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_rx_on_2_reg[0][0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_tx_on_1_reg[0][0]                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                9 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_vco_rx_off_1_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               12 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_rx_dp_off_1_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_counter_init_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_vco_rx_off_2_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               11 |             24 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                           |                                                                                                                                                                                                                                                                        |               10 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                           |                                                                                                                                                                                                                                                                        |                9 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |               10 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                4 |             25 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                4 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_8[0]                                                              |                                                                                                                                                                                                                                                                        |                4 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                           |                                                                                                                                                                                                                                                                        |               12 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                                 |                8 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_dma_dest_address_reg[3][0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                4 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                7 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |               10 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                7 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_dma_src_address_reg[3][0]                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |                5 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_rreq                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               11 |             27 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                4 |             28 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_1_in                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                4 |             28 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                4 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                5 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |               16 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                6 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                6 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                5 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_7[0]                                                              |                                                                                                                                                                                                                                                                        |                8 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_3[0]                                                              |                                                                                                                                                                                                                                                                        |                8 |             29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             31 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram0                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                5 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |               10 |             31 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram0                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             31 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[2].u_running_max_i/Delay4_out1                                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_gpio_out_int_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_q[2]_341                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               14 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_q[1]_339                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               10 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_q[0]_345                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               18 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_i[4]_338                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               14 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int_reg[31]_2[0]                                                                                                                                                                                           |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iqcor_coeff_2_reg[15]_1[0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iqcor_coeff_2_reg[15]_2[0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_incr_2_reg[15]_1[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[3].u_running_max_i/Delay4_out1                                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/led_driver/U0/watchdog_counter0                                                                                                                                                                                                | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_reset[0]                                                                                                                                                                                              |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_incr_2_reg[15]_0[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               13 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iqcor_coeff_2_reg[15][0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_scratch_reg[0]_1[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               13 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_q[4]_337                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |                6 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_q[3]_340                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               11 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_incr_2_reg[15]_2[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/SR[0]                                                                                                                                                                                                               |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[0].u_running_max_i/Delay4_out1                                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                6 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[1].i_dsf/dac_valid_d2_reg_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iqcor_coeff_2_reg[15]_0[0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[1].u_running_max_i/Delay4_out1                                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int_reg[0][0]                                                                                                                                                                                              |               12 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int_reg[31]_1[0]                                                                                                                                                                                           |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                       |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int_reg[31]_3[0]                                                                                                                                                                                           |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15]_1[0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                4 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15]_0[0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_cnt[0]_i_1_n_0                                                                                                                                                                             |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15][0]                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_gpio_out_int_reg[0][0]                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15]_2[0]                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15]_1[0]                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15]_0[0]                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_rack_d                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               16 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/top_rd_enb                                                                                                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/reset                                                                                                                                                   |               23 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_scratch_reg[0][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_dcfilt_coeff_reg[15][0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rack_d                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                        |                4 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/E[0]                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                      |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_rreq_s__0                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               15 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                      |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_scratch_reg[0]_0[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_running_max[4].u_running_max_i/Delay4_out1                                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_pat_data_2_reg[15][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                7 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[2].i_dsf/dac_data_i_d3[47]_i_2_n_0                                                                                                                                                            | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[2].i_dsf/dac_data_i_d3[47]_i_1_n_0                                                                                                                                                                          |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_pat_data_2_reg[15]_0[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               11 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_i[2]_343                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_incr_2_reg[15][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_pat_data_2_reg[15]_1[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               12 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_i[1]_344                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               17 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_incr_1_reg[15]_2[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_incr_1_reg[15]_1[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               11 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_i[3]_342                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_rack_d                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                   |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_pat_data_2_reg[15]_2[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/ch_i[0]_336                                                                                                      | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               10 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_scratch_reg[0][0]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               11 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_incr_1_reg[15]_0[0]                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_dds_incr_1_reg[15][0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_start_code_reg[0][0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               12 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_coeff_2_reg[15]_2[0]                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |                5 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_reset[0]                                                                                                                                                                                              |                9 |             32 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                5 |             32 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                          |                9 |             33 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count[0]_i_1_n_0                                                                                                                                                                          |                9 |             33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               10 |             34 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                8 |             34 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               10 |             34 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |               11 |             34 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dmx[0].i_dmx/dac_samples_d1_reg[1]                                                                                                                                                                              |                7 |             35 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/corr_shift                                                                                                    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               12 |             38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                               | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |                8 |             40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                               | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                              |               13 |             40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[56][0] |                                                                                                                                                                                                                                                                        |                8 |             40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                        |                7 |             40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                  |               19 |             40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                                        |                6 |             40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[56][0]  |                                                                                                                                                                                                                                                                        |                7 |             40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                        |                9 |             40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             40 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                7 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/p_5_in                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |               10 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                7 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/p_5_in                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               10 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               10 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               12 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               12 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             41 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                     |               13 |             42 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |               11 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46][0]                                                                |                                                                                                                                                                                                                                                                        |                6 |             45 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |               11 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                9 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |               10 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_2[0]                                                              |                                                                                                                                                                                                                                                                        |                7 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_5[0]                                                              |                                                                                                                                                                                                                                                                        |                7 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_5_in                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |               15 |             46 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/rx_valid                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |               19 |             46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[46][0]  |                                                                                                                                                                                                                                                                        |                6 |             47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                                        |                7 |             47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                                                        |                9 |             47 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_0[0]                                                              |                                                                                                                                                                                                                                                                        |                7 |             47 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                8 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               10 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                7 |             48 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[2].i_dsf/dac_valid_d2_reg_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               24 |             48 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_3                                                                                                                                                                                                        |               14 |             48 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             48 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               10 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               10 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               10 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               11 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                8 |             49 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             49 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                      |               13 |             51 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               15 |             52 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dmx[0].i_dmx/dac_samples_d1_reg[0]                                                                                                                                                                              |               10 |             52 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               13 |             54 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/src_reset_shift[2]                                                                                                                                                                                     |               10 |             55 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                                                      |               40 |             58 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               11 |             59 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               13 |             59 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               10 |             59 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               12 |             59 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               13 |             59 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |               13 |             59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               21 |             61 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/dest_reset_shift[2]                                                                                                                                                                                    |               14 |             63 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_dsf[3].i_dsf/adc_dsf_data[63]_i_1_n_0                                                                                                                                                                            |                9 |             64 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/adc_valid_i0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               11 |             64 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_mux[0].i_mux/adc_mux_data_3_0[63]_i_1_n_0                                                                                                                                                                        |               17 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/fwd_data_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[0].u_ch_est_i/ad_macc_inst/E[0]                                                                    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                9 |             64 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/bypass_tx/inst/u_util_mw_bypass_user_logic_dut_inst/u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic/mux_valid_out_0                                                                                                  | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_reset[0]                                                                                                                                                                                              |                9 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[0].u_ch_est_i/ad_macc_inst/ch_q_reg[0][0]                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               16 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_slice/_dest_ready                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[4].rx_gs_mult_core_i/done_i0                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               13 |             64 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/bypass_tx/inst/u_util_mw_bypass_user_logic_dut_inst/u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic/mux_valid_out_0                                                                                                  |                                                                                                                                                                                                                                                                        |                9 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[1].u_ch_est_i/ad_macc_inst/E[0]                                                                    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               10 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[3].u_ch_est_i/ad_macc_inst/E[0]                                                                    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               16 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[1].u_ch_est_i/ad_macc_inst/ch_q_reg[0][0]                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               16 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               16 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               16 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/done_i0                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               13 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[1].rx_gs_mult_core_i/done_i0                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               13 |             64 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/dac_valid                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_dma_fifo/dout[63]_i_1_n_0                                                                                                                                                                       |                9 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[2].rx_gs_mult_core_i/done_i0                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               12 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[4].u_ch_est_i/ad_macc_inst/ch_q_reg[0][0]                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               16 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[2].u_ch_est_i/ad_macc_inst/E[0]                                                                    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               13 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[4].u_ch_est_i/ad_macc_inst/E[0]                                                                    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |                9 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[2].u_ch_est_i/ad_macc_inst/ch_q_reg[0][0]                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               16 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[3].rx_gs_mult_core_i/done_i0                                                | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               13 |             64 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[3].u_ch_est_i/ad_macc_inst/ch_q_reg[0][0]                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               16 |             64 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dmx[0].i_dmx/dac_valid_d4_reg                                                                                                                                                                                   |               12 |             65 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/bypass_tx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_addr_decoder_inst/E[0]                                                                                                                    | i_system_wrapper/system_i/bypass_tx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/write_reg_sel_reg                                                                                                                  |                9 |             65 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_addr_decoder_inst/E[0]                                                                                                                    | i_system_wrapper/system_i/bypass_rx/inst/u_util_mw_bypass_user_logic_axi_lite_inst/u_util_mw_bypass_user_logic_axi_lite_module_inst/write_reg_sel_reg                                                                                                                  |               11 |             66 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_dsf[0].i_dsf/adc_dsf_valid_i_1_n_0                                                                                                                                                                               |               12 |             66 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_dsf[1].i_dsf/adc_dsf_valid_i_1__0_n_0                                                                                                                                                                            |               11 |             66 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/g_dsf[2].i_dsf/adc_dsf_valid_i_1__1_n_0                                                                                                                                                                            |               12 |             66 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                       |               33 |             66 |
| ~i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               46 |             68 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/D[0]                                                                                                                                         | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               11 |             71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                       |               30 |             76 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |               15 |             78 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |               20 |             78 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |               10 |             78 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |               16 |             78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                      |               26 |             79 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                      |               16 |             79 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                      |               13 |             79 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clear                                                                                                                                                                      |               14 |             79 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[2].i_dsf/dac_dsf_req_d2                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               13 |             80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |               22 |             84 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[1].i_dsf/dac_dsf_req_d2_reg_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                        |               16 |             96 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               17 |             96 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/E[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                                           |               26 |            100 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               28 |            103 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                              |               29 |            110 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dsf[0].i_dsf/dac_dsf_req_d2_reg_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                        |               16 |            112 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[4].u_ch_est_i/E[0]                                                                                 | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |               30 |            112 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_3_0[15]_i_1_n_0                                                                                                                                                                     |               33 |            113 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[26]_0                                                                                                                                                             |               33 |            114 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb200                                                                                                                                          |                                                                                                                                                                                                                                                                        |               30 |            120 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               27 |            128 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_dds_phase_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               32 |            128 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                     |               31 |            144 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                      |               37 |            157 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                      |               39 |            157 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                      |               29 |            157 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst                                                                                                                                                                                      |               34 |            157 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                      |               36 |            158 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                      |               38 |            158 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                      |               36 |            158 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_2_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clear                                                                                                                                                                      |               38 |            158 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                                                                                                                                       |               40 |            160 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_pn_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               39 |            160 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |               52 |            164 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/SR[0]                                                                                                                                                   |               61 |            322 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[4].rx_gs_mult_core_i/E[0]                                                   | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[4].rx_gs_mult_core_i/SR[0]                                                                |              120 |            460 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/adc_mux_valid                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |              111 |            520 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_s                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst                                                                                                                                                                                      |              104 |            624 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_toggle_i_2_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/clear                                                                                                                                                                         |              111 |            625 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_rack_int_reg_0                                                                                                                                                                       |              219 |            810 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              202 |           1102 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              928 |           3339 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |             1127 |           5619 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb200                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |             2104 |           6958 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                          | i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_gs_mult/gen_rx_gs_mult_cores[0].rx_gs_mult_core_i/scnt_d2_reg[1]_rep__32_0                                             |             4032 |          15806 |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 2      |                    24 |
| 3      |                    19 |
| 4      |                   152 |
| 5      |                    30 |
| 6      |                    11 |
| 7      |                    19 |
| 8      |                    44 |
| 9      |                    24 |
| 10     |                    23 |
| 11     |                     5 |
| 12     |                    47 |
| 13     |                     9 |
| 14     |                    29 |
| 15     |                    11 |
| 16+    |                   472 |
+--------+-----------------------+


