# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do DE1_SOC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/DSD\ Quartus/Bresenham_Lines_FPGA/DE1_SOC {D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/DE1_SOC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:22 on Mar 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC" D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/DE1_SOC.v 
# -- Compiling module DE1_SOC
# 
# Top level modules:
# 	DE1_SOC
# End time: 19:21:22 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DSD\ Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter {D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:22 on Mar 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter" D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_pll.v 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 19:21:22 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DSD\ Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter {D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:22 on Mar 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter" D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 19:21:23 on Mar 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DSD\ Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter {D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_address_translator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:23 on Mar 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter" D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_address_translator.v 
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	vga_address_translator
# End time: 19:21:23 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DSD\ Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter {D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:23 on Mar 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter" D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v 
# -- Compiling module vga_adapter
# 
# Top level modules:
# 	vga_adapter
# End time: 19:21:23 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DSD\ Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules {D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/xy_coordinates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:23 on Mar 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules" D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/xy_coordinates.v 
# -- Compiling module xy_coordinates
# 
# Top level modules:
# 	xy_coordinates
# End time: 19:21:23 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/DSD\ Quartus/Bresenham_Lines_FPGA/DE1_SOC {D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/Test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:23 on Mar 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC" D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/Test.v 
# -- Compiling module Test
# 
# Top level modules:
# 	Test
# End time: 19:21:23 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Test 
# Start time: 19:21:23 on Mar 19,2023
# Loading work.Test
# Loading work.xy_coordinates
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 19:23:56 on Mar 19,2023, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
