This is a great idea for a GitHub `README.md` file\\! I've combined the information from both documents into a structured summary for your Week 2 work.



Here is the markdown code for your \*\*`WEEK2-README.md`\*\*:



```markdown

\# Week 2: BabySoC Fundamentals \& Functional Modelling



\## Objective

\[cite\_start]The primary goal for Week 2 was to establish a strong foundational understanding of \*\*System-on-Chip (SoC)\*\* fundamentals and to gain practical experience in \*\*functional modelling\*\* of the \*\*BabySoC\*\* using simulation tools\[cite: 17, 18, 2, 3].



\[cite\_start]By the end of this week, the aim was to be able to explain the theory behind SoC design and demonstrate the BabySoC's functional modelling using simulation waveforms\[cite: 45].



---



\## Part 1: Theory (Conceptual Understanding)



\[cite\_start]This part focused on building a solid theoretical background on SoC design by reviewing core concepts\[cite: 4, 5].



\### Focus Areas:

\* \[cite\_start]\*\*What is an SoC?\*\* Answering the fundamental question of what a System-on-Chip is\[cite: 8].

\* \[cite\_start]\*\*SoC Components:\*\* Identifying the key components that make up a typical SoC, such as the CPU, memory, peripherals, and interconnect\[cite: 9].

\* \[cite\_start]\*\*The BabySoC Model:\*\* Understanding \*\*why BabySoC is a simplified model\*\* used for learning complex SoC concepts\[cite: 12].

\* \[cite\_start]\*\*Functional Modelling:\*\* Learning the critical \*\*role of functional modelling\*\* \*before\* moving to the Register-Transfer Level (RTL) and physical design stages\[cite: 13].



\### Deliverable:

\* \[cite\_start]A 1-2 page write-up summarizing the understanding of SoC design fundamentals and explaining how BabySoC fits into this learning journey\[cite: 14].



---



\## Part 2: Labs (Hands-on Functional Modelling)



\[cite\_start]The lab component provided hands-on practice with the \*\*VSDBabySoC Project\*\* to execute functional modelling\[cite: 19, 20].



\### Tools Used:

\* \[cite\_start]\*\*Icarus Verilog (`iverilog`)\*\*: Used for compiling the Verilog code\[cite: 24].

\* \[cite\_start]\*\*GTKWave\*\*: Used for viewing and analyzing the simulation waveforms\[cite: 26].



\### Key Steps and Analysis:

1\.  \[cite\_start]Clone the BabySoC project repository\[cite: 29].

2\.  \[cite\_start]Compile the BabySoC Verilog modules using `iverilog`\[cite: 31].

3\.  \[cite\_start]Simulate the design to generate `.vcd` waveform files\[cite: 33, 35].

4\.  \[cite\_start]Open the `.vcd` files in \*\*GTKWave\*\* and analyze the following aspects of the BabySoC's behavior\[cite: 36]:

&nbsp;   \* \[cite\_start]\*\*Reset operation\*\* \[cite: 37]

&nbsp;   \* \[cite\_start]\*\*Clocking\*\* \[cite: 38]

&nbsp;   \* \[cite\_start]\*\*Dataflow\*\* between different modules \[cite: 39]



\### Deliverables:

\* \[cite\_start]Simulation logs\[cite: 42].

\* \[cite\_start]\*\*GTKWave screenshots\*\* highlighting the correct functional behavior of the BabySoC\[cite: 43].

\* \[cite\_start]A short explanation accompanying each screenshot detailing what the displayed waveform represents\[cite: 44, 40].

```

