{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671691642961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671691642961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 08:47:22 2022 " "Processing started: Thu Dec 22 08:47:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671691642961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1671691642961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic_Project -c Logic_Project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic_Project -c Logic_Project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1671691642961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1671691643901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1671691643901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671691654120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671691654120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_normalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_normalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_normalizer " "Found entity 1: adder_normalizer" {  } { { "adder_normalizer.v" "" { Text "G:/Sem 7/Logic 2/Project/adder_normalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671691654120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671691654120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1671691654168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mant_normalizer_in adder.v(16) " "Verilog HDL or VHDL warning at adder.v(16): object \"mant_normalizer_in\" assigned a value but never read" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1671691654169 "|adder"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mant_normalizer_out adder.v(17) " "Verilog HDL warning at adder.v(17): object mant_normalizer_out used but never assigned" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1671691654169 "|adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_normalizer_in adder.v(18) " "Verilog HDL or VHDL warning at adder.v(18): object \"exp_normalizer_in\" assigned a value but never read" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1671691654170 "|adder"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "exp_normalizer_out adder.v(19) " "Verilog HDL warning at adder.v(19): object exp_normalizer_out used but never assigned" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1671691654170 "|adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(107) " "Verilog HDL assignment warning at adder.v(107): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671691654172 "|adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diff adder.v(25) " "Verilog HDL Always Construct warning at adder.v(25): inferring latch(es) for variable \"diff\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1671691654172 "|adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mant_temp adder.v(25) " "Verilog HDL Always Construct warning at adder.v(25): inferring latch(es) for variable \"mant_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1671691654172 "|adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 23 adder.v(115) " "Verilog HDL assignment warning at adder.v(115): truncated value with size 25 to match size of target (23)" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671691654172 "|adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mant_normalizer_out\[22..0\] 0 adder.v(17) " "Net \"mant_normalizer_out\[22..0\]\" at adder.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1671691654180 "|adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "exp_normalizer_out 0 adder.v(19) " "Net \"exp_normalizer_out\" at adder.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1671691654181 "|adder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done adder.v(1) " "Output port \"done\" at adder.v(1) has no driver" {  } { { "adder.v" "" { Text "G:/Sem 7/Logic 2/Project/adder.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1671691654181 "|adder"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671691654247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 08:47:34 2022 " "Processing ended: Thu Dec 22 08:47:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671691654247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671691654247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671691654247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671691654247 ""}
