--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 244 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.189ns.
--------------------------------------------------------------------------------
Slack:                  15.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/M_reg_4_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.720 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/M_reg_4_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y43.SR       net (fanout=9)        3.080   M_reset_cond_out
    SLICE_X4Y43.CLK      Tsrck                 0.461   cycle/M_reg_4_q_0
                                                       cycle/M_reg_4_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.979ns logic, 3.080ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  15.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/M_reg_2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.720 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/M_reg_2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y43.SR       net (fanout=9)        3.080   M_reset_cond_out
    SLICE_X4Y43.CLK      Tsrck                 0.450   cycle/M_reg_4_q_0
                                                       cycle/M_reg_2_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (0.968ns logic, 3.080ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/M_reg_6_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.720 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/M_reg_6_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y43.SR       net (fanout=9)        3.080   M_reset_cond_out
    SLICE_X4Y43.CLK      Tsrck                 0.428   cycle/M_reg_4_q_0
                                                       cycle/M_reg_6_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (0.946ns logic, 3.080ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.712 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y40.SR       net (fanout=9)        3.013   M_reset_cond_out
    SLICE_X6Y40.CLK      Tsrck                 0.429   cycle/ctr/M_ctr_q[15]
                                                       cycle/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (0.947ns logic, 3.013ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.712 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y40.SR       net (fanout=9)        3.013   M_reset_cond_out
    SLICE_X6Y40.CLK      Tsrck                 0.418   cycle/ctr/M_ctr_q[15]
                                                       cycle/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (0.936ns logic, 3.013ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.712 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y40.SR       net (fanout=9)        3.013   M_reset_cond_out
    SLICE_X6Y40.CLK      Tsrck                 0.395   cycle/ctr/M_ctr_q[15]
                                                       cycle/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (0.913ns logic, 3.013ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.712 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y40.SR       net (fanout=9)        3.013   M_reset_cond_out
    SLICE_X6Y40.CLK      Tsrck                 0.381   cycle/ctr/M_ctr_q[15]
                                                       cycle/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (0.899ns logic, 3.013ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  16.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/M_reg_5_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.849ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/M_reg_5_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y42.SR       net (fanout=9)        2.893   M_reset_cond_out
    SLICE_X5Y42.CLK      Tsrck                 0.438   cycle/M_reg_5_q_1
                                                       cycle/M_reg_5_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (0.956ns logic, 2.893ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  16.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/M_reg_3_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.824ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/M_reg_3_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y42.SR       net (fanout=9)        2.893   M_reset_cond_out
    SLICE_X5Y42.CLK      Tsrck                 0.413   cycle/M_reg_5_q_1
                                                       cycle/M_reg_3_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (0.931ns logic, 2.893ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/M_reg_8_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/M_reg_8_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y42.SR       net (fanout=9)        2.893   M_reset_cond_out
    SLICE_X5Y42.CLK      Tsrck                 0.410   cycle/M_reg_5_q_1
                                                       cycle/M_reg_8_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (0.928ns logic, 2.893ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  16.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/M_reg_7_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/M_reg_7_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y42.SR       net (fanout=9)        2.854   M_reset_cond_out
    SLICE_X6Y42.CLK      Tsrck                 0.418   cycle/M_reg_7_q_1
                                                       cycle/M_reg_7_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.936ns logic, 2.854ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  16.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/M_reg_1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/M_reg_1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y42.SR       net (fanout=9)        2.854   M_reset_cond_out
    SLICE_X7Y42.CLK      Tsrck                 0.410   cycle/M_reg_1_q_1
                                                       cycle/M_reg_1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.928ns logic, 2.854ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.712 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y39.SR       net (fanout=9)        2.791   M_reset_cond_out
    SLICE_X6Y39.CLK      Tsrck                 0.429   cycle/ctr/M_ctr_q[11]
                                                       cycle/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (0.947ns logic, 2.791ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  16.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.712 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y39.SR       net (fanout=9)        2.791   M_reset_cond_out
    SLICE_X6Y39.CLK      Tsrck                 0.418   cycle/ctr/M_ctr_q[11]
                                                       cycle/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.936ns logic, 2.791ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.712 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y39.SR       net (fanout=9)        2.791   M_reset_cond_out
    SLICE_X6Y39.CLK      Tsrck                 0.395   cycle/ctr/M_ctr_q[11]
                                                       cycle/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (0.913ns logic, 2.791ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.712 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y39.SR       net (fanout=9)        2.791   M_reset_cond_out
    SLICE_X6Y39.CLK      Tsrck                 0.381   cycle/ctr/M_ctr_q[11]
                                                       cycle/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.899ns logic, 2.791ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  16.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y41.SR       net (fanout=9)        2.657   M_reset_cond_out
    SLICE_X6Y41.CLK      Tsrck                 0.429   cycle/M_ctr_value[2]
                                                       cycle/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.947ns logic, 2.657ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  16.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y41.SR       net (fanout=9)        2.657   M_reset_cond_out
    SLICE_X6Y41.CLK      Tsrck                 0.418   cycle/M_ctr_value[2]
                                                       cycle/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (0.936ns logic, 2.657ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  16.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y41.SR       net (fanout=9)        2.657   M_reset_cond_out
    SLICE_X6Y41.CLK      Tsrck                 0.395   cycle/M_ctr_value[2]
                                                       cycle/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.913ns logic, 2.657ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y38.SR       net (fanout=9)        2.598   M_reset_cond_out
    SLICE_X6Y38.CLK      Tsrck                 0.429   cycle/ctr/M_ctr_q[7]
                                                       cycle/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (0.947ns logic, 2.598ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y38.SR       net (fanout=9)        2.598   M_reset_cond_out
    SLICE_X6Y38.CLK      Tsrck                 0.418   cycle/ctr/M_ctr_q[7]
                                                       cycle/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (0.936ns logic, 2.598ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  16.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y38.SR       net (fanout=9)        2.598   M_reset_cond_out
    SLICE_X6Y38.CLK      Tsrck                 0.395   cycle/ctr/M_ctr_q[7]
                                                       cycle/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (0.913ns logic, 2.598ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  16.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y38.SR       net (fanout=9)        2.598   M_reset_cond_out
    SLICE_X6Y38.CLK      Tsrck                 0.381   cycle/ctr/M_ctr_q[7]
                                                       cycle/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.899ns logic, 2.598ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y37.SR       net (fanout=9)        2.404   M_reset_cond_out
    SLICE_X6Y37.CLK      Tsrck                 0.429   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.947ns logic, 2.404ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y37.SR       net (fanout=9)        2.404   M_reset_cond_out
    SLICE_X6Y37.CLK      Tsrck                 0.418   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (0.936ns logic, 2.404ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y37.SR       net (fanout=9)        2.404   M_reset_cond_out
    SLICE_X6Y37.CLK      Tsrck                 0.395   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (0.913ns logic, 2.404ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          cycle/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to cycle/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y37.SR       net (fanout=9)        2.404   M_reset_cond_out
    SLICE_X6Y37.CLK      Tsrck                 0.381   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.899ns logic, 2.404ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  17.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycle/ctr/M_ctr_q_0 (FF)
  Destination:          cycle/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.036ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cycle/ctr/M_ctr_q_0 to cycle/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.AQ       Tcko                  0.476   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/M_ctr_q_0
    SLICE_X6Y37.A5       net (fanout=1)        0.405   cycle/ctr/M_ctr_q[0]
    SLICE_X6Y37.COUT     Topcya                0.472   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       cycle/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[7]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[11]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cycle/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[15]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.CLK      Tcinck                0.319   cycle/M_ctr_value[2]
                                                       cycle/ctr/Mcount_M_ctr_q_xor<18>
                                                       cycle/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (1.540ns logic, 0.496ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  17.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycle/ctr/M_ctr_q_0 (FF)
  Destination:          cycle/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.024ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cycle/ctr/M_ctr_q_0 to cycle/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.AQ       Tcko                  0.476   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/M_ctr_q_0
    SLICE_X6Y37.A5       net (fanout=1)        0.405   cycle/ctr/M_ctr_q[0]
    SLICE_X6Y37.COUT     Topcya                0.472   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       cycle/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[7]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[11]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cycle/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[15]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.CLK      Tcinck                0.307   cycle/M_ctr_value[2]
                                                       cycle/ctr/Mcount_M_ctr_q_xor<18>
                                                       cycle/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (1.528ns logic, 0.496ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack:                  17.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cycle/ctr/M_ctr_q_0 (FF)
  Destination:          cycle/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cycle/ctr/M_ctr_q_0 to cycle/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.AQ       Tcko                  0.476   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/M_ctr_q_0
    SLICE_X6Y37.A5       net (fanout=1)        0.405   cycle/ctr/M_ctr_q[0]
    SLICE_X6Y37.COUT     Topcya                0.472   cycle/ctr/M_ctr_q[3]
                                                       cycle/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       cycle/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y38.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[7]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y39.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[11]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y40.CIN      net (fanout=1)        0.082   cycle/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y40.COUT     Tbyp                  0.091   cycle/ctr/M_ctr_q[15]
                                                       cycle/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y41.CIN      net (fanout=1)        0.003   cycle/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y41.CLK      Tcinck                0.240   cycle/M_ctr_value[2]
                                                       cycle/ctr/Mcount_M_ctr_q_xor<18>
                                                       cycle/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.461ns logic, 0.496ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cycle/M_reg_4_q_0/CLK
  Logical resource: cycle/M_reg_6_q_0/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cycle/M_reg_4_q_0/CLK
  Logical resource: cycle/M_reg_2_q_0/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cycle/M_reg_4_q_0/CLK
  Logical resource: cycle/M_reg_4_q_0/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[3]/CLK
  Logical resource: cycle/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[3]/CLK
  Logical resource: cycle/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[3]/CLK
  Logical resource: cycle/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[3]/CLK
  Logical resource: cycle/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[7]/CLK
  Logical resource: cycle/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[7]/CLK
  Logical resource: cycle/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[7]/CLK
  Logical resource: cycle/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[7]/CLK
  Logical resource: cycle/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[11]/CLK
  Logical resource: cycle/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[11]/CLK
  Logical resource: cycle/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[11]/CLK
  Logical resource: cycle/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[11]/CLK
  Logical resource: cycle/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[15]/CLK
  Logical resource: cycle/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[15]/CLK
  Logical resource: cycle/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[15]/CLK
  Logical resource: cycle/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/ctr/M_ctr_q[15]/CLK
  Logical resource: cycle/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/M_ctr_value[2]/CLK
  Logical resource: cycle/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/M_ctr_value[2]/CLK
  Logical resource: cycle/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/M_ctr_value[2]/CLK
  Logical resource: cycle/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cycle/M_reg_7_q_1/CLK
  Logical resource: cycle/M_reg_7_q_1/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y10.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: cycle/M_reg_5_q_1/CLK
  Logical resource: cycle/M_reg_8_q_0/CK
  Location pin: SLICE_X5Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.189|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 244 paths, 0 nets, and 70 connections

Design statistics:
   Minimum period:   4.189ns{1}   (Maximum frequency: 238.720MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 01:58:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



