
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 54 y = 54
Auto-sizing FPGA, try x = 45 y = 45
Auto-sizing FPGA, try x = 40 y = 40
Auto-sizing FPGA, try x = 38 y = 38
Auto-sizing FPGA, try x = 37 y = 37
Auto-sizing FPGA, try x = 36 y = 36
FPGA auto-sized to, x = 37 y = 37

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      147	blocks of type .io
Architecture 148	blocks of type .io
Netlist      193	blocks of type .clb
Architecture 1369	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 37 x 37 array of clbs.

Netlist num_nets:  320
Netlist num_blocks:  340
Netlist inputs pins:  127
Netlist output pins:  20

38 13 0
37 14 0
36 18 0
1 34 0
16 37 0
1 5 0
2 34 0
1 33 0
1 26 0
18 37 0
37 37 0
1 36 0
23 37 0
15 2 0
17 36 0
27 2 0
16 36 0
37 18 0
2 35 0
27 37 0
37 6 0
1 12 0
18 36 0
28 1 0
20 36 0
17 37 0
26 1 0
20 1 0
37 32 0
11 3 0
14 37 0
37 36 0
37 33 0
1 2 0
37 34 0
15 37 0
15 1 0
36 33 0
27 1 0
36 35 0
36 34 0
35 32 0
21 37 0
6 38 0
6 1 0
35 0 0
38 18 0
11 1 0
1 4 0
23 36 0
18 38 0
18 30 0
38 16 0
15 27 0
11 38 0
13 22 0
0 36 0
24 36 0
18 0 0
24 37 0
9 38 0
21 28 0
1 35 0
14 22 0
21 32 0
38 30 0
19 38 0
25 38 0
35 37 0
25 36 0
21 0 0
21 33 0
36 38 0
31 0 0
37 27 0
38 1 0
17 38 0
2 38 0
21 29 0
22 33 0
0 2 0
22 35 0
14 38 0
38 35 0
7 38 0
37 4 0
16 38 0
24 33 0
33 38 0
17 0 0
1 38 0
26 36 0
26 37 0
38 2 0
38 8 0
37 0 0
8 38 0
29 1 0
37 13 0
27 38 0
23 38 0
1 19 0
10 0 0
22 31 0
0 32 0
0 6 0
24 32 0
11 0 0
28 2 0
12 0 0
38 11 0
15 28 0
19 35 0
38 34 0
22 29 0
38 4 0
31 38 0
23 33 0
13 38 0
0 22 0
21 35 0
0 30 0
13 37 0
0 26 0
23 35 0
25 1 0
0 3 0
20 38 0
3 38 0
32 0 0
23 30 0
27 33 0
0 17 0
24 31 0
38 15 0
5 38 0
25 33 0
34 37 0
21 27 0
22 34 0
24 34 0
21 34 0
0 33 0
26 34 0
22 28 0
30 0 0
23 0 0
38 10 0
0 35 0
26 33 0
22 27 0
0 13 0
25 31 0
29 38 0
4 38 0
24 35 0
37 35 0
37 19 0
38 3 0
0 25 0
0 21 0
23 28 0
36 0 0
38 28 0
38 29 0
23 34 0
38 23 0
29 3 0
3 0 0
26 35 0
0 34 0
17 29 0
25 34 0
22 30 0
21 38 0
23 29 0
1 0 0
38 32 0
33 0 0
14 25 0
8 0 0
27 0 0
34 0 0
28 0 0
23 31 0
26 32 0
12 21 0
20 28 0
19 34 0
23 1 0
24 30 0
35 33 0
28 38 0
0 7 0
36 31 0
38 17 0
19 37 0
20 27 0
18 32 0
38 22 0
2 4 0
19 28 0
15 38 0
0 23 0
17 31 0
0 8 0
16 30 0
23 27 0
10 3 0
25 32 0
38 9 0
0 1 0
0 20 0
0 9 0
2 0 0
38 27 0
38 25 0
30 3 0
22 36 0
30 2 0
38 5 0
10 2 0
18 33 0
2 3 0
9 0 0
25 35 0
38 12 0
30 1 0
0 14 0
1 25 0
22 0 0
14 23 0
30 38 0
38 37 0
5 0 0
6 0 0
26 0 0
0 28 0
20 0 0
38 36 0
4 0 0
0 5 0
9 1 0
20 37 0
21 36 0
25 37 0
25 0 0
36 17 0
38 33 0
13 0 0
15 0 0
19 32 0
0 12 0
24 0 0
38 20 0
36 32 0
10 38 0
38 6 0
37 17 0
0 37 0
38 26 0
16 29 0
12 1 0
35 38 0
37 23 0
33 37 0
17 35 0
34 38 0
13 21 0
38 24 0
14 24 0
20 33 0
14 21 0
14 20 0
15 22 0
15 21 0
15 23 0
38 19 0
15 24 0
24 38 0
10 1 0
15 25 0
15 26 0
0 15 0
14 26 0
13 1 0
16 26 0
16 25 0
16 27 0
16 28 0
20 35 0
1 3 0
17 28 0
17 30 0
18 29 0
23 32 0
18 31 0
16 31 0
0 19 0
19 31 0
19 30 0
19 33 0
18 34 0
20 34 0
19 36 0
7 1 0
12 2 0
12 3 0
0 18 0
11 2 0
0 27 0
29 2 0
0 4 0
19 27 0
24 1 0
10 4 0
8 1 0
22 37 0
13 2 0
9 2 0
18 35 0
0 11 0
12 38 0
22 38 0
32 38 0
16 0 0
37 38 0
38 14 0
38 31 0
0 10 0
29 0 0
0 16 0
0 31 0
38 7 0
0 29 0
26 38 0
0 24 0
38 21 0
7 0 0
14 0 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.83906e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.8702e-08.
T_crit: 2.89088e-08.
T_crit: 2.89088e-08.
T_crit: 2.90134e-08.
T_crit: 2.88054e-08.
T_crit: 2.94212e-08.
T_crit: 2.9614e-08.
T_crit: 3.00346e-08.
T_crit: 3.01214e-08.
T_crit: 3.02248e-08.
T_crit: 3.04449e-08.
T_crit: 3.01392e-08.
T_crit: 3.08584e-08.
T_crit: 3.01379e-08.
T_crit: 3.0762e-08.
T_crit: 3.13684e-08.
T_crit: 3.16906e-08.
T_crit: 3.13779e-08.
T_crit: 3.25963e-08.
T_crit: 3.18853e-08.
T_crit: 3.14775e-08.
T_crit: 3.14788e-08.
T_crit: 3.19874e-08.
T_crit: 3.19887e-08.
T_crit: 3.2016e-08.
T_crit: 3.20147e-08.
T_crit: 3.20147e-08.
T_crit: 3.2538e-08.
T_crit: 3.22253e-08.
T_crit: 3.21111e-08.
T_crit: 3.12777e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
T_crit: 2.84952e-08.
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 2.83956e-08.
T_crit: 2.84038e-08.
T_crit: 2.81913e-08.
T_crit: 2.83067e-08.
T_crit: 2.83163e-08.
T_crit: 2.82034e-08.
T_crit: 2.81996e-08.
T_crit: 2.81958e-08.
T_crit: 2.81983e-08.
T_crit: 2.81996e-08.
T_crit: 2.83125e-08.
T_crit: 2.83137e-08.
T_crit: 2.83137e-08.
T_crit: 2.83125e-08.
T_crit: 2.83112e-08.
T_crit: 2.83112e-08.
T_crit: 2.83112e-08.
T_crit: 2.83112e-08.
T_crit: 2.83112e-08.
T_crit: 2.83112e-08.
T_crit: 2.83112e-08.
T_crit: 2.83112e-08.
T_crit: 2.83112e-08.
Successfully routed after 24 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 2.85525e-08.
T_crit: 2.8591e-08.
T_crit: 2.848e-08.
T_crit: 2.85922e-08.
T_crit: 2.85911e-08.
T_crit: 2.85974e-08.
T_crit: 2.86685e-08.
T_crit: 2.85911e-08.
T_crit: 2.84876e-08.
T_crit: 2.84947e-08.
T_crit: 2.84934e-08.
T_crit: 2.84921e-08.
T_crit: 2.84896e-08.
T_crit: 2.84921e-08.
T_crit: 2.84921e-08.
T_crit: 2.84921e-08.
T_crit: 2.84921e-08.
T_crit: 2.84921e-08.
T_crit: 2.84921e-08.
T_crit: 2.85905e-08.
T_crit: 2.8593e-08.
T_crit: 2.85917e-08.
T_crit: 2.86939e-08.
T_crit: 2.8801e-08.
T_crit: 2.87998e-08.
T_crit: 2.90066e-08.
T_crit: 2.91112e-08.
T_crit: 2.90078e-08.
T_crit: 2.97328e-08.
T_crit: 2.98172e-08.
T_crit: 2.94062e-08.
T_crit: 2.94062e-08.
T_crit: 2.97164e-08.
T_crit: 2.99232e-08.
T_crit: 3.13744e-08.
T_crit: 3.07477e-08.
T_crit: 3.03335e-08.
T_crit: 3.00981e-08.
T_crit: 3.00093e-08.
T_crit: 2.99199e-08.
T_crit: 3.11485e-08.
T_crit: 3.08416e-08.
T_crit: 3.17796e-08.
T_crit: 3.04432e-08.
T_crit: 3.10578e-08.
T_crit: 3.11561e-08.
T_crit: 3.11694e-08.
T_crit: 3.07546e-08.
T_crit: 3.0858e-08.
T_crit: 3.18906e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 382539720
Best routing used a channel width factor of 12.


Average number of bends per net: 5.20000  Maximum # of bends: 24


The number of routed nets (nonglobal): 320
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 10636   Average net length: 33.2375
	Maximum net length: 121

Wirelength results in terms of physical segments:
	Total wiring segments used: 5385   Av. wire segments per net: 16.8281
	Maximum segments used by a net: 61


X - Directed channels:

j	max occ	av_occ		capacity
0	11	6.59459  	12
1	10	5.08108  	12
2	11	6.86486  	12
3	9	5.62162  	12
4	6	2.91892  	12
5	4	1.59459  	12
6	3	1.08108  	12
7	2	0.972973 	12
8	0	0.00000  	12
9	1	0.216216 	12
10	1	0.216216 	12
11	5	1.43243  	12
12	3	0.621622 	12
13	4	2.70270  	12
14	2	0.729730 	12
15	2	1.02703  	12
16	6	2.72973  	12
17	6	3.02703  	12
18	6	2.40541  	12
19	8	4.97297  	12
20	8	3.43243  	12
21	7	3.21622  	12
22	10	3.10811  	12
23	8	3.86486  	12
24	11	5.27027  	12
25	12	6.24324  	12
26	9	4.97297  	12
27	11	5.51351  	12
28	11	5.35135  	12
29	11	5.02703  	12
30	12	4.35135  	12
31	12	5.62162  	12
32	12	5.16216  	12
33	11	5.81081  	12
34	12	5.91892  	12
35	12	6.18919  	12
36	12	5.94595  	12
37	12	6.56757  	12

Y - Directed channels:

i	max occ	av_occ		capacity
0	10	5.75676  	12
1	9	5.40541  	12
2	6	3.89189  	12
3	3	1.13514  	12
4	4	1.56757  	12
5	2	1.16216  	12
6	4	0.891892 	12
7	5	1.29730  	12
8	5	2.37838  	12
9	8	1.37838  	12
10	8	1.21622  	12
11	9	3.56757  	12
12	9	4.29730  	12
13	10	5.64865  	12
14	11	5.35135  	12
15	12	6.35135  	12
16	11	4.70270  	12
17	11	3.75676  	12
18	11	5.21622  	12
19	10	4.62162  	12
20	12	3.75676  	12
21	11	5.56757  	12
22	11	5.64865  	12
23	10	4.00000  	12
24	11	4.86486  	12
25	10	4.51351  	12
26	12	5.56757  	12
27	9	4.62162  	12
28	9	5.89189  	12
29	9	2.10811  	12
30	6	1.64865  	12
31	4	1.51351  	12
32	5	2.40541  	12
33	5	2.72973  	12
34	7	4.21622  	12
35	10	4.89189  	12
36	10	4.48649  	12
37	11	7.05405  	12

Total Tracks in X-direction: 456  in Y-direction: 456

Logic Area (in minimum width transistor areas):
Total Logic Area: 4.107e+07  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 2.29010e+06  Per logic tile: 1672.82

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.311

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.311

Critical Path: 2.83112e-08 (s)

Time elapsed (PLACE&ROUTE): 80414.636000 ms


Time elapsed (Fernando): 80414.664000 ms

