[2025-09-16 23:17:17] START suite=qualcomm_srv trace=srv593_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv593_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2580590 heartbeat IPC: 3.875 cumulative IPC: 3.875 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5440477 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5440477 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5440478 heartbeat IPC: 3.497 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 9426310 heartbeat IPC: 2.509 cumulative IPC: 2.509 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 13611172 heartbeat IPC: 2.39 cumulative IPC: 2.448 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 17606333 heartbeat IPC: 2.503 cumulative IPC: 2.466 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 21611101 heartbeat IPC: 2.497 cumulative IPC: 2.474 (Simulation time: 00 hr 04 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv593_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000020 cycles: 26279734 heartbeat IPC: 2.142 cumulative IPC: 2.399 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 80000024 cycles: 31870387 heartbeat IPC: 1.789 cumulative IPC: 2.27 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 90000026 cycles: 35861056 heartbeat IPC: 2.506 cumulative IPC: 2.301 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 100000026 cycles: 40017167 heartbeat IPC: 2.406 cumulative IPC: 2.314 (Simulation time: 00 hr 07 min 23 sec)
Heartbeat CPU 0 instructions: 110000027 cycles: 44013185 heartbeat IPC: 2.502 cumulative IPC: 2.333 (Simulation time: 00 hr 08 min 05 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 42572092 cumulative IPC: 2.349 (Simulation time: 00 hr 08 min 49 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 42572092 cumulative IPC: 2.349 (Simulation time: 00 hr 08 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv593_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.349 instructions: 100000002 cycles: 42572092
CPU 0 Branch Prediction Accuracy: 96.98% MPKI: 4.711 Average ROB Occupancy at Mispredict: 51.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0067
BRANCH_INDIRECT: 0.00198
BRANCH_CONDITIONAL: 4.418
BRANCH_DIRECT_CALL: 0.01678
BRANCH_INDIRECT_CALL: 0.05158
BRANCH_RETURN: 0.216


====Backend Stall Breakdown====
ROB_STALL: 194301
LQ_STALL: 0
SQ_STALL: 1661348


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.55405
REPLAY_LOAD: 90.46753
NON_REPLAY_LOAD: 38.206657

== Total ==
ADDR_TRANS: 24206
REPLAY_LOAD: 20898
NON_REPLAY_LOAD: 149197

== Counts ==
ADDR_TRANS: 148
REPLAY_LOAD: 231
NON_REPLAY_LOAD: 3905

cpu0->cpu0_STLB TOTAL        ACCESS:     827249 HIT:     825792 MISS:       1457 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     827249 HIT:     825792 MISS:       1457 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 329.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1519596 HIT:    1448925 MISS:      70671 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1444921 HIT:    1408148 MISS:      36773 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      32767 HIT:       1319 MISS:      31448 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      39426 HIT:      39409 MISS:         17 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2482 HIT:         49 MISS:       2433 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 201.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16039698 HIT:   14037208 MISS:    2002490 MSHR_MERGE:     589840
cpu0->cpu0_L1I LOAD         ACCESS:   16039698 HIT:   14037208 MISS:    2002490 MSHR_MERGE:     589840
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28655873 HIT:   28522004 MISS:     133869 MSHR_MERGE:      66349
cpu0->cpu0_L1D LOAD         ACCESS:   12845589 HIT:   12803384 MISS:      42205 MSHR_MERGE:       9934
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   15807192 HIT:   15718023 MISS:      89169 MSHR_MERGE:      56402
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3092 HIT:        597 MISS:       2495 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 208.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13214934 HIT:   12316430 MISS:     898504 MSHR_MERGE:     531864
cpu0->cpu0_ITLB LOAD         ACCESS:   13214934 HIT:   12316430 MISS:     898504 MSHR_MERGE:     531864
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.213 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26256708 HIT:   25400777 MISS:     855931 MSHR_MERGE:     395322
cpu0->cpu0_DTLB LOAD         ACCESS:   26256708 HIT:   25400777 MISS:     855931 MSHR_MERGE:     395322
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.882 cycles
cpu0->LLC TOTAL        ACCESS:     107176 HIT:      52621 MISS:      54555 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      36773 HIT:       9381 MISS:      27392 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      31448 HIT:       6636 MISS:      24812 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      36522 HIT:      36477 MISS:         45 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2433 HIT:        127 MISS:       2306 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 222.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2459
  ROW_BUFFER_MISS:      52003
  AVG DBUS CONGESTED CYCLE: 4.601
Channel 0 WQ ROW_BUFFER_HIT:       4499
  ROW_BUFFER_MISS:      26385
  FULL:          0
Channel 0 REFRESHES ISSUED:       3548

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       704288         1921          913         3014
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           31           37           25          536
  STLB miss resolved @ L2C                0            6            6            7           48
  STLB miss resolved @ LLC                0            6            5           23          131
  STLB miss resolved @ MEM                0           51           61           97         1351

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             685976        17840       153156          946          890
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            6           97
  STLB miss resolved @ L2C                0            1            6            1           13
  STLB miss resolved @ LLC                0            0            3            5           24
  STLB miss resolved @ MEM                2            0           26           50          478
[2025-09-16 23:26:07] END   suite=qualcomm_srv trace=srv593_ap (rc=0)
