<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>OneLane_NoTRV_test</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="OneLane_NoTRV_test::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.cxf"/></vendorExtension><model><signals><signal><name>Input_MainData_Read</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Empty_For_NonAll</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_Data_Go</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Logic_Clock</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_Synced</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_ILAS_Go</name><direction>out</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Read_Enable</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SYNC_OK</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Logic_Reser_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_1</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_0</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_MainData_3</name><direction>in</direction><left>7</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_MainData_2</name><direction>in</direction><left>7</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_MainData_1</name><direction>in</direction><left>7</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Input_MainData_0</name><direction>in</direction><left>7</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>