// Seed: 3088402710
module module_0 (
    id_1
);
  inout reg id_1;
  always @(posedge 1) begin : LABEL_0
    id_1 = id_1;
    @(posedge id_1);
    id_1 <= -1;
    id_1 <= -1 == -1'h0;
    id_1 <= 1'b0;
  end
endmodule
module module_1 ();
  wire id_1;
  wire id_2, id_3;
  reg id_4;
  ;
  wire id_5;
  wire id_6;
  always @(posedge 1'b0 or posedge 1'h0) begin : LABEL_0
    id_4 <= 1 - (1'h0);
  end
  module_0 modCall_1 (id_4);
endmodule
