// Seed: 198947085
module module_0 (
    input id_1,
    input reg id_2,
    output reg id_3
    , id_4,
    output id_5
);
  logic id_6;
  assign id_5 = 1;
  initial begin
    id_2 <= id_3;
    #1 id_5 = 0;
    if (1) SystemTFIdentifier(1, id_1);
  end
endmodule
