<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p400" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_400{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_400{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_400{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4_400{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t5_400{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t6_400{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_400{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_400{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t9_400{left:69px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ta_400{left:69px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tb_400{left:69px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_400{left:69px;bottom:941px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#td_400{left:69px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_400{left:69px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_400{left:69px;bottom:891px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#tg_400{left:168px;bottom:891px;letter-spacing:-0.17px;}
#th_400{left:236px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#ti_400{left:69px;bottom:874px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#tj_400{left:127px;bottom:874px;letter-spacing:-0.15px;}
#tk_400{left:202px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tl_400{left:69px;bottom:857px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tm_400{left:69px;bottom:834px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#tn_400{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_400{left:69px;bottom:800px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#tp_400{left:186px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_400{left:281px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_400{left:69px;bottom:784px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ts_400{left:69px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_400{left:69px;bottom:750px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tu_400{left:69px;bottom:726px;letter-spacing:-0.17px;word-spacing:-0.95px;}
#tv_400{left:69px;bottom:709px;letter-spacing:-0.16px;}
#tw_400{left:69px;bottom:650px;letter-spacing:0.13px;}
#tx_400{left:151px;bottom:650px;letter-spacing:0.15px;word-spacing:0.01px;}
#ty_400{left:69px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_400{left:69px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t10_400{left:69px;bottom:588px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t11_400{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_400{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_400{left:69px;bottom:538px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t14_400{left:69px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t15_400{left:69px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t16_400{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_400{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t18_400{left:69px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_400{left:69px;bottom:437px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1a_400{left:69px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1b_400{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_400{left:69px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t1d_400{left:69px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_400{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t1f_400{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_400{left:69px;bottom:307px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t1h_400{left:69px;bottom:290px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t1i_400{left:69px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_400{left:69px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_400{left:69px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_400{left:69px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#t1m_400{left:69px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_400{left:69px;bottom:183px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1o_400{left:69px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1p_400{left:69px;bottom:143px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1q_400{left:69px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.88px;}

.s1_400{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_400{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_400{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_400{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_400{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts400" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg400Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg400" style="-webkit-user-select: none;"><object width="935" height="1210" data="400/400.svg" type="image/svg+xml" id="pdf400" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_400" class="t s1_400">16-2 </span><span id="t2_400" class="t s1_400">Vol. 1 </span>
<span id="t3_400" class="t s2_400">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS </span>
<span id="t4_400" class="t s3_400">Programmers who would like to run Intel TSX-enabled software on legacy hardware would use the HLE interface to </span>
<span id="t5_400" class="t s3_400">implement lock elision. On the other hand, programmers who do not have legacy hardware requirements and who </span>
<span id="t6_400" class="t s3_400">deal with more complex locking primitives would use the RTM software interface of Intel TSX to implement lock </span>
<span id="t7_400" class="t s3_400">elision. In the latter case when using new instructions, the programmer must always provide a non-transactional </span>
<span id="t8_400" class="t s3_400">path (which would have code to eventually acquire the lock being elided) to execute following a transactional abort </span>
<span id="t9_400" class="t s3_400">and must not rely on the transactional execution alone. </span>
<span id="ta_400" class="t s3_400">Intel TSX provides the XTEST instruction to test whether a logical processor is executing transactionally, and the </span>
<span id="tb_400" class="t s3_400">XABORT instruction to abort a transactional region. </span>
<span id="tc_400" class="t s3_400">A processor can perform a transactional abort for numerous reasons. A primary cause is due to conflicting accesses </span>
<span id="td_400" class="t s3_400">between the transactionally executing logical processor and another logical processor. Such conflicting accesses </span>
<span id="te_400" class="t s3_400">may prevent a successful transactional execution. Memory addresses read from within a transactional region </span>
<span id="tf_400" class="t s3_400">constitute the </span><span id="tg_400" class="t s4_400">read-set </span><span id="th_400" class="t s3_400">of the transactional region and addresses written to within the transactional region consti- </span>
<span id="ti_400" class="t s3_400">tute the </span><span id="tj_400" class="t s4_400">write-set </span><span id="tk_400" class="t s3_400">of the transactional region. Intel TSX maintains the read- and write-sets at the granularity of a </span>
<span id="tl_400" class="t s3_400">cache line. </span>
<span id="tm_400" class="t s3_400">A conflicting data access occurs if another logical processor either reads a location that is part of the transactional </span>
<span id="tn_400" class="t s3_400">region’s write-set or writes a location that is a part of either the read- or write-set of the transactional region. We </span>
<span id="to_400" class="t s3_400">refer to this as a </span><span id="tp_400" class="t s4_400">data conflict</span><span id="tq_400" class="t s3_400">. Since Intel TSX detects data conflicts at the granularity of a cache line, unrelated </span>
<span id="tr_400" class="t s3_400">data locations placed in the same cache line will be detected as conflicts. Transactional aborts may also occur due </span>
<span id="ts_400" class="t s3_400">to limited transactional resources. For example, the amount of data accessed in the region may exceed an imple- </span>
<span id="tt_400" class="t s3_400">mentation-specific capacity. Additionally, some instructions and system events may cause transactional aborts. </span>
<span id="tu_400" class="t s3_400">Additionally, Intel TSX provides the XSUSLDTRK and XRESLDTRK instructions to suspend and resume load address </span>
<span id="tv_400" class="t s3_400">tracking. </span>
<span id="tw_400" class="t s5_400">16.2.1 </span><span id="tx_400" class="t s5_400">HLE Software Interface </span>
<span id="ty_400" class="t s3_400">HLE provides two instruction prefix hints: XACQUIRE and XRELEASE. </span>
<span id="tz_400" class="t s3_400">The programmer uses the XACQUIRE prefix in front of the instruction that is used to acquire the lock that is </span>
<span id="t10_400" class="t s3_400">protecting the critical section. The processor treats the indication as a hint to elide the write associated with the </span>
<span id="t11_400" class="t s3_400">lock acquire operation. Even though the lock acquire has an associated write operation to the lock, the processor </span>
<span id="t12_400" class="t s3_400">does not add the address of the lock to the transactional region’s write-set nor does it issue any write requests to </span>
<span id="t13_400" class="t s3_400">the lock. Instead, the address of the lock is added to the read-set. The logical processor enters transactional execu- </span>
<span id="t14_400" class="t s3_400">tion. If the lock was available before the XACQUIRE prefixed instruction, all other processors will continue to see it </span>
<span id="t15_400" class="t s3_400">as available afterwards. Since the transactionally executing logical processor neither added the address of the lock </span>
<span id="t16_400" class="t s3_400">to its write-set nor performed externally visible write operations to it, other logical processors can read the lock </span>
<span id="t17_400" class="t s3_400">without causing a data conflict. This allows other logical processors to also enter and concurrently execute the crit- </span>
<span id="t18_400" class="t s3_400">ical section protected by the lock. The processor automatically detects any data conflicts that occur during the </span>
<span id="t19_400" class="t s3_400">transactional execution and will perform a transactional abort if necessary. </span>
<span id="t1a_400" class="t s3_400">Even though the eliding processor did not perform any external write operations to the lock, the hardware ensures </span>
<span id="t1b_400" class="t s3_400">program order of operations on the lock. If the eliding processor itself reads the value of the lock in the critical </span>
<span id="t1c_400" class="t s3_400">section, it will appear as if the processor had acquired the lock, i.e., the read will return the non-elided value. This </span>
<span id="t1d_400" class="t s3_400">behavior makes an HLE execution functionally equivalent to an execution without the HLE prefixes. </span>
<span id="t1e_400" class="t s3_400">The programmer uses the XRELEASE prefix in front of the instruction that is used to release the lock protecting the </span>
<span id="t1f_400" class="t s3_400">critical section. This involves a write to the lock. If the instruction is restoring the value of the lock to the value it </span>
<span id="t1g_400" class="t s3_400">had prior to the XACQUIRE prefixed lock acquire operation on the same lock, then the processor elides the external </span>
<span id="t1h_400" class="t s3_400">write request associated with the release of the lock and does not add the address of the lock to the write-set. The </span>
<span id="t1i_400" class="t s3_400">processor then attempts to commit the transactional execution. </span>
<span id="t1j_400" class="t s3_400">With HLE, if multiple threads execute critical sections protected by the same lock but they do not perform any </span>
<span id="t1k_400" class="t s3_400">conflicting operations on each other’s data, then the threads can execute concurrently and without serialization. </span>
<span id="t1l_400" class="t s3_400">Even though the software uses lock acquisition operations on a common lock, the hardware recognizes this, elides </span>
<span id="t1m_400" class="t s3_400">the lock, and executes the critical sections on the two threads without requiring any communication through the </span>
<span id="t1n_400" class="t s3_400">lock — if such communication was dynamically unnecessary. </span>
<span id="t1o_400" class="t s3_400">If the processor is unable to execute the region transactionally, it will execute the region non-transactionally and </span>
<span id="t1p_400" class="t s3_400">without elision. HLE enabled software has the same forward progress guarantees as the underlying non-HLE lock- </span>
<span id="t1q_400" class="t s3_400">based execution. For successful HLE execution, the lock and the critical section code must follow certain guidelines </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
