{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432152840401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432152840405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 22:14:00 2015 " "Processing started: Wed May 20 22:14:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432152840405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432152840405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit " "Command: quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432152840405 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432152845020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/io_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/io_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_mem-behaviour " "Found design unit 1: io_mem-behaviour" {  } { { "hdl/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_mem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858935 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_mem " "Found entity 1: io_mem" {  } { { "hdl/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/memory_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_io/synthesis/memory_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_io-rtl " "Found design unit 1: memory_io-rtl" {  } { { "memory_io/synthesis/memory_io.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858940 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_io " "Found entity 1: memory_io" {  } { { "memory_io/synthesis/memory_io.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "memory_io/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "memory_io/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2 " "Found entity 1: memory_io_mm_interconnect_2" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858950 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_rsp_mux " "Found entity 1: memory_io_mm_interconnect_2_rsp_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_rsp_demux " "Found entity 1: memory_io_mm_interconnect_2_rsp_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_cmd_mux " "Found entity 1: memory_io_mm_interconnect_2_cmd_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_cmd_demux " "Found entity 1: memory_io_mm_interconnect_2_cmd_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858966 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858966 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858966 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858966 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152858972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "memory_io/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152858977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "memory_io/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "memory_io/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152858986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152858987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_router_002_default_decode " "Found entity 1: memory_io_mm_interconnect_2_router_002_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858987 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_2_router_002 " "Found entity 2: memory_io_mm_interconnect_2_router_002" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152858989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152858989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_router_default_decode " "Found entity 1: memory_io_mm_interconnect_2_router_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858990 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_2_router " "Found entity 2: memory_io_mm_interconnect_2_router" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "memory_io/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152858998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152858998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1 " "Found entity 1: memory_io_mm_interconnect_1" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_rsp_mux " "Found entity 1: memory_io_mm_interconnect_1_rsp_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_rsp_demux " "Found entity 1: memory_io_mm_interconnect_1_rsp_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_cmd_mux " "Found entity 1: memory_io_mm_interconnect_1_cmd_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_cmd_demux " "Found entity 1: memory_io_mm_interconnect_1_cmd_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_router_002_default_decode " "Found entity 1: memory_io_mm_interconnect_1_router_002_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859017 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_1_router_002 " "Found entity 2: memory_io_mm_interconnect_1_router_002" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_router_default_decode " "Found entity 1: memory_io_mm_interconnect_1_router_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859020 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_1_router " "Found entity 2: memory_io_mm_interconnect_1_router" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0 " "Found entity 1: memory_io_mm_interconnect_0" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0 " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859034 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_0_mm_interconnect_0_router_001 " "Found entity 2: memory_io_mm_interconnect_0_mm_interconnect_0_router_001" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859037 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_0_mm_interconnect_0_router " "Found entity 2: memory_io_mm_interconnect_0_mm_interconnect_0_router" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "memory_io/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "memory_io/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_rsp_mux " "Found entity 1: memory_io_mm_interconnect_0_rsp_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_rsp_demux " "Found entity 1: memory_io_mm_interconnect_0_rsp_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_cmd_mux " "Found entity 1: memory_io_mm_interconnect_0_cmd_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_cmd_demux " "Found entity 1: memory_io_mm_interconnect_0_cmd_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_router_001_default_decode " "Found entity 1: memory_io_mm_interconnect_0_router_001_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859051 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_0_router_001 " "Found entity 2: memory_io_mm_interconnect_0_router_001" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152859053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_router_default_decode " "Found entity 1: memory_io_mm_interconnect_0_router_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859054 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_0_router " "Found entity 2: memory_io_mm_interconnect_0_router" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "memory_io/synthesis/submodules/credit_producer.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/io_mem.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memory_io/synthesis/submodules/io_mem.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_hps_0 " "Found entity 1: memory_io_hps_0" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_hps_0_hps_io " "Found entity 1: memory_io_hps_0_hps_io" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "memory_io/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_hps_0_hps_io_border " "Found entity 1: memory_io_hps_0_hps_io_border" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_hps_0_fpga_interfaces " "Found entity 1: memory_io_hps_0_fpga_interfaces" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sockit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/sockit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sockit-behaviour " "Found design unit 1: sockit-behaviour" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859171 ""} { "Info" "ISGN_ENTITY_NAME" "1 sockit " "Found entity 1: sockit" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/io_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/io_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_led-behaviour " "Found design unit 1: io_led-behaviour" {  } { { "hdl/io_led.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_led.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859172 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_led " "Found entity 1: io_led" {  } { { "hdl/io_led.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/compute_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/compute_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compute_main-behaviour " "Found design unit 1: compute_main-behaviour" {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859174 ""} { "Info" "ISGN_ENTITY_NAME" "1 compute_main " "Found entity 1: compute_main" {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152859177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sockit " "Elaborating entity \"sockit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432152859327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_led io_led:G1 " "Elaborating entity \"io_led\" for hierarchy \"io_led:G1\"" {  } { { "hdl/sockit.vhd" "G1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_main compute_main:G2 " "Elaborating entity \"compute_main\" for hierarchy \"compute_main:G2\"" {  } { { "hdl/sockit.vhd" "G2" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io memory_io:G3 " "Elaborating entity \"memory_io\" for hierarchy \"memory_io:G3\"" {  } { { "hdl/sockit.vhd" "G3" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_hps_0 memory_io:G3\|memory_io_hps_0:hps_0 " "Elaborating entity \"memory_io_hps_0\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\"" {  } { { "memory_io/synthesis/memory_io.vhd" "hps_0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_hps_0_fpga_interfaces memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"memory_io_hps_0_fpga_interfaces\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0.v" "fpga_interfaces" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_hps_0_hps_io memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io " "Elaborating entity \"memory_io_hps_0_hps_io\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\"" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0.v" "hps_io" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_hps_0_hps_io_border memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border " "Elaborating entity \"memory_io_hps_0_hps_io_border\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\"" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" "border" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "pll" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "memory_io/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432152859420 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "memory_io/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432152859420 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "p0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859422 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1432152859429 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859431 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1432152859438 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152859438 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1432152859438 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432152859438 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432152859442 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432152859442 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859445 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432152859448 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152859571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859572 ""}  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432152859572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152859625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152859625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "seq" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "c0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152859694 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152859694 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152859695 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152859695 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152859695 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152859695 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "oct" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "dll" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_mem memory_io:G3\|io_mem:io_mem_component_0 " "Elaborating entity \"io_mem\" for hierarchy \"memory_io:G3\|io_mem:io_mem_component_0\"" {  } { { "memory_io/synthesis/memory_io.vhd" "io_mem_component_0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0 memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"memory_io_mm_interconnect_0\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\"" {  } { { "memory_io/synthesis/memory_io.vhd" "mm_interconnect_0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:io_mem_component_0_avalon_output_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:io_mem_component_0_avalon_output_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:io_mem_component_0_avalon_output_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:io_mem_component_0_avalon_output_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "io_mem_component_0_avalon_output_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_router memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router:router " "Elaborating entity \"memory_io_mm_interconnect_0_router\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router:router\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "router" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address memory_io_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at memory_io_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432152859776 "|sockit|memory_io:G3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_router_default_decode memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router:router\|memory_io_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_0_router_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router:router\|memory_io_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_router_001 memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"memory_io_mm_interconnect_0_router_001\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router_001:router_001\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "router_001" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_router_001_default_decode memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router_001:router_001\|memory_io_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_0_router_001_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router_001:router_001\|memory_io_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_cmd_demux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"memory_io_mm_interconnect_0_cmd_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "cmd_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_cmd_mux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"memory_io_mm_interconnect_0_cmd_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "cmd_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_rsp_demux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"memory_io_mm_interconnect_0_rsp_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "rsp_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_rsp_mux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"memory_io_mm_interconnect_0_rsp_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "rsp_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0 memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "mm_interconnect_0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_mem_component_0_avalon_output_agent_av_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_mem_component_0_avalon_output_agent_av_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_agent_av_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator_avalon_universal_master_0_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent_rsp_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent_rsp_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_router memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router:router " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_router\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router:router\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "router" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router:router\|memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router:router\|memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_router_001 memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_router_001\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001:router_001\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "router_001" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001:router_001\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001:router_001\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "cmd_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "cmd_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "rsp_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1 memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"memory_io_mm_interconnect_1\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\"" {  } { { "memory_io/synthesis/memory_io.vhd" "mm_interconnect_1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:io_mem_component_0_avalon_input_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:io_mem_component_0_avalon_input_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152859993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:io_mem_component_0_avalon_input_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:io_mem_component_0_avalon_input_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:io_mem_component_0_avalon_input_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:io_mem_component_0_avalon_input_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:io_mem_component_0_avalon_input_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:io_mem_component_0_avalon_input_agent_rsp_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_agent_rsp_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:io_mem_component_0_avalon_input_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:io_mem_component_0_avalon_input_agent_rdata_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_agent_rdata_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_router memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router:router " "Elaborating entity \"memory_io_mm_interconnect_1_router\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router:router\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "router" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_router_default_decode memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router:router\|memory_io_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_1_router_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router:router\|memory_io_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_router_002 memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"memory_io_mm_interconnect_1_router_002\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router_002:router_002\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "router_002" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_router_002_default_decode memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router_002:router_002\|memory_io_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_1_router_002_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router_002:router_002\|memory_io_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_burst_adapter" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_cmd_demux memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"memory_io_mm_interconnect_1_cmd_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "cmd_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_cmd_mux memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"memory_io_mm_interconnect_1_cmd_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "cmd_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" "arb" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_rsp_demux memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"memory_io_mm_interconnect_1_rsp_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "rsp_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_rsp_mux memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"memory_io_mm_interconnect_1_rsp_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "rsp_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2 memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"memory_io_mm_interconnect_2\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\"" {  } { { "memory_io/synthesis/memory_io.vhd" "mm_interconnect_2" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:io_mem_component_0_avalon_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:io_mem_component_0_avalon_control_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "hps_0_h2f_lw_axi_master_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:io_mem_component_0_avalon_control_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:io_mem_component_0_avalon_control_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:io_mem_component_0_avalon_control_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:io_mem_component_0_avalon_control_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:io_mem_component_0_avalon_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:io_mem_component_0_avalon_control_agent_rsp_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_agent_rsp_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:io_mem_component_0_avalon_control_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:io_mem_component_0_avalon_control_agent_rdata_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_agent_rdata_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_router memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router:router " "Elaborating entity \"memory_io_mm_interconnect_2_router\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router:router\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "router" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_router_default_decode memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router:router\|memory_io_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_2_router_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router:router\|memory_io_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_router_002 memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"memory_io_mm_interconnect_2_router_002\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router_002:router_002\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "router_002" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_router_002_default_decode memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router_002:router_002\|memory_io_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_2_router_002_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router_002:router_002\|memory_io_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_burst_adapter" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_cmd_demux memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"memory_io_mm_interconnect_2_cmd_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "cmd_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_cmd_mux memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"memory_io_mm_interconnect_2_cmd_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "cmd_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_rsp_demux memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"memory_io_mm_interconnect_2_rsp_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "rsp_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_rsp_mux memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"memory_io_mm_interconnect_2_rsp_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "rsp_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller memory_io:G3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"memory_io:G3\|altera_reset_controller:rst_controller\"" {  } { { "memory_io/synthesis/memory_io.vhd" "rst_controller" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer memory_io:G3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"memory_io:G3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "memory_io/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer memory_io:G3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"memory_io:G3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "memory_io/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152860212 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DM 0 " "Ignored assignment(s) for \"DDR3_DM\[0\]\" because \"DDR3_DM\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DM" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867403 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DM 1 " "Ignored assignment(s) for \"DDR3_DM\[1\]\" because \"DDR3_DM\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DM" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867403 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DM 2 " "Ignored assignment(s) for \"DDR3_DM\[2\]\" because \"DDR3_DM\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DM" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867403 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DM 3 " "Ignored assignment(s) for \"DDR3_DM\[3\]\" because \"DDR3_DM\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DM" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867403 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_n 0 " "Ignored assignment(s) for \"DDR3_DQS_n\[0\]\" because \"DDR3_DQS_n\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_n" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867404 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_n 1 " "Ignored assignment(s) for \"DDR3_DQS_n\[1\]\" because \"DDR3_DQS_n\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_n" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867404 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_n 2 " "Ignored assignment(s) for \"DDR3_DQS_n\[2\]\" because \"DDR3_DQS_n\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_n" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867404 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_n 3 " "Ignored assignment(s) for \"DDR3_DQS_n\[3\]\" because \"DDR3_DQS_n\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_n" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867404 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_p 0 " "Ignored assignment(s) for \"DDR3_DQS_p\[0\]\" because \"DDR3_DQS_p\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_p" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867404 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_p 1 " "Ignored assignment(s) for \"DDR3_DQS_p\[1\]\" because \"DDR3_DQS_p\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_p" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867404 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_p 2 " "Ignored assignment(s) for \"DDR3_DQS_p\[2\]\" because \"DDR3_DQS_p\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_p" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867404 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_p 3 " "Ignored assignment(s) for \"DDR3_DQS_p\[3\]\" because \"DDR3_DQS_p\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_p" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867404 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DM 0 " "Ignored assignment(s) for \"DDR3_DM\[0\]\" because \"DDR3_DM\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DM" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867405 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DM 1 " "Ignored assignment(s) for \"DDR3_DM\[1\]\" because \"DDR3_DM\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DM" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867405 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DM 2 " "Ignored assignment(s) for \"DDR3_DM\[2\]\" because \"DDR3_DM\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DM" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867405 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DM 3 " "Ignored assignment(s) for \"DDR3_DM\[3\]\" because \"DDR3_DM\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DM" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867405 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_n 0 " "Ignored assignment(s) for \"DDR3_DQS_n\[0\]\" because \"DDR3_DQS_n\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_n" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867405 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_n 1 " "Ignored assignment(s) for \"DDR3_DQS_n\[1\]\" because \"DDR3_DQS_n\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_n" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867405 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_n 2 " "Ignored assignment(s) for \"DDR3_DQS_n\[2\]\" because \"DDR3_DQS_n\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_n" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867405 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_n 3 " "Ignored assignment(s) for \"DDR3_DQS_n\[3\]\" because \"DDR3_DQS_n\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_n" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867406 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_p 0 " "Ignored assignment(s) for \"DDR3_DQS_p\[0\]\" because \"DDR3_DQS_p\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_p" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867406 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_p 1 " "Ignored assignment(s) for \"DDR3_DQS_p\[1\]\" because \"DDR3_DQS_p\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_p" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867406 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_p 2 " "Ignored assignment(s) for \"DDR3_DQS_p\[2\]\" because \"DDR3_DQS_p\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_p" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867406 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "DDR3_DQS_p 3 " "Ignored assignment(s) for \"DDR3_DQS_p\[3\]\" because \"DDR3_DQS_p\" is not a bus or array" {  } { { "hdl/sockit.vhd" "DDR3_DQS_p" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1432152867406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1432152867487 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQ\[0\]~synth " "Node \"DDR3_DQ\[0\]~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQ\[1\]~synth " "Node \"DDR3_DQ\[1\]~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQ\[2\]~synth " "Node \"DDR3_DQ\[2\]~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQ\[3\]~synth " "Node \"DDR3_DQ\[3\]~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQ\[4\]~synth " "Node \"DDR3_DQ\[4\]~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQ\[5\]~synth " "Node \"DDR3_DQ\[5\]~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQ\[6\]~synth " "Node \"DDR3_DQ\[6\]~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQ\[7\]~synth " "Node \"DDR3_DQ\[7\]~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQS_p~synth " "Node \"DDR3_DQS_p~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DDR3_DQS_n~synth " "Node \"DDR3_DQS_n~synth\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868225 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1432152868225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152868391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "639 " "639 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432152868898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "memory_io_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"memory_io_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152869106 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg " "Generated suppressed messages file E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432152869669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432153052799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432153052799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432153053248 "|sockit|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432153053248 "|sockit|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432153053248 "|sockit|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432153053248 "|sockit|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432153053248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "882 " "Implemented 882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432153053254 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432153053254 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1432153053254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "576 " "Implemented 576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432153053254 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1432153053254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432153053254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432153053389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 22:17:33 2015 " "Processing ended: Wed May 20 22:17:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432153053389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:33 " "Elapsed time: 00:03:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432153053389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432153053389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432153053389 ""}
