#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 13 02:38:01 2019
# Process ID: 10016
# Current directory: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9524 C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.xpr
# Log file: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/vivado.log
# Journal file: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 790.090 ; gain = 146.223
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_DIGITAL_CLOCK_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:DIGITAL_CLOCK:1.0 - DIGITAL_CLOCK_0
Successfully read diagram <design_1> from BD file <C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_DIGITAL_CLOCK_0_0 to use current project options
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 941.254 ; gain = 60.578
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 941.254 ; gain = 60.578
launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /DIGITAL_CLOCK_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DIGITAL_CLOCK_0 .
Exporting to file C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Oct 13 02:57:11 2019] Launched design_1_DIGITAL_CLOCK_0_0_synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/design_1_DIGITAL_CLOCK_0_0_synth_1/runme.log
[Sun Oct 13 02:57:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct 13 02:58:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/impl_1/runme.log
reset_run synth_1
update_module_reference design_1_DIGITAL_CLOCK_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_DIGITAL_CLOCK_0_0 to use current project options
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /DIGITAL_CLOCK_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DIGITAL_CLOCK_0 .
Exporting to file C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Oct 13 03:14:30 2019] Launched design_1_DIGITAL_CLOCK_0_0_synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/design_1_DIGITAL_CLOCK_0_0_synth_1/runme.log
[Sun Oct 13 03:14:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct 13 03:15:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/impl_1/runme.log
reset_run synth_1
update_module_reference design_1_DIGITAL_CLOCK_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_DIGITAL_CLOCK_0_0 to use current project options
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /DIGITAL_CLOCK_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DIGITAL_CLOCK_0 .
Exporting to file C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Oct 13 03:18:41 2019] Launched design_1_DIGITAL_CLOCK_0_0_synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/design_1_DIGITAL_CLOCK_0_0_synth_1/runme.log
[Sun Oct 13 03:18:41 2019] Launched synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct 13 03:19:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg225-1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/ip/design_1_DIGITAL_CLOCK_0_0/design_1_DIGITAL_CLOCK_0_0.dcp' for cell 'design_1_i/DIGITAL_CLOCK_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.607500 which will be rounded to 0.608 to ensure it is an integer multiple of 1 picosecond [c:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/constrs_1/imports/Desktop/MiniZed_Constraints_Rev1_170613.xdc]
Finished Parsing XDC File [C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/constrs_1/imports/Desktop/MiniZed_Constraints_Rev1_170613.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1383.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1511.008 ; gain = 386.773
open_bd_design {C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets ARDUINO_A1_0_1] [get_bd_nets ARDUINO_A2_0_1] [get_bd_nets ARDUINO_A0_0_1] [get_bd_ports ARDUINO_A1_0] [get_bd_ports ARDUINO_A2_0] [get_bd_ports ARDUINO_A0_0]
startgroup
make_bd_pins_external  [get_bd_pins DIGITAL_CLOCK_0/ARDUINO_A2] [get_bd_pins DIGITAL_CLOCK_0/ARDUINO_A1] [get_bd_pins DIGITAL_CLOCK_0/ARDUINO_A0]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /DIGITAL_CLOCK_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
generate_target all [get_files  C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_WEEK6\COMPE470L_WEEK6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DIGITAL_CLOCK_0 .
Exporting to file C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.ip_user_files -ipstatic_source_dir C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.cache/compile_simlib/modelsim} {questa=C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.cache/compile_simlib/questa} {riviera=C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.cache/compile_simlib/riviera} {activehdl=C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Oct 13 03:28:28 2019] Launched synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Oct 13 03:29:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/constrs_1/imports/Desktop/MiniZed_Constraints_Rev1_170613.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.srcs/constrs_1/imports/Desktop/MiniZed_Constraints_Rev1_170613.xdc
add_files -fileset constrs_1 -norecurse C:/Users/uldrensov/Desktop/MiniZed_Constraints_Rev1_170613.xdc
import_files -fileset constrs_1 -force C:/Users/uldrensov/Desktop/MiniZed_Constraints_Rev1_170613.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Oct 13 03:30:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Oct 13 03:31:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_WEEK6/COMPE470L_WEEK6.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2221.430 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2221.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

startgroup
place_ports ARDUINO_A0_0 F14
set_property is_loc_fixed true [get_ports [list  ARDUINO_A0_0]]
endgroup
startgroup
place_ports ARDUINO_A1_0 F13
set_property is_loc_fixed true [get_ports [list  ARDUINO_A1_0]]
endgroup
startgroup
place_ports ARDUINO_A2_0 F12
set_property is_loc_fixed true [get_ports [list  ARDUINO_A2_0]]
endgroup
startgroup
place_ports ARDUINO_IO1_0 P9
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO1_0]]
endgroup
place_ports ARDUINO_IO1_0 P8
ERROR: [Vivado 12-1411] Cannot set LOC property of ports, Instance ARDUINO_IO1_0_OBUF_inst can not be placed in OUTBUF of site IOB_X0Y4 because the bel is occupied by ARDUINO_IO0_0_OBUF_inst(port:ARDUINO_IO0_0). This could be caused by bel constraint conflict
startgroup
place_ports ARDUINO_IO11_0 M11
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO11_0]]
endgroup
startgroup
place_ports ARDUINO_IO4_0 N7
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO4_0]]
endgroup
startgroup
place_ports ARDUINO_IO3_0 R7
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO3_0]]
endgroup
startgroup
place_ports ARDUINO_IO0_0 R8
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO0_0]]
endgroup
place_ports ARDUINO_IO1_0 P8
startgroup
place_ports ARDUINO_IO2_0 P9
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO2_0]]
endgroup
startgroup
place_ports ARDUINO_IO10_0 M10
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO10_0]]
endgroup
startgroup
place_ports ARDUINO_IO7_0 N8
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO7_0]]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_IO7_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO7_0 N8'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_IO10_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO10_0 M10'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_IO2_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO2_0 P9'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO1_0 P8'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_IO0_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO0_0 R8'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_IO3_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO3_0 R7'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_IO4_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO4_0 N7'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_IO11_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO11_0 M11'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_IO1_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_IO1_0 P9'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_A2_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_A2_0 F12'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_A1_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_A1_0 F13'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  ARDUINO_A0_0]]'
INFO: [Common 17-17] undo 'place_ports ARDUINO_A0_0 F14'
INFO: [Common 17-17] undo 'startgroup'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 03:38:14 2019...
