

================================================================
== Vivado HLS Report for 'Filter'
================================================================
* Date:           Thu Dec 14 23:01:23 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  403521|  403521|  403521|  403521|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  403520|  403520|      2522|          -|          -|   160|    no    |
        | + Loop 1.1  |    2520|    2520|        21|          -|          -|   120|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [DWT/DWT_Accel.c:180]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 25 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln180 = icmp eq i8 %i_0, -96" [DWT/DWT_Accel.c:180]   --->   Operation 26 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [DWT/DWT_Accel.c:180]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %3, label %.preheader.preheader" [DWT/DWT_Accel.c:180]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i8 %i_0 to i12" [DWT/DWT_Accel.c:182]   --->   Operation 30 'zext' 'zext_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:182]   --->   Operation 31 'br' <Predicate = (!icmp_ln180)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:206]   --->   Operation 32 'ret' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.48ns)   --->   "%icmp_ln182 = icmp eq i7 %j_0, -8" [DWT/DWT_Accel.c:182]   --->   Operation 34 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 35 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [DWT/DWT_Accel.c:182]   --->   Operation 36 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %.loopexit.loopexit, label %1" [DWT/DWT_Accel.c:182]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i7 %j_0 to i3" [DWT/DWT_Accel.c:186]   --->   Operation 38 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %j_0, i32 3, i32 6)" [DWT/DWT_Accel.c:186]   --->   Operation 39 'partselect' 'lshr_ln' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln, i7 0)" [DWT/DWT_Accel.c:186]   --->   Operation 40 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i11 %tmp_34 to i12" [DWT/DWT_Accel.c:186]   --->   Operation 41 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_35 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln, i5 0)" [DWT/DWT_Accel.c:186]   --->   Operation 42 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i9 %tmp_35 to i12" [DWT/DWT_Accel.c:186]   --->   Operation 43 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186 = add i12 %zext_ln186_1, %zext_ln186_2" [DWT/DWT_Accel.c:186]   --->   Operation 44 'add' 'add_ln186' <Predicate = (!icmp_ln182)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln186_1 = add i12 %zext_ln182, %add_ln186" [DWT/DWT_Accel.c:186]   --->   Operation 45 'add' 'add_ln186_1' <Predicate = (!icmp_ln182)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i12 %add_ln186_1 to i64" [DWT/DWT_Accel.c:186]   --->   Operation 46 'zext' 'zext_ln186_3' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 47 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 48 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 49 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 50 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 51 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 52 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 53 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 54 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [2400 x i16]* %B_0, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 55 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [2400 x i16]* %B_1, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 56 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [2400 x i16]* %B_2, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 57 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [2400 x i16]* %B_3, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 58 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [2400 x i16]* %B_4, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 59 'getelementptr' 'B_4_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [2400 x i16]* %B_5, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 60 'getelementptr' 'B_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [2400 x i16]* %B_6, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 61 'getelementptr' 'B_6_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [2400 x i16]* %B_7, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 62 'getelementptr' 'B_7_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%A_0_load = load i16* %A_0_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 63 'load' 'A_0_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%A_1_load = load i16* %A_1_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 64 'load' 'A_1_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 65 [2/2] (3.25ns)   --->   "%A_2_load = load i16* %A_2_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 65 'load' 'A_2_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%A_3_load = load i16* %A_3_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 66 'load' 'A_3_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%A_4_load = load i16* %A_4_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 67 'load' 'A_4_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%A_5_load = load i16* %A_5_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 68 'load' 'A_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%A_6_load = load i16* %A_6_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 69 'load' 'A_6_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%A_7_load = load i16* %A_7_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 70 'load' 'A_7_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%B_0_load = load i16* %B_0_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 71 'load' 'B_0_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%B_1_load = load i16* %B_1_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 72 'load' 'B_1_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%B_2_load = load i16* %B_2_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 73 'load' 'B_2_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%B_3_load = load i16* %B_3_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 74 'load' 'B_3_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%B_4_load = load i16* %B_4_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 75 'load' 'B_4_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%B_5_load = load i16* %B_5_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 76 'load' 'B_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%B_6_load = load i16* %B_6_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 77 'load' 'B_6_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%B_7_load = load i16* %B_7_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 78 'load' 'B_7_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 79 'br' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.73>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i3 %trunc_ln186 to i32" [DWT/DWT_Accel.c:186]   --->   Operation 80 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%A_0_load = load i16* %A_0_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 81 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%A_1_load = load i16* %A_1_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 82 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%A_2_load = load i16* %A_2_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 83 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%A_3_load = load i16* %A_3_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 84 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%A_4_load = load i16* %A_4_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 85 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%A_5_load = load i16* %A_5_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 86 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%A_6_load = load i16* %A_6_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 87 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%A_7_load = load i16* %A_7_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 88 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 89 [1/1] (2.47ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %A_0_load, i16 %A_1_load, i16 %A_2_load, i16 %A_3_load, i16 %A_4_load, i16 %A_5_load, i16 %A_6_load, i16 %A_7_load, i32 %zext_ln186)" [DWT/DWT_Accel.c:186]   --->   Operation 89 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%B_0_load = load i16* %B_0_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 90 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%B_1_load = load i16* %B_1_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 91 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%B_2_load = load i16* %B_2_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 92 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%B_3_load = load i16* %B_3_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 93 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 94 [1/2] (3.25ns)   --->   "%B_4_load = load i16* %B_4_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 94 'load' 'B_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%B_5_load = load i16* %B_5_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 95 'load' 'B_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%B_6_load = load i16* %B_6_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 96 'load' 'B_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%B_7_load = load i16* %B_7_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 97 'load' 'B_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %B_0_load, i16 %B_1_load, i16 %B_2_load, i16 %B_3_load, i16 %B_4_load, i16 %B_5_load, i16 %B_6_load, i16 %B_7_load, i32 %zext_ln186)" [DWT/DWT_Accel.c:194]   --->   Operation 98 'mux' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i16 %tmp to i32" [DWT/DWT_Accel.c:194]   --->   Operation 99 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 100 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i16 %tmp_3 to i32" [DWT/DWT_Accel.c:194]   --->   Operation 101 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [6/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 102 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 103 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 103 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 104 [5/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 104 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 105 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 105 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 106 [4/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 106 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 107 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 107 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 108 [3/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 108 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 109 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 109 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 110 [2/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 110 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 111 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 111 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 112 [1/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 112 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 113 [6/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 113 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [6/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 114 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 115 [5/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 115 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [5/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 116 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 117 [4/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 117 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [4/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 118 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.78>
ST_14 : Operation 119 [3/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 119 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [3/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 120 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 121 [2/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 121 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [2/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 122 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 123 [1/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 123 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 124 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 125 [5/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 125 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 126 [4/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 126 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 127 [3/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 127 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 128 [2/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 128 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 129 [1/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 129 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 130 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 131 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_V_4 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 132 'trunc' 'tmp_V_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.94>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [2400 x i16]* %C_0, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 133 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [2400 x i16]* %C_1, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 134 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [2400 x i16]* %C_2, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 135 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [2400 x i16]* %C_3, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 136 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [2400 x i16]* %C_4, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 137 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [2400 x i16]* %C_5, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 138 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [2400 x i16]* %C_6, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 139 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [2400 x i16]* %C_7, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 140 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_4, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 141 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i54 %mantissa_V to i121" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 142 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 143 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (1.63ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 144 'add' 'add_ln502' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 145 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 146 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 147 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 148 'select' 'ush' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i12 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 149 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_4 to i121" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 150 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_4 to i54" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 151 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 152 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_4 = shl i121 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 153 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 154 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_39 to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 155 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i121.i32.i32(i121 %r_V_4, i32 53, i32 68)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 156 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_36" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 157 'select' 'val_V' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 158 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln186, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [DWT/DWT_Accel.c:194]   --->   Operation 158 'switch' <Predicate = true> <Delay = 1.36>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 159 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_6_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 159 'store' <Predicate = (trunc_ln186 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 160 'br' <Predicate = (trunc_ln186 == 6)> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_5_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 161 'store' <Predicate = (trunc_ln186 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 162 'br' <Predicate = (trunc_ln186 == 5)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_4_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 163 'store' <Predicate = (trunc_ln186 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 164 'br' <Predicate = (trunc_ln186 == 4)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_3_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 165 'store' <Predicate = (trunc_ln186 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 166 'br' <Predicate = (trunc_ln186 == 3)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_2_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 167 'store' <Predicate = (trunc_ln186 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 168 'br' <Predicate = (trunc_ln186 == 2)> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_1_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 169 'store' <Predicate = (trunc_ln186 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 170 'br' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_0_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 171 'store' <Predicate = (trunc_ln186 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 172 'br' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_7_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 173 'store' <Predicate = (trunc_ln186 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 174 'br' <Predicate = (trunc_ln186 == 7)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:182]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', DWT/DWT_Accel.c:180) [27]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', DWT/DWT_Accel.c:180) [27]  (0 ns)
	'add' operation ('i', DWT/DWT_Accel.c:180) [30]  (1.92 ns)

 <State 3>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', DWT/DWT_Accel.c:182) [36]  (0 ns)
	'add' operation ('add_ln186', DWT/DWT_Accel.c:186) [49]  (0 ns)
	'add' operation ('add_ln186_1', DWT/DWT_Accel.c:186) [50]  (3.79 ns)
	'getelementptr' operation ('A_0_addr', DWT/DWT_Accel.c:186) [52]  (0 ns)
	'load' operation ('A_0_load', DWT/DWT_Accel.c:186) on array 'A_0' [76]  (3.25 ns)

 <State 4>: 5.73ns
The critical path consists of the following:
	'load' operation ('A_0_load', DWT/DWT_Accel.c:186) on array 'A_0' [76]  (3.25 ns)
	'mux' operation ('tmp', DWT/DWT_Accel.c:186) [84]  (2.48 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', DWT/DWT_Accel.c:194) [86]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', DWT/DWT_Accel.c:194) [86]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', DWT/DWT_Accel.c:194) [86]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', DWT/DWT_Accel.c:194) [86]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', DWT/DWT_Accel.c:194) [86]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', DWT/DWT_Accel.c:194) [86]  (6.28 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', DWT/DWT_Accel.c:194) [87]  (7.79 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', DWT/DWT_Accel.c:194) [87]  (7.79 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', DWT/DWT_Accel.c:194) [87]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', DWT/DWT_Accel.c:194) [87]  (7.79 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', DWT/DWT_Accel.c:194) [87]  (7.79 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_23', DWT/DWT_Accel.c:194) [87]  (7.79 ns)

 <State 17>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', DWT/DWT_Accel.c:194) [100]  (8.23 ns)

 <State 18>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', DWT/DWT_Accel.c:194) [100]  (8.23 ns)

 <State 19>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', DWT/DWT_Accel.c:194) [100]  (8.23 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', DWT/DWT_Accel.c:194) [100]  (8.23 ns)

 <State 21>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', DWT/DWT_Accel.c:194) [100]  (8.23 ns)

 <State 22>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194) [107]  (1.64 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194) [111]  (0.697 ns)
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194) [115]  (0 ns)
	'select' operation ('val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194) [120]  (4.61 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln194', DWT/DWT_Accel.c:194) of variable 'val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194 on array 'C_6' [123]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
