Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a34d704084c54797a22dc952e5919eb5 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_top_temp_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_top_temp_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'LED_OUT' [/home/ukallakuri/hardware_design/designs/ARL_phase3/general_station_07_17/general_station_07_17.srcs/sim_1/new/design_top_temp_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_top_temp_tb_time_synth.sdf", for root module "design_top_temp_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_top_temp_tb_time_synth.sdf", for root module "design_top_temp_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.ODDR
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.debounce_logic
Compiling module xil_defaultlib.debounce_logic_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDSE_default
