# Half_Adder_using_clk_in_verilog

Half Adder is a combinational logic circuit which is designed by connecting one EX-OR gate and one AND gate. The half adder circuit has two inputs: A and B, which add two input digits and generates a carry and a sum.This circuit is done using **clock** input.

## Truth Table
![image](https://user-images.githubusercontent.com/71958454/115242545-9c2ae300-a13f-11eb-86c4-4a892c15ac1c.png)

## RTL SCHEMATIC
![image](https://user-images.githubusercontent.com/71958454/115242939-fe83e380-a13f-11eb-90cd-1e8621627c60.png)


## WAVEFORM (OUTPUT)
![image](https://user-images.githubusercontent.com/71958454/115242976-08a5e200-a140-11eb-9035-98dcf37f9f97.png)



