{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623139628541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623139628552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 11:07:08 2021 " "Processing started: Tue Jun 08 11:07:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623139628552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139628552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclone4_slave -c cyclone4_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139628552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623139629045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_fifo " "Found entity 1: blaster_fifo" {  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_uart/blaster_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_uart/blaster_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_tx " "Found entity 1: blaster_tx" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_tx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_uart/blaster_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_uart/blaster_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_rx " "Found entity 1: blaster_rx" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_rx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/jtag_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/jtag_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_logic " "Found entity 1: jtag_logic" {  } { { "src/blaster_handler_lib/jtag_logic.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/jtag_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_univibrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_univibrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_univibrator " "Found entity 1: blaster_univibrator" {  } { { "src/blaster_handler_lib/blaster_univibrator.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_univibrator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/blaster_handler_lib/blaster_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/blaster_handler_lib/blaster_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blaster_handler " "Found entity 1: blaster_handler" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/advanced_reset_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/advanced_reset_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 advanced_reset_n " "Found entity 1: advanced_reset_n" {  } { { "src/advanced_reset/advanced_reset_n.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/advanced_reset_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "src/advanced_reset/reset.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/reset.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/advanced_reset/sync_async_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/advanced_reset/sync_async_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_async_reset " "Found entity 1: sync_async_reset" {  } { { "src/advanced_reset/sync_async_reset.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/sync_async_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cyclone4_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cyclone4_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone4_top " "Found entity 1: cyclone4_top" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139638856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139638856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cyclone4_top " "Elaborating entity \"cyclone4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623139638917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "advanced_reset_n advanced_reset_n:RESET_INST " "Elaborating entity \"advanced_reset_n\" for hierarchy \"advanced_reset_n:RESET_INST\"" {  } { { "src/cyclone4_top.sv" "RESET_INST" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset advanced_reset_n:RESET_INST\|reset:software_reset_inst " "Elaborating entity \"reset\" for hierarchy \"advanced_reset_n:RESET_INST\|reset:software_reset_inst\"" {  } { { "src/advanced_reset/advanced_reset_n.sv" "software_reset_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/advanced_reset_n.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_async_reset advanced_reset_n:RESET_INST\|sync_async_reset:CLK_DOMAIN_RESET_GENERATE\[0\].SYNC_ASYNC_RESET_INST " "Elaborating entity \"sync_async_reset\" for hierarchy \"advanced_reset_n:RESET_INST\|sync_async_reset:CLK_DOMAIN_RESET_GENERATE\[0\].SYNC_ASYNC_RESET_INST\"" {  } { { "src/advanced_reset/advanced_reset_n.sv" "CLK_DOMAIN_RESET_GENERATE\[0\].SYNC_ASYNC_RESET_INST" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/advanced_reset_n.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_handler blaster_handler:BLASTER_INST " "Elaborating entity \"blaster_handler\" for hierarchy \"blaster_handler:BLASTER_INST\"" {  } { { "src/cyclone4_top.sv" "BLASTER_INST" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tck blaster_handler.sv(11) " "Output port \"o_tck\" at blaster_handler.sv(11) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tdi blaster_handler.sv(12) " "Output port \"o_tdi\" at blaster_handler.sv(12) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tms blaster_handler.sv(13) " "Output port \"o_tms\" at blaster_handler.sv(13) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_NCE blaster_handler.sv(18) " "Output port \"o_NCE\" at blaster_handler.sv(18) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_NCS blaster_handler.sv(19) " "Output port \"o_NCS\" at blaster_handler.sv(19) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_led blaster_handler.sv(22) " "Output port \"o_led\" at blaster_handler.sv(22) has no driver" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623139638954 "|cyclone4_top|blaster_handler:BLASTER_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_univibrator blaster_handler:BLASTER_INST\|blaster_univibrator:blaster_nivibrator_inst " "Elaborating entity \"blaster_univibrator\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_univibrator:blaster_nivibrator_inst\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "blaster_nivibrator_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139638970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_tx blaster_handler:BLASTER_INST\|blaster_tx:blaster_tx_inst " "Elaborating entity \"blaster_tx\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_tx:blaster_tx_inst\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "blaster_tx_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139638970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_fifo blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst " "Elaborating entity \"blaster_fifo\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "blaster_fifo_tx_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139638970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\"" {  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "scfifo_component" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\"" {  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component " "Instantiated megafunction \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623139639147 ""}  } { { "src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_fifo/blaster_fifo.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623139639147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vp21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vp21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vp21 " "Found entity 1: scfifo_vp21" {  } { { "db/scfifo_vp21.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/scfifo_vp21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139639179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139639179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vp21 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated " "Elaborating entity \"scfifo_vp21\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6031 " "Found entity 1: a_dpfifo_6031" {  } { { "db/a_dpfifo_6031.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139639195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139639195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6031 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo " "Elaborating entity \"a_dpfifo_6031\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\"" {  } { { "db/scfifo_vp21.tdf" "dpfifo" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/scfifo_vp21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/altsyncram_7bh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139639245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139639245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|altsyncram_7bh1:FIFOram " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|altsyncram_7bh1:FIFOram\"" {  } { { "db/a_dpfifo_6031.tdf" "FIFOram" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139639276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139639276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6031.tdf" "almost_full_comparer" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cmpr_ls8:two_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cmpr_ls8:two_comparison\"" {  } { { "db/a_dpfifo_6031.tdf" "two_comparison" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139639326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139639326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_2ob:rd_ptr_msb " "Elaborating entity \"cntr_2ob\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6031.tdf" "rd_ptr_msb" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139639373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139639373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_fo7:usedw_counter " "Elaborating entity \"cntr_fo7\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_6031.tdf" "usedw_counter" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623139639404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139639404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_3ob:wr_ptr " "Elaborating entity \"cntr_3ob\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_fifo:blaster_fifo_tx_inst\|scfifo:scfifo_component\|scfifo_vp21:auto_generated\|a_dpfifo_6031:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_6031.tdf" "wr_ptr" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/db/a_dpfifo_6031.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blaster_rx blaster_handler:BLASTER_INST\|blaster_rx:blaster_rx_inst " "Elaborating entity \"blaster_rx\" for hierarchy \"blaster_handler:BLASTER_INST\|blaster_rx:blaster_rx_inst\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "blaster_rx_inst" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139639404 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623139640064 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_tx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_tx.sv" 9 -1 0 } } { "src/blaster_handler_lib/blaster_uart/blaster_rx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_rx.sv" 23 -1 0 } } { "src/blaster_handler_lib/blaster_uart/blaster_rx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_rx.sv" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1623139640064 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1623139640064 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "blaster_handler:BLASTER_INST\|dffe_tx_done blaster_handler:BLASTER_INST\|dffe_tx_done~_emulated blaster_handler:BLASTER_INST\|dffe_tx_done~1 " "Register \"blaster_handler:BLASTER_INST\|dffe_tx_done\" is converted into an equivalent circuit using register \"blaster_handler:BLASTER_INST\|dffe_tx_done~_emulated\" and latch \"blaster_handler:BLASTER_INST\|dffe_tx_done~1\"" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623139640064 "|cyclone4_top|blaster_handler:BLASTER_INST|dffe_tx_done"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1623139640064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_tck GND " "Pin \"o_tck\" is stuck at GND" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623139640115 "|cyclone4_top|o_tck"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tdi GND " "Pin \"o_tdi\" is stuck at GND" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623139640115 "|cyclone4_top|o_tdi"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tms GND " "Pin \"o_tms\" is stuck at GND" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623139640115 "|cyclone4_top|o_tms"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[0\] GND " "Pin \"o_led\[0\]\" is stuck at GND" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623139640115 "|cyclone4_top|o_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[1\] VCC " "Pin \"o_led\[1\]\" is stuck at VCC" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623139640115 "|cyclone4_top|o_led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623139640115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623139640173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623139640749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623139640749 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tdo " "No output dependent on input pin \"i_tdo\"" {  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623139640808 "|cyclone4_top|i_tdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623139640808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623139640808 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623139640808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623139640808 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623139640808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623139640808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623139640837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 11:07:20 2021 " "Processing ended: Tue Jun 08 11:07:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623139640837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623139640837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623139640837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623139640837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1623139642097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623139642108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 11:07:21 2021 " "Processing started: Tue Jun 08 11:07:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623139642108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623139642108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cyclone4_slave -c cyclone4_slave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623139642108 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623139642220 ""}
{ "Info" "0" "" "Project  = cyclone4_slave" {  } {  } 0 0 "Project  = cyclone4_slave" 0 0 "Fitter" 0 0 1623139642220 ""}
{ "Info" "0" "" "Revision = cyclone4_slave" {  } {  } 0 0 "Revision = cyclone4_slave" 0 0 "Fitter" 0 0 1623139642220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623139642279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cyclone4_slave EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"cyclone4_slave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623139642295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623139642358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623139642358 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623139642513 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623139642730 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623139642730 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623139642730 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1623139642730 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623139642730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623139642730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623139642730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623139642730 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623139642730 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1623139642730 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623139642730 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1623139642745 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1623139643050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cyclone4_slave.sdc " "Synopsys Design Constraints File file not found: 'cyclone4_slave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1623139643050 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1623139643050 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1623139643050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623139643050 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1623139643050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623139643081 ""}  } { { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623139643081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "advanced_reset_n:RESET_INST\|sync_async_reset:CLK_DOMAIN_RESET_GENERATE\[0\].SYNC_ASYNC_RESET_INST\|reset_registers_inst\[2\].dff_delay  " "Automatically promoted node advanced_reset_n:RESET_INST\|sync_async_reset:CLK_DOMAIN_RESET_GENERATE\[0\].SYNC_ASYNC_RESET_INST\|reset_registers_inst\[2\].dff_delay " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623139643081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blaster_handler:BLASTER_INST\|fifo_tx_wrreq " "Destination node blaster_handler:BLASTER_INST\|fifo_tx_wrreq" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623139643081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blaster_handler:BLASTER_INST\|fifo_tx_data\[7\]~0 " "Destination node blaster_handler:BLASTER_INST\|fifo_tx_data\[7\]~0" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623139643081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blaster_handler:BLASTER_INST\|dffe_tx_done~2 " "Destination node blaster_handler:BLASTER_INST\|dffe_tx_done~2" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623139643081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blaster_handler:BLASTER_INST\|dffe_tx_done~0 " "Destination node blaster_handler:BLASTER_INST\|dffe_tx_done~0" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623139643081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blaster_handler:BLASTER_INST\|blaster_rx:blaster_rx_inst\|o_Rx_Byte\[7\]~1 " "Destination node blaster_handler:BLASTER_INST\|blaster_rx:blaster_rx_inst\|o_Rx_Byte\[7\]~1" {  } { { "src/blaster_handler_lib/blaster_uart/blaster_rx.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_uart/blaster_rx.sv" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623139643081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "blaster_handler:BLASTER_INST\|dffe_tx_done~1 " "Destination node blaster_handler:BLASTER_INST\|dffe_tx_done~1" {  } { { "src/blaster_handler_lib/blaster_handler.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/blaster_handler_lib/blaster_handler.sv" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623139643081 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623139643081 ""}  } { { "src/advanced_reset/sync_async_reset.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/advanced_reset/sync_async_reset.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623139643081 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623139643352 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623139643352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623139643352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623139643352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623139643352 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623139643352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623139643352 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623139643352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623139643383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1623139643383 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623139643383 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623139643399 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1623139643416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623139643845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623139643939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623139643939 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623139644884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623139644884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623139645161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623139645621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623139645621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1623139645970 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623139645970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623139645970 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623139646088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623139646094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623139646219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623139646219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623139646385 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623139646697 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_tdo 3.3-V LVTTL 2 " "Pin i_tdo uses I/O standard 3.3-V LVTTL at 2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { i_tdo } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_tdo" } } } } { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623139646836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk_50MHz 3.3-V LVTTL 23 " "Pin i_clk_50MHz uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { i_clk_50MHz } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_50MHz" } } } } { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623139646836 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rx 3.3-V LVTTL 86 " "Pin i_rx uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { i_rx } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rx" } } } } { "src/cyclone4_top.sv" "" { Text "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/src/cyclone4_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623139646836 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1623139646836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/output_files/cyclone4_slave.fit.smsg " "Generated suppressed messages file C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/FPGA/output_files/cyclone4_slave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623139646884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5532 " "Peak virtual memory: 5532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623139647270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 11:07:27 2021 " "Processing ended: Tue Jun 08 11:07:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623139647270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623139647270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623139647270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623139647270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1623139648348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623139648369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 11:07:28 2021 " "Processing started: Tue Jun 08 11:07:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623139648369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1623139648369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cyclone4_slave -c cyclone4_slave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1623139648369 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1623139648883 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1623139648955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623139649274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 11:07:29 2021 " "Processing ended: Tue Jun 08 11:07:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623139649274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623139649274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623139649274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1623139649274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1623139650369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623139650375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 11:07:30 2021 " "Processing started: Tue Jun 08 11:07:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623139650375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1623139650375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off cyclone4_slave -c cyclone4_slave " "Command: quartus_pow --read_settings_files=off --write_settings_files=off cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1623139650375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1623139650656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1623139650656 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1623139650827 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cyclone4_slave.sdc " "Synopsys Design Constraints File file not found: 'cyclone4_slave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1623139650841 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_clk_50MHz " "Node: i_clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register blaster_handler:BLASTER_INST\|blaster_tx:blaster_tx_inst\|r_SM_Main\[0\] i_clk_50MHz " "Register blaster_handler:BLASTER_INST\|blaster_tx:blaster_tx_inst\|r_SM_Main\[0\] is being clocked by i_clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623139650842 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1623139650842 "|cyclone4_top|i_clk_50MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "blaster_handler:BLASTER_INST\|tx_start " "Node: blaster_handler:BLASTER_INST\|tx_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register blaster_handler:BLASTER_INST\|blaster_univibrator:blaster_nivibrator_inst\|rS blaster_handler:BLASTER_INST\|tx_start " "Register blaster_handler:BLASTER_INST\|blaster_univibrator:blaster_nivibrator_inst\|rS is being clocked by blaster_handler:BLASTER_INST\|tx_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623139650842 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1623139650842 "|cyclone4_top|blaster_handler:BLASTER_INST|tx_start"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1623139650842 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1623139650850 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1623139650851 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1623139650856 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1623139651037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1623139651073 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1623139651245 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1623139651680 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "64.55 mW " "Total thermal power estimate for the design is 64.55 mW" {  } { { "c:/intelfpga/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1623139651884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623139652112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 11:07:32 2021 " "Processing ended: Tue Jun 08 11:07:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623139652112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623139652112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623139652112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1623139652112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1623139653328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623139653337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 11:07:32 2021 " "Processing started: Tue Jun 08 11:07:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623139653337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623139653337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cyclone4_slave -c cyclone4_slave " "Command: quartus_sta cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623139653337 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623139653446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623139653755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139653786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139653786 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1623139653900 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cyclone4_slave.sdc " "Synopsys Design Constraints File file not found: 'cyclone4_slave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1623139653925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139653925 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk_50MHz i_clk_50MHz " "create_clock -period 1.000 -name i_clk_50MHz i_clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623139653925 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name blaster_handler:BLASTER_INST\|tx_start blaster_handler:BLASTER_INST\|tx_start " "create_clock -period 1.000 -name blaster_handler:BLASTER_INST\|tx_start blaster_handler:BLASTER_INST\|tx_start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623139653925 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623139653925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1623139653925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623139653925 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623139653925 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623139653943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623139653976 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623139653976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.324 " "Worst-case setup slack is -3.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139653985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139653985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.324            -428.338 i_clk_50MHz  " "   -3.324            -428.338 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139653985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139653985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.446 " "Worst-case hold slack is 0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 i_clk_50MHz  " "    0.446               0.000 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.033 " "Worst-case recovery slack is -3.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033            -298.054 i_clk_50MHz  " "   -3.033            -298.054 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160              -2.160 blaster_handler:BLASTER_INST\|tx_start  " "   -2.160              -2.160 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.302 " "Worst-case removal slack is 1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 i_clk_50MHz  " "    1.302               0.000 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.635               0.000 blaster_handler:BLASTER_INST\|tx_start  " "    2.635               0.000 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -348.971 i_clk_50MHz  " "   -3.201            -348.971 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 blaster_handler:BLASTER_INST\|tx_start  " "   -1.487              -1.487 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654054 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623139654196 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623139654196 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623139654212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623139654227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623139654404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623139654509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623139654522 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623139654522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.085 " "Worst-case setup slack is -3.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.085            -384.854 i_clk_50MHz  " "   -3.085            -384.854 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 i_clk_50MHz  " "    0.401               0.000 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.838 " "Worst-case recovery slack is -2.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.838            -259.733 i_clk_50MHz  " "   -2.838            -259.733 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.884              -1.884 blaster_handler:BLASTER_INST\|tx_start  " "   -1.884              -1.884 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.348 " "Worst-case removal slack is 1.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 i_clk_50MHz  " "    1.348               0.000 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.409               0.000 blaster_handler:BLASTER_INST\|tx_start  " "    2.409               0.000 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -348.971 i_clk_50MHz  " "   -3.201            -348.971 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 blaster_handler:BLASTER_INST\|tx_start  " "   -1.487              -1.487 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654561 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623139654615 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623139654615 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623139654635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623139654734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623139654734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623139654734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.116 " "Worst-case setup slack is -1.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116             -79.470 i_clk_50MHz  " "   -1.116             -79.470 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 i_clk_50MHz  " "    0.174               0.000 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.768 " "Worst-case recovery slack is -0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768             -46.529 i_clk_50MHz  " "   -0.768             -46.529 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -0.368 blaster_handler:BLASTER_INST\|tx_start  " "   -0.368              -0.368 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.414 " "Worst-case removal slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 i_clk_50MHz  " "    0.414               0.000 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116               0.000 blaster_handler:BLASTER_INST\|tx_start  " "    1.116               0.000 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -273.462 i_clk_50MHz  " "   -3.000            -273.462 i_clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 blaster_handler:BLASTER_INST\|tx_start  " "   -1.000              -1.000 blaster_handler:BLASTER_INST\|tx_start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623139654772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623139654772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623139654830 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623139654830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623139655157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623139655157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623139655225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 11:07:35 2021 " "Processing ended: Tue Jun 08 11:07:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623139655225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623139655225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623139655225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623139655225 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623139655918 ""}
