INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/VIVA_PROJ/SRL_1/SRL_1.srcs/sources_1/new/SRL_BIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRL_BIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/VIVA_PROJ/SRL_1/SRL_1.srcs/sim_1/new/SRL_BIT_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRL_BIT_tb
