(module "NLV74HC1G00DTT1G" (layer F.Cu) (tedit 620D36CD)
  (descr "NLV74HC1G00DTT1G, TSOP-5 Gates ROHS")
  (tags "TSOP-5 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -3.422403) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value NLV74HC1G00DTT1G (at 0 3.422403) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 2.337059 0.939929) (end 2.438659 0.939929) (layer F.SilkS) (width 0.254001))
  (fp_circle (center 1.676657 0.965329) (end 1.803658 0.965329) (layer F.Fab) (width 0.254001))
  (fp_circle (center 1.422657 1.47333) (end 1.452629 1.47333) (layer F.SilkS) (width 0.059995))
  (fp_line (start -0.813183 -1.422403) (end 0.812421 -1.422403) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.812421 1.422403) (end -0.813183 1.422403) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.813183 0.533401) (end -0.813183 -0.533401) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at 1.447803 0.95014 90) (size 0.700025 1) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 1.447803 0.000127 90) (size 0.700025 1) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 1.447803 -0.949886 90) (size 0.700025 1) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -1.447803 -0.949886 90) (size 0.700025 1) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -1.447803 0.95014 90) (size 0.700025 1) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.422403) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/NLV74HC1G00DTT1G.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
)