;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 31/01/2024 12:35:03 p. m.
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF52  	GOTO        164
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_watcher:
;FIRMWARE_SYA_ver_0_3.c,71 :: 		void watcher(){
;FIRMWARE_SYA_ver_0_3.c,73 :: 		if(SWITCH1){
0x001C	0xA08F      	BTFSS       PORTC, 0 
0x001E	0xD008      	BRA         L_watcher12
;FIRMWARE_SYA_ver_0_3.c,74 :: 		while(SWITCH1){
0x0020	0xA08F      	BTFSS       PORTC, 0 
0x0022	0xD006      	BRA         L_watcher14
;FIRMWARE_SYA_ver_0_3.c,75 :: 		flag_switch1 = 0;
0x0024	0x9415      	BCF         _flag_switch1, BitPos(_flag_switch1+0) 
;FIRMWARE_SYA_ver_0_3.c,76 :: 		reg = switch_count;
0x0026	0xF018C016  	MOVFF       _switch_count, _reg
0x002A	0xF019C017  	MOVFF       _switch_count+1, _reg+1
;FIRMWARE_SYA_ver_0_3.c,77 :: 		once = TRUE;
0x002E	0x8015      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_3.c,79 :: 		}
L_watcher14:
;FIRMWARE_SYA_ver_0_3.c,80 :: 		}
L_watcher12:
;FIRMWARE_SYA_ver_0_3.c,81 :: 		while(0 == SWITCH1){
0x0030	0xB08F      	BTFSC       PORTC, 0 
0x0032	0xD011      	BRA         L_watcher16
;FIRMWARE_SYA_ver_0_3.c,82 :: 		flag_switch1 = 1;
0x0034	0x8415      	BSF         _flag_switch1, BitPos(_flag_switch1+0) 
;FIRMWARE_SYA_ver_0_3.c,83 :: 		if(once){
0x0036	0xA015      	BTFSS       _once, BitPos(_once+0) 
0x0038	0xD00E      	BRA         L_watcher17
;FIRMWARE_SYA_ver_0_3.c,84 :: 		switch_count++;
0x003A	0x4A16      	INFSNZ      _switch_count, 1 
0x003C	0x2A17      	INCF        _switch_count+1, 1 
;FIRMWARE_SYA_ver_0_3.c,85 :: 		once = FALSE;
0x003E	0x9015      	BCF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_3.c,86 :: 		if(switch_count > 3){
0x0040	0x0E80      	MOVLW       128
0x0042	0x6E00      	MOVWF       R0 
0x0044	0x0E80      	MOVLW       128
0x0046	0x1817      	XORWF       _switch_count+1, 0 
0x0048	0x5C00      	SUBWF       R0, 0 
0x004A	0xE102      	BNZ         L__watcher32
0x004C	0x5016      	MOVF        _switch_count, 0 
0x004E	0x0803      	SUBLW       3
L__watcher32:
0x0050	0xE202      	BC          L_watcher18
;FIRMWARE_SYA_ver_0_3.c,87 :: 		switch_count = 0;
0x0052	0x6A16      	CLRF        _switch_count 
0x0054	0x6A17      	CLRF        _switch_count+1 
;FIRMWARE_SYA_ver_0_3.c,88 :: 		}
L_watcher18:
;FIRMWARE_SYA_ver_0_3.c,89 :: 		}
L_watcher17:
;FIRMWARE_SYA_ver_0_3.c,91 :: 		}
L_watcher16:
;FIRMWARE_SYA_ver_0_3.c,92 :: 		if(SWITCH2){
0x0056	0xA28F      	BTFSS       PORTC, 1 
0x0058	0xD002      	BRA         L_watcher19
;FIRMWARE_SYA_ver_0_3.c,93 :: 		while(SWITCH2){
0x005A	0xB28F      	BTFSC       PORTC, 1 
;FIRMWARE_SYA_ver_0_3.c,94 :: 		flag_switch2 = 0;
0x005C	0x9215      	BCF         _flag_switch2, BitPos(_flag_switch2+0) 
;FIRMWARE_SYA_ver_0_3.c,96 :: 		}
L_watcher21:
;FIRMWARE_SYA_ver_0_3.c,97 :: 		}
L_watcher19:
;FIRMWARE_SYA_ver_0_3.c,98 :: 		while(0 == SWITCH2){
0x005E	0xB28F      	BTFSC       PORTC, 1 
0x0060	0xD006      	BRA         L_watcher23
;FIRMWARE_SYA_ver_0_3.c,99 :: 		flag_switch2 = 1;
0x0062	0x8215      	BSF         _flag_switch2, BitPos(_flag_switch2+0) 
;FIRMWARE_SYA_ver_0_3.c,100 :: 		if(once){
0x0064	0xA015      	BTFSS       _once, BitPos(_once+0) 
0x0066	0xD003      	BRA         L_watcher24
;FIRMWARE_SYA_ver_0_3.c,101 :: 		switch_count++;
0x0068	0x4A16      	INFSNZ      _switch_count, 1 
0x006A	0x2A17      	INCF        _switch_count+1, 1 
;FIRMWARE_SYA_ver_0_3.c,102 :: 		once = FALSE;
0x006C	0x9015      	BCF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_3.c,103 :: 		}
L_watcher24:
;FIRMWARE_SYA_ver_0_3.c,105 :: 		}
L_watcher23:
;FIRMWARE_SYA_ver_0_3.c,107 :: 		}
L_end_watcher:
0x006E	0x0012      	RETURN      0
; end of _watcher
_InitMCU:
;FIRMWARE_SYA_ver_0_3.c,109 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_0_3.c,111 :: 		ADCON1 = 0x0F;
0x0070	0x0E0F      	MOVLW       15
0x0072	0x010F      	MOVLB       15
0x0074	0x6F59      	MOVWF       ADCON1, 1
;FIRMWARE_SYA_ver_0_3.c,112 :: 		ANSELC = 0;
0x0076	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0_3.c,113 :: 		ANSELE = 0;
0x0078	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0_3.c,114 :: 		ANSELA = 0;
0x007A	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0_3.c,116 :: 		TRISC = 0x03;
0x007C	0x0E03      	MOVLW       3
0x007E	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0_3.c,117 :: 		TRISE = 0x00;
0x0080	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0_3.c,118 :: 		TRISA = 0x00;
0x0082	0x6A88      	CLRF        TRISA 
;FIRMWARE_SYA_ver_0_3.c,120 :: 		PORTC = 0x00;
0x0084	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0_3.c,121 :: 		PORTE = 0x00;
0x0086	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0_3.c,122 :: 		PORTA = 0x10;
0x0088	0x0E10      	MOVLW       16
0x008A	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0_3.c,124 :: 		LATC = 0x00;
0x008C	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0_3.c,125 :: 		LATE = 0x00;
0x008E	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0_3.c,126 :: 		LATA = 0x10;
0x0090	0x0E10      	MOVLW       16
0x0092	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0_3.c,128 :: 		WPUC = 0x03;
0x0094	0x0E03      	MOVLW       3
0x0096	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0_3.c,129 :: 		INLVLC = 0x03;
0x0098	0x0E03      	MOVLW       3
0x009A	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0_3.c,131 :: 		flag_switch1 = 0;
0x009C	0x9415      	BCF         _flag_switch1, BitPos(_flag_switch1+0) 
;FIRMWARE_SYA_ver_0_3.c,132 :: 		flag_switch2 = 0;
0x009E	0x9215      	BCF         _flag_switch2, BitPos(_flag_switch2+0) 
;FIRMWARE_SYA_ver_0_3.c,133 :: 		once = TRUE;
0x00A0	0x8015      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_3.c,135 :: 		}
L_end_InitMCU:
0x00A2	0x0012      	RETURN      0
; end of _InitMCU
_main:
;FIRMWARE_SYA_ver_0_3.c,28 :: 		void main(){
;FIRMWARE_SYA_ver_0_3.c,30 :: 		InitMCU();
0x00A4	0xDFE5      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_0_3.c,32 :: 		while(1){
L_main0:
;FIRMWARE_SYA_ver_0_3.c,33 :: 		watcher();
0x00A6	0xDFBA      	RCALL       _watcher
;FIRMWARE_SYA_ver_0_3.c,35 :: 		if(flag_switch2){
0x00A8	0xA215      	BTFSS       _flag_switch2, BitPos(_flag_switch2+0) 
0x00AA	0xD004      	BRA         L_main2
;FIRMWARE_SYA_ver_0_3.c,36 :: 		M1 = 1;
0x00AC	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_3.c,37 :: 		M2 = 1;
0x00AE	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_3.c,38 :: 		M3 = 1;
0x00B0	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_3.c,39 :: 		}
0x00B2	0xD033      	BRA         L_main3
L_main2:
;FIRMWARE_SYA_ver_0_3.c,41 :: 		if(flag_switch1){
0x00B4	0xA415      	BTFSS       _flag_switch1, BitPos(_flag_switch1+0) 
0x00B6	0xD031      	BRA         L_main4
;FIRMWARE_SYA_ver_0_3.c,42 :: 		switch(reg){
0x00B8	0xD012      	BRA         L_main5
;FIRMWARE_SYA_ver_0_3.c,43 :: 		case 0:
L_main7:
;FIRMWARE_SYA_ver_0_3.c,44 :: 		M1 = 0;
0x00BA	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_3.c,45 :: 		M2 = 0;
0x00BC	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_3.c,46 :: 		M3 = 0;
0x00BE	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_3.c,47 :: 		case 1:
L_main8:
;FIRMWARE_SYA_ver_0_3.c,48 :: 		M1 = 1;
0x00C0	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_3.c,49 :: 		M2 = 1;
0x00C2	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_3.c,50 :: 		M3 = 0;
0x00C4	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_3.c,51 :: 		break;
0x00C6	0xD029      	BRA         L_main6
;FIRMWARE_SYA_ver_0_3.c,52 :: 		case 2:
L_main9:
;FIRMWARE_SYA_ver_0_3.c,53 :: 		M1 = 0;
0x00C8	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_3.c,54 :: 		M2 = 1;
0x00CA	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_3.c,55 :: 		M3 = 1;
0x00CC	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_3.c,56 :: 		break;
0x00CE	0xD025      	BRA         L_main6
;FIRMWARE_SYA_ver_0_3.c,57 :: 		case 3:
L_main10:
;FIRMWARE_SYA_ver_0_3.c,58 :: 		M1 = 1;
0x00D0	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_3.c,59 :: 		M2 = 0;
0x00D2	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_3.c,60 :: 		M3 = 1;
0x00D4	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_3.c,61 :: 		break;
0x00D6	0xD021      	BRA         L_main6
;FIRMWARE_SYA_ver_0_3.c,62 :: 		case 4:
L_main11:
;FIRMWARE_SYA_ver_0_3.c,63 :: 		reg = 0;
0x00D8	0x6A18      	CLRF        _reg 
0x00DA	0x6A19      	CLRF        _reg+1 
;FIRMWARE_SYA_ver_0_3.c,64 :: 		break;
0x00DC	0xD01E      	BRA         L_main6
;FIRMWARE_SYA_ver_0_3.c,65 :: 		}
L_main5:
0x00DE	0x0E00      	MOVLW       0
0x00E0	0x1819      	XORWF       _reg+1, 0 
0x00E2	0xE102      	BNZ         L__main26
0x00E4	0x0E00      	MOVLW       0
0x00E6	0x1818      	XORWF       _reg, 0 
L__main26:
0x00E8	0xE0E8      	BZ          L_main7
0x00EA	0x0E00      	MOVLW       0
0x00EC	0x1819      	XORWF       _reg+1, 0 
0x00EE	0xE102      	BNZ         L__main27
0x00F0	0x0E01      	MOVLW       1
0x00F2	0x1818      	XORWF       _reg, 0 
L__main27:
0x00F4	0xE0E5      	BZ          L_main8
0x00F6	0x0E00      	MOVLW       0
0x00F8	0x1819      	XORWF       _reg+1, 0 
0x00FA	0xE102      	BNZ         L__main28
0x00FC	0x0E02      	MOVLW       2
0x00FE	0x1818      	XORWF       _reg, 0 
L__main28:
0x0100	0xE0E3      	BZ          L_main9
0x0102	0x0E00      	MOVLW       0
0x0104	0x1819      	XORWF       _reg+1, 0 
0x0106	0xE102      	BNZ         L__main29
0x0108	0x0E03      	MOVLW       3
0x010A	0x1818      	XORWF       _reg, 0 
L__main29:
0x010C	0xE0E1      	BZ          L_main10
0x010E	0x0E00      	MOVLW       0
0x0110	0x1819      	XORWF       _reg+1, 0 
0x0112	0xE102      	BNZ         L__main30
0x0114	0x0E04      	MOVLW       4
0x0116	0x1818      	XORWF       _reg, 0 
L__main30:
0x0118	0xE0DF      	BZ          L_main11
L_main6:
;FIRMWARE_SYA_ver_0_3.c,66 :: 		}
L_main4:
;FIRMWARE_SYA_ver_0_3.c,67 :: 		}
L_main3:
;FIRMWARE_SYA_ver_0_3.c,68 :: 		}
0x011A	0xD7C5      	BRA         L_main0
;FIRMWARE_SYA_ver_0_3.c,69 :: 		}
L_end_main:
0x011C	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [84]    _watcher
0x0070      [52]    _InitMCU
0x00A4     [122]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [0]    _flag_switch1
0x0015       [0]    _flag_switch2
0x0015       [0]    _once
0x0016       [2]    _switch_count
0x0018       [2]    _reg
0x0F11       [1]    ANSELA
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F2E       [1]    ANSELE
0x0F59       [1]    ADCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F91       [1]    PORTE
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
