Timing Analyzer report for MPEG
Wed Dec 01 17:25:58 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 23. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 31. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MPEG                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processors 3-12        ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; MPEG.out.sdc  ; OK     ; Wed Dec 01 17:25:57 2021 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 129.07 MHz ; 129.07 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.847 ; -125.200        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.402 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -87.810                       ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+--------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.847 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 4.621      ;
; -3.757 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 4.534      ;
; -3.730 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 4.499      ;
; -3.695 ; FSM_Control:inst|y[2]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.130     ; 4.448      ;
; -3.643 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 4.418      ;
; -3.612 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.130     ; 4.365      ;
; -3.566 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 4.343      ;
; -3.522 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 4.291      ;
; -3.519 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 4.275      ;
; -3.508 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 4.264      ;
; -3.492 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 4.248      ;
; -3.475 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 4.242      ;
; -3.458 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.217      ;
; -3.445 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 4.212      ;
; -3.435 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 4.210      ;
; -3.427 ; FSM_Control:inst|y[0]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 4.196      ;
; -3.427 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 4.193      ;
; -3.423 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|x[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.133     ; 4.173      ;
; -3.413 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.130     ; 4.166      ;
; -3.413 ; FSM_Control:inst|y[0]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 4.188      ;
; -3.384 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 4.148      ;
; -3.374 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.056      ; 3.813      ;
; -3.355 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.111     ; 4.127      ;
; -3.344 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.056      ; 3.783      ;
; -3.328 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|x[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.133     ; 4.078      ;
; -3.294 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 4.061      ;
; -3.282 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 4.049      ;
; -3.273 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.133     ; 4.023      ;
; -3.257 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 4.013      ;
; -3.253 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 4.028      ;
; -3.227 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.143      ;
; -3.213 ; FSM_Control:inst|address[4]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.988      ;
; -3.179 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.054      ; 3.616      ;
; -3.172 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.941      ;
; -3.166 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.941      ;
; -3.160 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.054      ; 3.597      ;
; -3.155 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.930      ;
; -3.151 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.596      ;
; -3.149 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.054      ; 3.586      ;
; -3.134 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.053      ;
; -3.130 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.054      ; 3.567      ;
; -3.127 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.056      ; 3.566      ;
; -3.123 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.042      ;
; -3.121 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.566      ;
; -3.107 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.026      ;
; -3.103 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[0]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.056      ; 3.542      ;
; -3.073 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[0]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.056      ; 3.512      ;
; -3.064 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.820      ;
; -3.053 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.809      ;
; -3.043 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.130     ; 3.796      ;
; -2.996 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|ready             ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.441      ;
; -2.988 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.747      ;
; -2.963 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.043      ; 3.389      ;
; -2.941 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.054      ; 3.378      ;
; -2.936 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.381      ;
; -2.933 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.043      ; 3.359      ;
; -2.931 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.064      ; 3.378      ;
; -2.931 ; FSM_Control:inst|address[5]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.706      ;
; -2.926 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.690      ;
; -2.920 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|v[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.049      ; 3.352      ;
; -2.919 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.130     ; 3.672      ;
; -2.913 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.056      ; 3.352      ;
; -2.904 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.679      ;
; -2.903 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|v[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.049      ; 3.335      ;
; -2.901 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.064      ; 3.348      ;
; -2.901 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.670      ;
; -2.894 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|v[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.656      ;
; -2.890 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|v[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.049      ; 3.322      ;
; -2.883 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.054      ; 3.320      ;
; -2.873 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|v[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.049      ; 3.305      ;
; -2.872 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.791      ;
; -2.864 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.623      ;
; -2.863 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.308      ;
; -2.862 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.307      ;
; -2.842 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.147     ; 3.578      ;
; -2.840 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|x[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.053      ; 3.276      ;
; -2.833 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.278      ;
; -2.830 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[0]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.056      ; 3.269      ;
; -2.820 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|ready             ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.265      ;
; -2.802 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.558      ;
; -2.786 ; FSM_Control:inst|EstadoAtual.AtivaMac      ; FSM_Control:inst|act_mac           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.320     ; 2.849      ;
; -2.781 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|act_mac           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.065      ; 3.229      ;
; -2.779 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.130     ; 3.532      ;
; -2.768 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.043      ; 3.194      ;
; -2.749 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ready             ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.323     ; 2.809      ;
; -2.748 ; FSM_Control:inst|u[2]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.127     ; 3.504      ;
; -2.738 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.043      ; 3.164      ;
; -2.724 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.483      ;
; -2.718 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.147     ; 3.454      ;
; -2.688 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|v[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.049      ; 3.120      ;
; -2.686 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.064      ; 3.133      ;
; -2.646 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.043      ; 3.072      ;
; -2.641 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|v[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.049      ; 3.073      ;
; -2.639 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.056      ; 3.078      ;
; -2.638 ; FSM_Control:inst|address[4]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.405      ;
; -2.592 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.037      ;
; -2.591 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.062      ; 3.036      ;
; -2.578 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.147     ; 3.314      ;
; -2.570 ; FSM_Control:inst|EstadoAtual.DesativaMac   ; FSM_Control:inst|act_mac           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.320     ; 2.633      ;
; -2.524 ; FSM_Control:inst|EstadoAtual.AtivaRden     ; FSM_Control:inst|rd_en             ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.343     ; 2.564      ;
+--------+--------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; FSM_Control:inst|y[2]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|x[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|u[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; FSM_Control:inst|ready~_Duplicate_1        ; FSM_Control:inst|ready~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|act_mac~_Duplicate_1      ; FSM_Control:inst|act_mac~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|rd_en~_Duplicate_1        ; FSM_Control:inst|rd_en~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|rst_out~_Duplicate_1      ; FSM_Control:inst|rst_out~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|address[5]~_Duplicate_1   ; FSM_Control:inst|address[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|address[4]~_Duplicate_1   ; FSM_Control:inst|address[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.655 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.686 ; FSM_Control:inst|ProxEstado.DesativaMac    ; FSM_Control:inst|EstadoAtual.DesativaMac   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.304      ; 0.696      ;
; 0.687 ; FSM_Control:inst|ProxEstado.DesativaReady  ; FSM_Control:inst|EstadoAtual.DesativaReady ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.304      ; 0.697      ;
; 0.687 ; FSM_Control:inst|ProxEstado.ResetInit      ; FSM_Control:inst|EstadoAtual.ResetInit     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.696      ;
; 0.689 ; FSM_Control:inst|ProxEstado.DesativaRden   ; FSM_Control:inst|EstadoAtual.DesativaRden  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.698      ;
; 0.811 ; FSM_Control:inst|ProxEstado.AtivaRden      ; FSM_Control:inst|EstadoAtual.AtivaRden     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.820      ;
; 0.812 ; FSM_Control:inst|ProxEstado.TiraResetInit  ; FSM_Control:inst|EstadoAtual.TiraResetInit ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.821      ;
; 0.828 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.095      ;
; 0.828 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.095      ;
; 0.841 ; FSM_Control:inst|ProxEstado.AtivaMac       ; FSM_Control:inst|EstadoAtual.AtivaMac      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.306      ; 0.853      ;
; 0.885 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.150      ;
; 0.897 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.164      ;
; 0.929 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.196      ;
; 0.929 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.196      ;
; 0.932 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.200      ;
; 1.003 ; FSM_Control:inst|u[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.271      ;
; 1.013 ; FSM_Control:inst|u[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.281      ;
; 1.030 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.297      ;
; 1.030 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.297      ;
; 1.145 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.413      ;
; 1.156 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.424      ;
; 1.192 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.460      ;
; 1.199 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.464      ;
; 1.208 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.165      ;
; 1.208 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.165      ;
; 1.209 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.166      ;
; 1.210 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.167      ;
; 1.211 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.168      ;
; 1.212 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.169      ;
; 1.231 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.497      ;
; 1.238 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.506      ;
; 1.270 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|x[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.267      ; 1.243      ;
; 1.273 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|x[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.267      ; 1.246      ;
; 1.277 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.543      ;
; 1.309 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[1]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.575      ;
; 1.337 ; FSM_Control:inst|EstadoAtual.ResetInit     ; FSM_Control:inst|ProxEstado.TiraResetInit  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 0.915      ;
; 1.339 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.607      ;
; 1.340 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.608      ;
; 1.350 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.618      ;
; 1.351 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.619      ;
; 1.361 ; FSM_Control:inst|EstadoAtual.ResetInit     ; FSM_Control:inst|rst_out~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 0.939      ;
; 1.368 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.325      ;
; 1.373 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.330      ;
; 1.373 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.330      ;
; 1.375 ; FSM_Control:inst|EstadoAtual.DesativaMac   ; FSM_Control:inst|act_mac~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 0.953      ;
; 1.377 ; FSM_Control:inst|EstadoAtual.DesativaRden  ; FSM_Control:inst|rd_en~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 0.955      ;
; 1.390 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|x[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.267      ; 1.363      ;
; 1.397 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.664      ;
; 1.403 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.360      ;
; 1.409 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.254      ; 1.369      ;
; 1.410 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.367      ;
; 1.415 ; FSM_Control:inst|EstadoAtual.AtivaMac      ; FSM_Control:inst|ProxEstado.DesativaMac    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 0.993      ;
; 1.415 ; FSM_Control:inst|EstadoAtual.AtivaRden     ; FSM_Control:inst|ProxEstado.AtivaMac       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 0.993      ;
; 1.426 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|x[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.267      ; 1.399      ;
; 1.443 ; FSM_Control:inst|ProxEstado.AtivaReady     ; FSM_Control:inst|EstadoAtual.AtivaReady    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.056      ;
; 1.465 ; FSM_Control:inst|y[0]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.746      ;
; 1.465 ; FSM_Control:inst|y[0]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.746      ;
; 1.466 ; FSM_Control:inst|EstadoAtual.DesativaMac   ; FSM_Control:inst|ProxEstado.DesativaRden   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.130     ; 1.042      ;
; 1.466 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|y[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.423      ;
; 1.487 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|ProxEstado.ResetInit      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.239      ; 1.432      ;
; 1.488 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.445      ;
; 1.492 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|rst_out~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.239      ; 1.437      ;
; 1.495 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|rd_en~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.239      ; 1.440      ;
; 1.496 ; FSM_Control:inst|EstadoAtual.AtivaMac      ; FSM_Control:inst|act_mac~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 1.074      ;
; 1.497 ; FSM_Control:inst|EstadoAtual.AtivaRden     ; FSM_Control:inst|rd_en~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 1.075      ;
; 1.498 ; FSM_Control:inst|EstadoAtual.TiraResetInit ; FSM_Control:inst|rst_out~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 1.076      ;
; 1.543 ; FSM_Control:inst|EstadoAtual.TiraResetInit ; FSM_Control:inst|ProxEstado.AtivaRden      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 1.121      ;
; 1.574 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|v[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.839      ;
; 1.575 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.532      ;
; 1.577 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ProxEstado.Inicio         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.130     ; 1.153      ;
; 1.581 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.538      ;
; 1.581 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.538      ;
; 1.591 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ready~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.128     ; 1.169      ;
; 1.595 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ProxEstado.Inc_XY         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.130     ; 1.171      ;
; 1.595 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.552      ;
; 1.597 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.554      ;
; 1.597 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 1.554      ;
; 1.608 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|act_mac~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.241      ; 1.555      ;
; 1.613 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|v[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.878      ;
; 1.616 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.254      ; 1.576      ;
; 1.628 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|ProxEstado.AtivaRden      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.239      ; 1.573      ;
; 1.630 ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.243      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 140.17 MHz ; 140.17 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.410 ; -110.121       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.355 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -87.810                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+--------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.410 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 4.210      ;
; -3.366 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.160      ;
; -3.332 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.134      ;
; -3.292 ; FSM_Control:inst|y[2]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 4.071      ;
; -3.274 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 4.075      ;
; -3.203 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 3.986      ;
; -3.160 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.962      ;
; -3.160 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.954      ;
; -3.148 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.933      ;
; -3.142 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.927      ;
; -3.141 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.926      ;
; -3.103 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|x[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.111     ; 3.879      ;
; -3.094 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 3.887      ;
; -3.078 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 3.871      ;
; -3.075 ; FSM_Control:inst|y[0]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.869      ;
; -3.068 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.869      ;
; -3.067 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.515      ;
; -3.057 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.836      ;
; -3.041 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.489      ;
; -3.041 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 3.833      ;
; -3.014 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|x[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.111     ; 3.790      ;
; -2.999 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 3.785      ;
; -2.989 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 3.780      ;
; -2.982 ; FSM_Control:inst|y[0]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.783      ;
; -2.956 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.741      ;
; -2.950 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.111     ; 3.726      ;
; -2.949 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.748      ;
; -2.911 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 3.704      ;
; -2.905 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.060      ; 3.352      ;
; -2.900 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 3.693      ;
; -2.879 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.060      ; 3.326      ;
; -2.878 ; FSM_Control:inst|address[4]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.679      ;
; -2.872 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.798      ;
; -2.863 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.060      ; 3.310      ;
; -2.860 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.661      ;
; -2.854 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.068      ; 3.309      ;
; -2.837 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.060      ; 3.284      ;
; -2.828 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.068      ; 3.283      ;
; -2.825 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[0]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.273      ;
; -2.817 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.745      ;
; -2.811 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.739      ;
; -2.810 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.738      ;
; -2.799 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[0]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.247      ;
; -2.793 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.241      ;
; -2.776 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.578      ;
; -2.775 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.577      ;
; -2.756 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.550      ;
; -2.742 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|ready             ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.069      ; 3.198      ;
; -2.720 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.499      ;
; -2.685 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.133      ;
; -2.684 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.469      ;
; -2.679 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.052      ; 3.118      ;
; -2.674 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.459      ;
; -2.657 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.069      ; 3.113      ;
; -2.653 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.052      ; 3.092      ;
; -2.631 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.060      ; 3.078      ;
; -2.631 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.069      ; 3.087      ;
; -2.629 ; FSM_Control:inst|address[5]~_Duplicate_1   ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.430      ;
; -2.628 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|v[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.076      ;
; -2.625 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|v[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.073      ;
; -2.625 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 3.411      ;
; -2.625 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.553      ;
; -2.614 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.393      ;
; -2.602 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|v[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.050      ;
; -2.602 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 3.393      ;
; -2.599 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|v[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 3.047      ;
; -2.594 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.069      ; 3.050      ;
; -2.593 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.068      ; 3.048      ;
; -2.593 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.060      ; 3.040      ;
; -2.590 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.392      ;
; -2.588 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[5]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.068      ; 3.043      ;
; -2.583 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|ready             ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.069      ; 3.039      ;
; -2.577 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.371      ;
; -2.568 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.069      ; 3.024      ;
; -2.551 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|x[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.058      ; 2.996      ;
; -2.551 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[0]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 2.999      ;
; -2.547 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|v[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.341      ;
; -2.545 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|act_mac           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.070      ; 3.002      ;
; -2.519 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 3.305      ;
; -2.492 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.125     ; 3.254      ;
; -2.486 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.265      ;
; -2.484 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.052      ; 2.923      ;
; -2.464 ; FSM_Control:inst|EstadoAtual.AtivaMac      ; FSM_Control:inst|act_mac           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.281     ; 2.570      ;
; -2.462 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ready             ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.282     ; 2.567      ;
; -2.458 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.052      ; 2.897      ;
; -2.453 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.238      ;
; -2.433 ; FSM_Control:inst|u[2]~_Duplicate_1         ; FSM_Control:inst|u[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.218      ;
; -2.405 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.052      ; 2.844      ;
; -2.404 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 2.852      ;
; -2.391 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 3.177      ;
; -2.386 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.125     ; 3.148      ;
; -2.383 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[2]        ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.069      ; 2.839      ;
; -2.365 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|v[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 2.813      ;
; -2.351 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|v[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.061      ; 2.799      ;
; -2.338 ; FSM_Control:inst|address[4]~_Duplicate_1   ; FSM_Control:inst|address[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 3.131      ;
; -2.320 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.069      ; 2.776      ;
; -2.311 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.068      ; 2.766      ;
; -2.310 ; FSM_Control:inst|EstadoAtual.DesativaMac   ; FSM_Control:inst|act_mac           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.281     ; 2.416      ;
; -2.260 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.125     ; 3.022      ;
; -2.241 ; FSM_Control:inst|EstadoAtual.AtivaRden     ; FSM_Control:inst|rd_en             ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.305     ; 2.323      ;
+--------+--------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; FSM_Control:inst|address[5]~_Duplicate_1   ; FSM_Control:inst|address[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|address[4]~_Duplicate_1   ; FSM_Control:inst|address[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|y[2]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|x[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|u[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; FSM_Control:inst|ready~_Duplicate_1        ; FSM_Control:inst|ready~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FSM_Control:inst|act_mac~_Duplicate_1      ; FSM_Control:inst|act_mac~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FSM_Control:inst|rd_en~_Duplicate_1        ; FSM_Control:inst|rd_en~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; FSM_Control:inst|rst_out~_Duplicate_1      ; FSM_Control:inst|rst_out~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.600 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.602 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.671 ; FSM_Control:inst|ProxEstado.ResetInit      ; FSM_Control:inst|EstadoAtual.ResetInit     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.639      ;
; 0.672 ; FSM_Control:inst|ProxEstado.DesativaReady  ; FSM_Control:inst|EstadoAtual.DesativaReady ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.640      ;
; 0.672 ; FSM_Control:inst|ProxEstado.DesativaMac    ; FSM_Control:inst|EstadoAtual.DesativaMac   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.640      ;
; 0.674 ; FSM_Control:inst|ProxEstado.DesativaRden   ; FSM_Control:inst|EstadoAtual.DesativaRden  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.642      ;
; 0.757 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.999      ;
; 0.757 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.999      ;
; 0.783 ; FSM_Control:inst|ProxEstado.AtivaRden      ; FSM_Control:inst|EstadoAtual.AtivaRden     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.751      ;
; 0.783 ; FSM_Control:inst|ProxEstado.TiraResetInit  ; FSM_Control:inst|EstadoAtual.TiraResetInit ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.751      ;
; 0.784 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.026      ;
; 0.811 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.053      ;
; 0.812 ; FSM_Control:inst|ProxEstado.AtivaMac       ; FSM_Control:inst|EstadoAtual.AtivaMac      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.279      ; 0.782      ;
; 0.848 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.090      ;
; 0.848 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.090      ;
; 0.855 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.099      ;
; 0.917 ; FSM_Control:inst|u[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.161      ;
; 0.937 ; FSM_Control:inst|u[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.181      ;
; 0.939 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 1.037 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.281      ;
; 1.055 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.299      ;
; 1.081 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.323      ;
; 1.105 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.349      ;
; 1.127 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.369      ;
; 1.143 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.387      ;
; 1.153 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.071      ;
; 1.153 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.071      ;
; 1.154 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.072      ;
; 1.155 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.073      ;
; 1.156 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.074      ;
; 1.157 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.075      ;
; 1.165 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.407      ;
; 1.194 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[1]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.436      ;
; 1.204 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|x[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.242      ; 1.137      ;
; 1.207 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|x[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.242      ; 1.140      ;
; 1.245 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.489      ;
; 1.246 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.490      ;
; 1.247 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.491      ;
; 1.262 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.506      ;
; 1.265 ; FSM_Control:inst|EstadoAtual.ResetInit     ; FSM_Control:inst|ProxEstado.TiraResetInit  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.836      ;
; 1.287 ; FSM_Control:inst|EstadoAtual.ResetInit     ; FSM_Control:inst|rst_out~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.858      ;
; 1.291 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.533      ;
; 1.299 ; FSM_Control:inst|EstadoAtual.DesativaMac   ; FSM_Control:inst|act_mac~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.870      ;
; 1.302 ; FSM_Control:inst|EstadoAtual.DesativaRden  ; FSM_Control:inst|rd_en~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.873      ;
; 1.310 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.228      ;
; 1.313 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.231      ;
; 1.318 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.236      ;
; 1.318 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.236      ;
; 1.334 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|x[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.242      ; 1.267      ;
; 1.335 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.253      ;
; 1.346 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.229      ; 1.266      ;
; 1.349 ; FSM_Control:inst|y[0]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.606      ;
; 1.350 ; FSM_Control:inst|EstadoAtual.AtivaMac      ; FSM_Control:inst|ProxEstado.DesativaMac    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.921      ;
; 1.350 ; FSM_Control:inst|y[0]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.607      ;
; 1.351 ; FSM_Control:inst|EstadoAtual.AtivaRden     ; FSM_Control:inst|ProxEstado.AtivaMac       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.922      ;
; 1.367 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|x[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.242      ; 1.300      ;
; 1.372 ; FSM_Control:inst|ProxEstado.AtivaReady     ; FSM_Control:inst|EstadoAtual.AtivaReady    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 0.978      ;
; 1.375 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|rst_out~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.215      ; 1.281      ;
; 1.378 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|rd_en~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.215      ; 1.284      ;
; 1.397 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|y[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.315      ;
; 1.399 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|ProxEstado.ResetInit      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.215      ; 1.305      ;
; 1.400 ; FSM_Control:inst|EstadoAtual.DesativaMac   ; FSM_Control:inst|ProxEstado.DesativaRden   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.122     ; 0.969      ;
; 1.406 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|v[1]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.648      ;
; 1.420 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|v[2]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.338      ;
; 1.421 ; FSM_Control:inst|EstadoAtual.AtivaMac      ; FSM_Control:inst|act_mac~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.992      ;
; 1.422 ; FSM_Control:inst|EstadoAtual.AtivaRden     ; FSM_Control:inst|rd_en~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.993      ;
; 1.424 ; FSM_Control:inst|EstadoAtual.TiraResetInit ; FSM_Control:inst|rst_out~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 0.995      ;
; 1.463 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|v[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.705      ;
; 1.465 ; FSM_Control:inst|EstadoAtual.TiraResetInit ; FSM_Control:inst|ProxEstado.AtivaRden      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 1.036      ;
; 1.469 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.387      ;
; 1.471 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|u[0]~_Duplicate_1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.713      ;
; 1.474 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.392      ;
; 1.474 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.227      ; 1.392      ;
; 1.481 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|act_mac~_Duplicate_1      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.217      ; 1.389      ;
; 1.483 ; FSM_Control:inst|rst_out~_Duplicate_1      ; FSM_Control:inst|rst_out                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.609      ;
; 1.495 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ProxEstado.Inicio         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.122     ; 1.064      ;
; 1.496 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.602      ;
; 1.500 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|ProxEstado.AtivaRden      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.215      ; 1.406      ;
; 1.505 ; FSM_Control:inst|address[4]~_Duplicate_1   ; FSM_Control:inst|address[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.747      ;
; 1.506 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ready~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.120     ; 1.077      ;
; 1.514 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ProxEstado.Inc_XY         ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.122     ; 1.083      ;
; 1.516 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.758      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.444 ; -33.954        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.179 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -89.439                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                             ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.444 ; FSM_Control:inst|address[1]~_Duplicate_1 ; FSM_Control:inst|address[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.325      ;
; -1.397 ; FSM_Control:inst|address[0]~_Duplicate_1 ; FSM_Control:inst|address[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.280      ;
; -1.348 ; FSM_Control:inst|y[2]~_Duplicate_1       ; FSM_Control:inst|y[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.211      ;
; -1.324 ; FSM_Control:inst|address[2]~_Duplicate_1 ; FSM_Control:inst|address[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.207      ;
; -1.282 ; FSM_Control:inst|address[2]~_Duplicate_1 ; FSM_Control:inst|address[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.160      ;
; -1.254 ; FSM_Control:inst|address[2]~_Duplicate_1 ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.136      ;
; -1.237 ; FSM_Control:inst|u[1]~_Duplicate_1       ; FSM_Control:inst|u[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.101      ;
; -1.232 ; FSM_Control:inst|y[1]~_Duplicate_1       ; FSM_Control:inst|y[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.099      ;
; -1.229 ; FSM_Control:inst|y[0]~_Duplicate_1       ; FSM_Control:inst|y[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.107      ;
; -1.228 ; FSM_Control:inst|x[1]~_Duplicate_1       ; FSM_Control:inst|x[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.090      ;
; -1.228 ; FSM_Control:inst|y[0]~_Duplicate_1       ; FSM_Control:inst|y[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.110      ;
; -1.227 ; FSM_Control:inst|address[1]~_Duplicate_1 ; FSM_Control:inst|address[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.103      ;
; -1.221 ; FSM_Control:inst|address[2]~_Duplicate_1 ; FSM_Control:inst|address[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.099      ;
; -1.215 ; FSM_Control:inst|v[2]~_Duplicate_1       ; FSM_Control:inst|u[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.081      ;
; -1.211 ; FSM_Control:inst|v[0]~_Duplicate_1       ; FSM_Control:inst|u[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.077      ;
; -1.203 ; FSM_Control:inst|address[0]~_Duplicate_1 ; FSM_Control:inst|address[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.081      ;
; -1.199 ; FSM_Control:inst|address[1]~_Duplicate_1 ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.079      ;
; -1.185 ; FSM_Control:inst|y[1]~_Duplicate_1       ; FSM_Control:inst|y[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.048      ;
; -1.182 ; FSM_Control:inst|u[0]~_Duplicate_1       ; FSM_Control:inst|u[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.048      ;
; -1.177 ; FSM_Control:inst|address[0]~_Duplicate_1 ; FSM_Control:inst|address[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.055      ;
; -1.175 ; FSM_Control:inst|address[0]~_Duplicate_1 ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.057      ;
; -1.174 ; FSM_Control:inst|address[1]~_Duplicate_1 ; FSM_Control:inst|address[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.050      ;
; -1.165 ; FSM_Control:inst|x[2]~_Duplicate_1       ; FSM_Control:inst|x[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.027      ;
; -1.147 ; FSM_Control:inst|address[3]~_Duplicate_1 ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.029      ;
; -1.132 ; FSM_Control:inst|address[0]~_Duplicate_1 ; FSM_Control:inst|address[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.010      ;
; -1.127 ; FSM_Control:inst|address[0]~_Duplicate_1 ; FSM_Control:inst|address[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.005      ;
; -1.123 ; FSM_Control:inst|x[0]~_Duplicate_1       ; FSM_Control:inst|x[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 1.985      ;
; -1.122 ; FSM_Control:inst|address[3]~_Duplicate_1 ; FSM_Control:inst|address[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.000      ;
; -1.100 ; FSM_Control:inst|v[2]~_Duplicate_1       ; FSM_Control:inst|u[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 1.982      ;
; -1.096 ; FSM_Control:inst|v[0]~_Duplicate_1       ; FSM_Control:inst|u[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 1.978      ;
; -1.088 ; FSM_Control:inst|v[1]~_Duplicate_1       ; FSM_Control:inst|u[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 1.954      ;
; -1.053 ; FSM_Control:inst|address[4]~_Duplicate_1 ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 1.935      ;
; -1.044 ; FSM_Control:inst|u[1]~_Duplicate_1       ; FSM_Control:inst|u[2]~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.985      ;
; -1.022 ; FSM_Control:inst|v[2]~_Duplicate_1       ; FSM_Control:inst|u[2]~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.965      ;
; -1.018 ; FSM_Control:inst|v[0]~_Duplicate_1       ; FSM_Control:inst|u[2]~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.961      ;
; -1.002 ; FSM_Control:inst|address[5]~_Duplicate_1 ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 1.884      ;
; -1.001 ; FSM_Control:inst|x[0]~_Duplicate_1       ; FSM_Control:inst|y[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 1.864      ;
; -0.998 ; FSM_Control:inst|x[0]~_Duplicate_1       ; FSM_Control:inst|y[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 1.865      ;
; -0.989 ; FSM_Control:inst|u[0]~_Duplicate_1       ; FSM_Control:inst|u[2]~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.932      ;
; -0.984 ; FSM_Control:inst|v[1]~_Duplicate_1       ; FSM_Control:inst|v[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 1.859      ;
; -0.976 ; FSM_Control:inst|v[2]~_Duplicate_1       ; FSM_Control:inst|u[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 1.842      ;
; -0.973 ; FSM_Control:inst|v[1]~_Duplicate_1       ; FSM_Control:inst|u[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 1.855      ;
; -0.972 ; FSM_Control:inst|v[0]~_Duplicate_1       ; FSM_Control:inst|u[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 1.838      ;
; -0.954 ; FSM_Control:inst|address[1]~_Duplicate_1 ; FSM_Control:inst|address[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 1.830      ;
; -0.927 ; FSM_Control:inst|x[1]~_Duplicate_1       ; FSM_Control:inst|y[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 1.790      ;
; -0.924 ; FSM_Control:inst|ProxEstado.Inc_XY       ; FSM_Control:inst|EstadoAtual.Inc_XY      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.604     ; 0.807      ;
; -0.924 ; FSM_Control:inst|address[3]~_Duplicate_1 ; FSM_Control:inst|address[3]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.802      ;
; -0.924 ; FSM_Control:inst|x[1]~_Duplicate_1       ; FSM_Control:inst|y[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 1.791      ;
; -0.922 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|address[3]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.870      ;
; -0.915 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|address[3]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.863      ;
; -0.903 ; FSM_Control:inst|x[0]~_Duplicate_1       ; FSM_Control:inst|y[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 1.747      ;
; -0.902 ; FSM_Control:inst|ProxEstado.Inicio       ; FSM_Control:inst|EstadoAtual.Inicio      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.604     ; 0.785      ;
; -0.895 ; FSM_Control:inst|v[1]~_Duplicate_1       ; FSM_Control:inst|u[2]~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.838      ;
; -0.865 ; FSM_Control:inst|x[2]~_Duplicate_1       ; FSM_Control:inst|y[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 1.728      ;
; -0.862 ; FSM_Control:inst|x[2]~_Duplicate_1       ; FSM_Control:inst|y[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 1.729      ;
; -0.853 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|address[3]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.801      ;
; -0.849 ; FSM_Control:inst|v[1]~_Duplicate_1       ; FSM_Control:inst|u[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 1.715      ;
; -0.846 ; FSM_Control:inst|u[2]~_Duplicate_1       ; FSM_Control:inst|u[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 1.712      ;
; -0.835 ; FSM_Control:inst|address[4]~_Duplicate_1 ; FSM_Control:inst|address[4]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.713      ;
; -0.829 ; FSM_Control:inst|x[1]~_Duplicate_1       ; FSM_Control:inst|y[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 1.673      ;
; -0.821 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.513      ; 1.773      ;
; -0.819 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|address[4]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.767      ;
; -0.814 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.513      ; 1.766      ;
; -0.812 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|address[4]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.760      ;
; -0.804 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|address[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.752      ;
; -0.797 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|address[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.745      ;
; -0.791 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|address[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.739      ;
; -0.787 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|ready                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.513      ; 1.739      ;
; -0.784 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|address[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.732      ;
; -0.767 ; FSM_Control:inst|x[2]~_Duplicate_1       ; FSM_Control:inst|y[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 1.611      ;
; -0.752 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|address[5]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.513      ; 1.704      ;
; -0.750 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|address[4]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.698      ;
; -0.747 ; FSM_Control:inst|ProxEstado.Inc_UV_Addr  ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.620      ;
; -0.741 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|y[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.689      ;
; -0.735 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|y[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.513      ; 1.687      ;
; -0.735 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|address[0]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.683      ;
; -0.732 ; FSM_Control:inst|v[0]~_Duplicate_1       ; FSM_Control:inst|v[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 1.607      ;
; -0.722 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|address[1]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.509      ; 1.670      ;
; -0.718 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|address[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.514      ; 1.671      ;
; -0.711 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|address[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.514      ; 1.664      ;
; -0.700 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|ready                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.513      ; 1.652      ;
; -0.697 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|x[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.508      ; 1.644      ;
; -0.690 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|act_mac                 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.515      ; 1.644      ;
; -0.682 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|v[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.506      ; 1.627      ;
; -0.682 ; FSM_Control:inst|v[1]~_Duplicate_1       ; FSM_Control:inst|v[1]~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.625      ;
; -0.675 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|v[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.506      ; 1.620      ;
; -0.662 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|v[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.506      ; 1.607      ;
; -0.662 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|u[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.497      ; 1.598      ;
; -0.656 ; FSM_Control:inst|EstadoAtual.AtivaMac    ; FSM_Control:inst|act_mac                 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.335      ; 1.430      ;
; -0.655 ; FSM_Control:inst|ProxEstado.AtivaReady   ; FSM_Control:inst|EstadoAtual.AtivaReady  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.528      ;
; -0.655 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|v[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.506      ; 1.600      ;
; -0.655 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|u[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.497      ; 1.591      ;
; -0.653 ; FSM_Control:inst|u[2]~_Duplicate_1       ; FSM_Control:inst|u[2]~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.596      ;
; -0.649 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|address[2]              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.514      ; 1.602      ;
; -0.648 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr ; FSM_Control:inst|u[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.513      ; 1.600      ;
; -0.641 ; FSM_Control:inst|EstadoAtual.AtivaReady  ; FSM_Control:inst|u[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.513      ; 1.593      ;
; -0.639 ; FSM_Control:inst|y[0]~_Duplicate_1       ; FSM_Control:inst|y[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 1.498      ;
; -0.622 ; FSM_Control:inst|x[0]~_Duplicate_1       ; FSM_Control:inst|ProxEstado.Inc_XY       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.542      ;
; -0.622 ; FSM_Control:inst|x[0]~_Duplicate_1       ; FSM_Control:inst|ProxEstado.Inicio       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.542      ;
; -0.613 ; FSM_Control:inst|EstadoAtual.Inicio      ; FSM_Control:inst|v[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.506      ; 1.558      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                ;
+-------+--------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; FSM_Control:inst|ready~_Duplicate_1        ; FSM_Control:inst|ready~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|act_mac~_Duplicate_1      ; FSM_Control:inst|act_mac~_Duplicate_1     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|rd_en~_Duplicate_1        ; FSM_Control:inst|rd_en~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|rst_out~_Duplicate_1      ; FSM_Control:inst|rst_out~_Duplicate_1     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|address[5]~_Duplicate_1   ; FSM_Control:inst|address[5]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|address[4]~_Duplicate_1   ; FSM_Control:inst|address[4]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|address[3]~_Duplicate_1   ; FSM_Control:inst|address[3]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|address[2]~_Duplicate_1   ; FSM_Control:inst|address[2]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|address[0]~_Duplicate_1   ; FSM_Control:inst|address[0]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|y[2]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|x[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|u[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.300 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|x[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.429      ;
; 0.320 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.536      ;
; 0.320 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[5]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.536      ;
; 0.321 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[3]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.537      ;
; 0.321 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[4]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.537      ;
; 0.323 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[0]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.539      ;
; 0.324 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|address[2]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.540      ;
; 0.341 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|x[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.627      ; 0.572      ;
; 0.344 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|x[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.627      ; 0.575      ;
; 0.371 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.499      ;
; 0.372 ; FSM_Control:inst|x[2]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.500      ;
; 0.385 ; FSM_Control:inst|EstadoAtual.ResetInit     ; FSM_Control:inst|ProxEstado.TiraResetInit ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.422      ;
; 0.385 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.601      ;
; 0.390 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[0]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.606      ;
; 0.390 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[2]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.606      ;
; 0.391 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.607      ;
; 0.396 ; FSM_Control:inst|EstadoAtual.ResetInit     ; FSM_Control:inst|rst_out~_Duplicate_1     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.433      ;
; 0.398 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|u[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.614      ; 0.616      ;
; 0.398 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.526      ;
; 0.403 ; FSM_Control:inst|EstadoAtual.DesativaMac   ; FSM_Control:inst|act_mac~_Duplicate_1     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.440      ;
; 0.405 ; FSM_Control:inst|EstadoAtual.DesativaRden  ; FSM_Control:inst|rd_en~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.442      ;
; 0.407 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|x[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.535      ;
; 0.408 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|x[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.627      ; 0.639      ;
; 0.409 ; FSM_Control:inst|EstadoAtual.AtivaMac      ; FSM_Control:inst|ProxEstado.DesativaMac   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.446      ;
; 0.409 ; FSM_Control:inst|EstadoAtual.AtivaRden     ; FSM_Control:inst|ProxEstado.AtivaMac      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.446      ;
; 0.409 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|u[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.539      ;
; 0.413 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|v[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.629      ;
; 0.419 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.547      ;
; 0.420 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|y[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.636      ;
; 0.420 ; FSM_Control:inst|x[1]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.548      ;
; 0.424 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|x[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.627      ; 0.655      ;
; 0.431 ; FSM_Control:inst|EstadoAtual.DesativaMac   ; FSM_Control:inst|ProxEstado.DesativaRden  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.431      ; 0.466      ;
; 0.439 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|v[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.655      ;
; 0.443 ; FSM_Control:inst|u[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.573      ;
; 0.446 ; FSM_Control:inst|u[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.576      ;
; 0.449 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|rst_out~_Duplicate_1     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.657      ;
; 0.450 ; FSM_Control:inst|EstadoAtual.AtivaMac      ; FSM_Control:inst|act_mac~_Duplicate_1     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.487      ;
; 0.450 ; FSM_Control:inst|EstadoAtual.AtivaRden     ; FSM_Control:inst|rd_en~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.487      ;
; 0.451 ; FSM_Control:inst|EstadoAtual.TiraResetInit ; FSM_Control:inst|rst_out~_Duplicate_1     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.488      ;
; 0.451 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|rd_en~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.659      ;
; 0.454 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|ProxEstado.ResetInit     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.662      ;
; 0.471 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.599      ;
; 0.472 ; FSM_Control:inst|x[0]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.600      ;
; 0.473 ; FSM_Control:inst|EstadoAtual.TiraResetInit ; FSM_Control:inst|ProxEstado.AtivaRden     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.510      ;
; 0.486 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ProxEstado.Inicio        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.431      ; 0.521      ;
; 0.494 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[5]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.710      ;
; 0.495 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ProxEstado.Inc_XY        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.431      ; 0.530      ;
; 0.496 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[3]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.712      ;
; 0.496 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|address[4]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.712      ;
; 0.497 ; FSM_Control:inst|EstadoAtual.DesativaReady ; FSM_Control:inst|ready~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.534      ;
; 0.497 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|u[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.614      ; 0.715      ;
; 0.501 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.631      ;
; 0.503 ; FSM_Control:inst|v[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.633      ;
; 0.505 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|v[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.721      ;
; 0.512 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|act_mac~_Duplicate_1     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.606      ; 0.722      ;
; 0.518 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|u[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.734      ;
; 0.520 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|ProxEstado.AtivaRden     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.728      ;
; 0.522 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|ProxEstado.ResetInit     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.730      ;
; 0.522 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[0]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.738      ;
; 0.523 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[2]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.739      ;
; 0.525 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|ProxEstado.DesativaReady ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.606      ; 0.735      ;
; 0.526 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|ready~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.606      ; 0.736      ;
; 0.527 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[1]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.627      ; 0.758      ;
; 0.527 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|x[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.627      ; 0.758      ;
; 0.527 ; FSM_Control:inst|EstadoAtual.Inc_XY        ; FSM_Control:inst|y[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.627      ; 0.758      ;
; 0.527 ; FSM_Control:inst|EstadoAtual.Inc_UV_Addr   ; FSM_Control:inst|v[0]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.743      ;
; 0.531 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.661      ;
; 0.539 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|v[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.755      ;
; 0.544 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|v[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.672      ;
; 0.554 ; FSM_Control:inst|u[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.684      ;
; 0.564 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.692      ;
; 0.566 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|ProxEstado.Inicio        ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.774      ;
; 0.570 ; FSM_Control:inst|address[1]~_Duplicate_1   ; FSM_Control:inst|address[1]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.698      ;
; 0.587 ; FSM_Control:inst|u[1]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.715      ;
; 0.597 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.727      ;
; 0.598 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.AtivaReady    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.728      ;
; 0.599 ; FSM_Control:inst|v[0]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.729      ;
; 0.600 ; FSM_Control:inst|v[2]~_Duplicate_1         ; FSM_Control:inst|ProxEstado.Inc_UV_Addr   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.730      ;
; 0.624 ; FSM_Control:inst|EstadoAtual.Inicio        ; FSM_Control:inst|ready~_Duplicate_1       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.606      ; 0.834      ;
; 0.629 ; FSM_Control:inst|y[1]~_Duplicate_1         ; FSM_Control:inst|y[2]~_Duplicate_1        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.757      ;
; 0.632 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[5]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.848      ;
; 0.634 ; FSM_Control:inst|EstadoAtual.AtivaReady    ; FSM_Control:inst|address[3]~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.850      ;
+-------+--------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.847   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.847   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -125.2   ; 0.0   ; 0.0      ; 0.0     ; -89.439             ;
;  CLOCK_50        ; -125.200 ; 0.000 ; N/A      ; N/A     ; -89.439             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 0        ; 11       ; 156      ; 188      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 0        ; 11       ; 156      ; 188      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 01 17:25:56 2021
Info: Command: quartus_sta MPEG -c MPEG
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'MPEG.out.sdc'
Warning (332174): Ignored filter at MPEG.out.sdc(42): clk could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 42
Warning (332049): Ignored create_clock at MPEG.out.sdc(42): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 42
    Info (332050): create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {clk}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 42
Warning (332174): Ignored filter at MPEG.out.sdc(61): clk could not be matched with a clock File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at MPEG.out.sdc(61): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 61
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at MPEG.out.sdc(61): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at MPEG.out.sdc(62): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 62
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at MPEG.out.sdc(62): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at MPEG.out.sdc(63): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 63
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at MPEG.out.sdc(63): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at MPEG.out.sdc(64): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 64
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at MPEG.out.sdc(64): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 64
Warning (332049): Ignored set_input_delay at MPEG.out.sdc(71): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 71
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {clk}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 71
Warning (332049): Ignored set_input_delay at MPEG.out.sdc(71): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 71
Warning (332174): Ignored filter at MPEG.out.sdc(72): rst_in could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at MPEG.out.sdc(72): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 72
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {rst_in}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at MPEG.out.sdc(72): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 72
Warning (332174): Ignored filter at MPEG.out.sdc(73): start could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at MPEG.out.sdc(73): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 73
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {start}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at MPEG.out.sdc(73): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 73
Warning (332174): Ignored filter at MPEG.out.sdc(80): act_mac could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 80
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(80): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 80
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {act_mac}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 80
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(80): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 80
Warning (332174): Ignored filter at MPEG.out.sdc(81): address[0] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 81
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(81): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 81
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {address[0]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 81
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(81): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 81
Warning (332174): Ignored filter at MPEG.out.sdc(82): address[1] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 82
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(82): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 82
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {address[1]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 82
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(82): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 82
Warning (332174): Ignored filter at MPEG.out.sdc(83): address[2] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 83
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(83): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 83
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {address[2]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 83
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(83): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 83
Warning (332174): Ignored filter at MPEG.out.sdc(84): address[3] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 84
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(84): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 84
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {address[3]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 84
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(84): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 84
Warning (332174): Ignored filter at MPEG.out.sdc(85): address[4] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 85
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(85): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 85
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {address[4]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 85
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(85): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 85
Warning (332174): Ignored filter at MPEG.out.sdc(86): address[5] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 86
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(86): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 86
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {address[5]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 86
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(86): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 86
Warning (332174): Ignored filter at MPEG.out.sdc(87): rd_en could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 87
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(87): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 87
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {rd_en}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 87
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(87): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 87
Warning (332174): Ignored filter at MPEG.out.sdc(88): ready could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 88
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(88): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 88
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {ready}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 88
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(88): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 88
Warning (332174): Ignored filter at MPEG.out.sdc(89): rst_out could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 89
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(89): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 89
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {rst_out}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 89
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(89): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 89
Warning (332174): Ignored filter at MPEG.out.sdc(90): u[0] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 90
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(90): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 90
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {u[0]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 90
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(90): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 90
Warning (332174): Ignored filter at MPEG.out.sdc(91): u[1] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 91
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(91): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 91
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {u[1]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 91
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(91): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 91
Warning (332174): Ignored filter at MPEG.out.sdc(92): u[2] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 92
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(92): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 92
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {u[2]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 92
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(92): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 92
Warning (332174): Ignored filter at MPEG.out.sdc(93): v[0] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 93
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(93): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 93
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {v[0]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 93
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(93): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 93
Warning (332174): Ignored filter at MPEG.out.sdc(94): v[1] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 94
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(94): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 94
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {v[1]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 94
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(94): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 94
Warning (332174): Ignored filter at MPEG.out.sdc(95): v[2] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 95
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(95): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 95
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {v[2]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 95
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(95): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 95
Warning (332174): Ignored filter at MPEG.out.sdc(96): x[0] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 96
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(96): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 96
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {x[0]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 96
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(96): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 96
Warning (332174): Ignored filter at MPEG.out.sdc(97): x[1] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 97
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(97): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 97
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {x[1]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 97
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(97): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 97
Warning (332174): Ignored filter at MPEG.out.sdc(98): x[2] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 98
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(98): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 98
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {x[2]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 98
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(98): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 98
Warning (332174): Ignored filter at MPEG.out.sdc(99): y[0] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 99
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(99): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 99
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {y[0]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 99
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(99): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 99
Warning (332174): Ignored filter at MPEG.out.sdc(100): y[1] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 100
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(100): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 100
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {y[1]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 100
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(100): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 100
Warning (332174): Ignored filter at MPEG.out.sdc(101): y[2] could not be matched with a port File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 101
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(101): Argument <targets> is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 101
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  1.000 [get_ports {y[2]}] File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 101
Warning (332049): Ignored set_output_delay at MPEG.out.sdc(101): Argument -clock is an empty collection File: E:/ENGG56/MPEG/MPEG.out.sdc Line: 101
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.847            -125.200 CLOCK_50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.810 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.410            -110.121 CLOCK_50 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.810 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.444             -33.954 CLOCK_50 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -89.439 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 4939 megabytes
    Info: Processing ended: Wed Dec 01 17:25:58 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


