Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 23 01:16:42 2018
| Host         : DESKTOP-QL6EBFQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_Stopwatch_timing_summary_routed.rpt -pb FSM_Stopwatch_timing_summary_routed.pb -rpx FSM_Stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM_Stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: BTN_RESET (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: START_DEBOUNCER/debounce_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: STOP_DEBOUNCER/debounce_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cntClockIn_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.480        0.000                      0                  314        0.058        0.000                      0                  314        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.480        0.000                      0                  314        0.058        0.000                      0                  314        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/a2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.434ns (24.148%)  route 4.504ns (75.852%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.848    11.150    SDC/a2
    SLICE_X54Y103        FDRE                                         r  SDC/a2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.488    14.910    SDC/clk100mhz_IBUF_BUFG
    SLICE_X54Y103        FDRE                                         r  SDC/a2_reg[0]/C
                         clock pessimism              0.279    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.524    14.630    SDC/a2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.434ns (24.148%)  route 4.504ns (75.852%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.848    11.150    SDC/a2
    SLICE_X54Y103        FDRE                                         r  SDC/b2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.488    14.910    SDC/clk100mhz_IBUF_BUFG
    SLICE_X54Y103        FDRE                                         r  SDC/b2_reg[4]/C
                         clock pessimism              0.279    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.524    14.630    SDC/b2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.434ns (24.619%)  route 4.391ns (75.381%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.735    11.036    SDC/a2
    SLICE_X54Y101        FDRE                                         r  SDC/b2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.489    14.911    SDC/clk100mhz_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  SDC/b2_reg[18]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.524    14.628    SDC/b2_reg[18]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.434ns (24.148%)  route 4.504ns (75.852%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.848    11.150    SDC/a2
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.488    14.910    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
                         clock pessimism              0.301    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X55Y103        FDRE (Setup_fdre_C_R)       -0.429    14.747    SDC/b2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.434ns (24.148%)  route 4.504ns (75.852%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.848    11.150    SDC/a2
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.488    14.910    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[1]/C
                         clock pessimism              0.301    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X55Y103        FDRE (Setup_fdre_C_R)       -0.429    14.747    SDC/b2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.434ns (24.148%)  route 4.504ns (75.852%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.848    11.150    SDC/a2
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.488    14.910    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[2]/C
                         clock pessimism              0.301    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X55Y103        FDRE (Setup_fdre_C_R)       -0.429    14.747    SDC/b2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.434ns (24.148%)  route 4.504ns (75.852%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.848    11.150    SDC/a2
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.488    14.910    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[3]/C
                         clock pessimism              0.301    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X55Y103        FDRE (Setup_fdre_C_R)       -0.429    14.747    SDC/b2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.434ns (24.755%)  route 4.359ns (75.245%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.703    11.004    SDC/a2
    SLICE_X54Y102        FDRE                                         r  SDC/b2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.489    14.911    SDC/clk100mhz_IBUF_BUFG
    SLICE_X54Y102        FDRE                                         r  SDC/b2_reg[6]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X54Y102        FDRE (Setup_fdre_C_R)       -0.524    14.628    SDC/b2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.434ns (24.755%)  route 4.359ns (75.245%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.703    11.004    SDC/a2
    SLICE_X54Y102        FDRE                                         r  SDC/b2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.489    14.911    SDC/clk100mhz_IBUF_BUFG
    SLICE_X54Y102        FDRE                                         r  SDC/b2_reg[7]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X54Y102        FDRE (Setup_fdre_C_R)       -0.524    14.628    SDC/b2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 SDC/b2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.434ns (24.755%)  route 4.359ns (75.245%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     5.211    SDC/clk100mhz_IBUF_BUFG
    SLICE_X55Y103        FDRE                                         r  SDC/b2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  SDC/b2_reg[0]/Q
                         net (fo=8, routed)           1.039     6.706    SDC/b2[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.830 f  SDC/b2[9]_i_2/O
                         net (fo=8, routed)           0.341     7.172    SDC/b2[9]_i_2_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.296 f  SDC/b2[13]_i_2/O
                         net (fo=3, routed)           0.327     7.622    SDC/b2[13]_i_2_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.746 f  SDC/b2[18]_i_2/O
                         net (fo=4, routed)           0.453     8.199    SDC/b2[18]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.323 r  SDC/b2[23]_i_2/O
                         net (fo=3, routed)           0.859     9.182    SDC/b2[23]_i_2_n_0
    SLICE_X53Y99         LUT5 (Prop_lut5_I2_O)        0.150     9.332 r  SDC/digit[3]_i_4/O
                         net (fo=2, routed)           0.637     9.969    SDC/digit[3]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.332    10.301 r  SDC/digit[3]_i_1/O
                         net (fo=41, routed)          0.703    11.004    SDC/a2
    SLICE_X54Y102        FDRE                                         r  SDC/b2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.489    14.911    SDC/clk100mhz_IBUF_BUFG
    SLICE_X54Y102        FDRE                                         r  SDC/b2_reg[8]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X54Y102        FDRE (Setup_fdre_C_R)       -0.524    14.628    SDC/b2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  3.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SDC/b2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.787%)  route 0.239ns (56.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.478    SDC/clk100mhz_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  SDC/b2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SDC/b2_reg[20]/Q
                         net (fo=9, routed)           0.239     1.858    SDC/b2[20]
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.903 r  SDC/b2[22]_i_1/O
                         net (fo=1, routed)           0.000     1.903    SDC/s2[22]
    SLICE_X53Y99         FDRE                                         r  SDC/b2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.835     2.000    SDC/clk100mhz_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  SDC/b2_reg[22]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.091     1.845    SDC/b2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CDIV/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.567     1.486    CDIV/clk100mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  CDIV/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CDIV/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.746    CDIV/counter_reg[23]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CDIV/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    CDIV/counter_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  CDIV/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    CDIV/counter_reg[24]_i_1_n_7
    SLICE_X49Y100        FDRE                                         r  CDIV/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.997    CDIV/clk100mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  CDIV/counter_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    CDIV/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 CDIV/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.567     1.486    CDIV/clk100mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  CDIV/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CDIV/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.746    CDIV/counter_reg[23]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CDIV/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    CDIV/counter_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  CDIV/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    CDIV/counter_reg[24]_i_1_n_5
    SLICE_X49Y100        FDRE                                         r  CDIV/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.997    CDIV/clk100mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  CDIV/counter_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    CDIV/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CDIV/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.567     1.486    CDIV/clk100mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  CDIV/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CDIV/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.746    CDIV/counter_reg[23]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CDIV/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    CDIV/counter_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  CDIV/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    CDIV/counter_reg[24]_i_1_n_6
    SLICE_X49Y100        FDRE                                         r  CDIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.997    CDIV/clk100mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  CDIV/counter_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    CDIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 STOP_DEBOUNCER/sample_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_DEBOUNCER/sample_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.853%)  route 0.098ns (34.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.566     1.485    STOP_DEBOUNCER/clk100mhz_IBUF_BUFG
    SLICE_X47Y95         FDSE                                         r  STOP_DEBOUNCER/sample_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDSE (Prop_fdse_C_Q)         0.141     1.626 r  STOP_DEBOUNCER/sample_reg[5]/Q
                         net (fo=3, routed)           0.098     1.724    STOP_DEBOUNCER/sample_reg_n_0_[5]
    SLICE_X46Y95         LUT2 (Prop_lut2_I0_O)        0.048     1.772 r  STOP_DEBOUNCER/sample[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    STOP_DEBOUNCER/sample[6]_i_1__0_n_0
    SLICE_X46Y95         FDSE                                         r  STOP_DEBOUNCER/sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.837     2.002    STOP_DEBOUNCER/clk100mhz_IBUF_BUFG
    SLICE_X46Y95         FDSE                                         r  STOP_DEBOUNCER/sample_reg[6]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X46Y95         FDSE (Hold_fdse_C_D)         0.131     1.629    STOP_DEBOUNCER/sample_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 START_DEBOUNCER/sample_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_DEBOUNCER/debounce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.568     1.487    START_DEBOUNCER/clk100mhz_IBUF_BUFG
    SLICE_X40Y96         FDSE                                         r  START_DEBOUNCER/sample_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  START_DEBOUNCER/sample_reg[4]/Q
                         net (fo=3, routed)           0.077     1.706    START_DEBOUNCER/sample[4]
    SLICE_X41Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  START_DEBOUNCER/debounce_i_1/O
                         net (fo=1, routed)           0.000     1.751    START_DEBOUNCER/debounce
    SLICE_X41Y96         FDRE                                         r  START_DEBOUNCER/debounce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.840     2.005    START_DEBOUNCER/clk100mhz_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  START_DEBOUNCER/debounce_reg/C
                         clock pessimism             -0.504     1.500    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.091     1.591    START_DEBOUNCER/debounce_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SDC/b2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.332%)  route 0.356ns (65.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.478    SDC/clk100mhz_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  SDC/b2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SDC/b2_reg[20]/Q
                         net (fo=9, routed)           0.240     1.859    SDC/b2[20]
    SLICE_X53Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.904 r  SDC/b2[23]_i_1/O
                         net (fo=1, routed)           0.116     2.020    SDC/s2[23]
    SLICE_X53Y99         FDRE                                         r  SDC/b2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.835     2.000    SDC/clk100mhz_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  SDC/b2_reg[23]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.075     1.829    SDC/b2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CDIV/s_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntClockIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.566     1.485    CDIV/clk100mhz_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  CDIV/s_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  CDIV/s_tick_reg/Q
                         net (fo=1, routed)           0.062     1.675    CDIV/DivClock_Out
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.099     1.774 r  CDIV/cntClockIn_i_1/O
                         net (fo=1, routed)           0.000     1.774    CDIV_n_0
    SLICE_X48Y96         FDRE                                         r  cntClockIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.837     2.002    clk100mhz_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  cntClockIn_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.091     1.576    cntClockIn_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 STOP_DEBOUNCER/sample_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_DEBOUNCER/sample_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.566     1.485    STOP_DEBOUNCER/clk100mhz_IBUF_BUFG
    SLICE_X46Y95         FDSE                                         r  STOP_DEBOUNCER/sample_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDSE (Prop_fdse_C_Q)         0.164     1.649 r  STOP_DEBOUNCER/sample_reg[4]/Q
                         net (fo=3, routed)           0.105     1.755    STOP_DEBOUNCER/sample_reg_n_0_[4]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  STOP_DEBOUNCER/sample[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    STOP_DEBOUNCER/sample[5]_i_1__0_n_0
    SLICE_X47Y95         FDSE                                         r  STOP_DEBOUNCER/sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.837     2.002    STOP_DEBOUNCER/clk100mhz_IBUF_BUFG
    SLICE_X47Y95         FDSE                                         r  STOP_DEBOUNCER/sample_reg[5]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X47Y95         FDSE (Hold_fdse_C_D)         0.091     1.589    STOP_DEBOUNCER/sample_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SDC/a2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDC/b2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.477    SDC/clk100mhz_IBUF_BUFG
    SLICE_X54Y103        FDRE                                         r  SDC/a2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.148     1.625 r  SDC/a2_reg[0]/Q
                         net (fo=8, routed)           0.088     1.713    SDC/a2_reg_n_0_[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.098     1.811 r  SDC/b2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    SDC/s2[4]
    SLICE_X54Y103        FDRE                                         r  SDC/b2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.993    SDC/clk100mhz_IBUF_BUFG
    SLICE_X54Y103        FDRE                                         r  SDC/b2_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X54Y103        FDRE (Hold_fdre_C_D)         0.120     1.597    SDC/b2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    CDIV/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    CDIV/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    CDIV/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    CDIV/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    CDIV/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    CDIV/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    CDIV/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    CDIV/counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    CDIV/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y102   SDC/b2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y102   SDC/b2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y102   SDC/b2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   SDC/b2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y101   SDC/b2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y101   SDC/b2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y101   SDC/b2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y101   SDC/b2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y101   SDC/b2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   SDC/b2_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    CDIV/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    CDIV/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    CDIV/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    CDIV/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    CDIV/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    CDIV/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    CDIV/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    CDIV/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    CDIV/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    CDIV/counter_reg[1]/C



