# vsim -vopt work.top -voptargs="+acc=npr" -assertdebug -l simulation.log -coverage -c -do "coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb; run -all; exit" 
# Start time: 16:45:04 on Aug 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.alu_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.alu_pkg(fast)
# Loading work.alu_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.alu_interface(fast)
# Loading work.alu_assertions(fast)
# Loading work.alu_design(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test alu_regression_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -----------------------------------------------------------------
# Name                       Type                       Size  Value
# -----------------------------------------------------------------
# uvm_test_top               alu_regression_test        -     @471 
#   alu_environment          alu_environment            -     @478 
#     alu_agent              alu_agent                  -     @493 
#       alu_driv             alu_driver                 -     @531 
#         driv_port          uvm_analysis_port          -     @554 
#         rsp_port           uvm_analysis_port          -     @546 
#         seq_item_port      uvm_seq_item_pull_port     -     @538 
#       alu_mon              alu_monitor                -     @671 
#         mon_port           uvm_analysis_port          -     @678 
#       alu_seqr             alu_sequencer              -     @562 
#         rsp_export         uvm_analysis_export        -     @569 
#         seq_item_export    uvm_seq_item_pull_imp      -     @663 
#         arbitration_queue  array                      0     -    
#         lock_queue         array                      0     -    
#         num_last_reqs      integral                   32    'd1  
#         num_last_rsps      integral                   32    'd1  
#     alu_coverage           alu_coverage               -     @507 
#       cov_driv_port        uvm_analysis_imp_driv_cg   -     @514 
#       cov_mon_port         uvm_analysis_imp_mon_cg    -     @522 
#     alu_scoreboard         alu_scoreboard             -     @500 
#       driv_scb_port        uvm_analysis_imp_driv_scb  -     @697 
#       mon_scb_port         uvm_analysis_imp_mon_scb   -     @705 
# -----------------------------------------------------------------
# 
# Driver @ 0 
#  RST = 1 | CE = 1 | MODE = 1 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA =  93 | OPB =  99 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5 ns Started: 5 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS ARE UNKNOWN : x x   x   x x x  x x
#    Time: 5 ns Started: 5 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 25 Expr: ~$isunknown({rst,ce,opa,opb,mode,inp_valid,cmd,cin})
# ** Info: OUTPUTS ARE LATCHED :     0 0 0 0 0 0 0
#    Time: 15 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS TRIGGERED
#    Time: 15 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 15 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 25 
#  RST = 1 | CE = 1 | MODE = 1 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA =  93 | OPB =  99 |
# Monitor @ 25 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 25 
#  RST = 1 | CE = 1 | MODE = 1 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA =  93 | OPB =  99 
#  time =                   25 | reference_results_stored = 0000000000000000000000
# time :                   25 | monitor_results_stored = 0000000000000000000000
# <-----------------------------PASS----------------------------->
# Driver @ 25 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 251 | OPB =  53 
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 25 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS TRIGGERED
#    Time: 25 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 25 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 35 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 35 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 35 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 45 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 45 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 45 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 55 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 251 | OPB =  53 |
# Monitor @ 55 
#  RES =    54 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 55 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 251 | OPB =  53 
#  time =                   55 | reference_results_stored = 0000000000110110000000
# time :                   55 | monitor_results_stored = 0000000000110110000000
# <-----------------------------PASS----------------------------->
# Driver @ 55 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 150 | OPB =  46 
# ** Info: OUTPUTS ARE LATCHED :    54 0 0 0 0 0 0
#    Time: 55 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 55 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 55 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 65 ns Started: 65 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 65 ns Started: 65 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 65 ns Started: 65 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 75 ns Started: 75 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 75 ns Started: 75 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 75 ns Started: 75 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 85 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 150 | OPB =  46 |
# Monitor @ 85 
#  RES =    75 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 85 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 150 | OPB =  46 
#  time =                   85 | reference_results_stored = 0000000001001011000000
# time :                   85 | monitor_results_stored = 0000000001001011000000
# <-----------------------------PASS----------------------------->
# Driver @ 85 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  17 | OPB =  77 
# ** Info: OUTPUTS ARE LATCHED :    75 0 0 0 0 0 0
#    Time: 85 ns Started: 85 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 85 ns Started: 85 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 85 ns Started: 85 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 95 ns Started: 95 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 95 ns Started: 95 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 95 ns Started: 95 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 105 ns Started: 105 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 105 ns Started: 105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 105 ns Started: 105 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  17 | OPB =  77 |
# Monitor @ 115 
#  RES =   451 | OFLOW = 1 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  17 | OPB =  77 
#  time =                  115 | reference_results_stored = 0000000111000011100000
# time :                  115 | monitor_results_stored = 0000000111000011100000
# <-----------------------------PASS----------------------------->
# Driver @ 115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  64 | OPB =  25 
# ** Info: OUTPUTS ARE LATCHED :   451 1 0 0 0 0 0
#    Time: 115 ns Started: 115 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 115 ns Started: 115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 115 ns Started: 115 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 125 ns Started: 125 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 125 ns Started: 125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 125 ns Started: 125 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 135 ns Started: 135 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 135 ns Started: 135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 135 ns Started: 135 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  64 | OPB =  25 |
# Monitor @ 145 
#  RES =    89 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  64 | OPB =  25 
#  time =                  145 | reference_results_stored = 0000000001011001000000
# time :                  145 | monitor_results_stored = 0000000001011001000000
# <-----------------------------PASS----------------------------->
# Driver @ 145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  77 | OPB = 205 
# ** Info: OUTPUTS ARE LATCHED :    89 0 0 0 0 0 0
#    Time: 145 ns Started: 145 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 145 ns Started: 145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 145 ns Started: 145 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 155 ns Started: 155 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 155 ns Started: 155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 155 ns Started: 155 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 165 ns Started: 165 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 165 ns Started: 165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 165 ns Started: 165 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  77 | OPB = 205 |
# Monitor @ 175 
#  RES =    76 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  77 | OPB = 205 
#  time =                  175 | reference_results_stored = 0000000000000000000001
# time :                  175 | monitor_results_stored = 0000000001001100000000
# <-----------------------------FAIL----------------------------->
# Driver @ 175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 116 | OPB = 234 
# ** Info: OUTPUTS ARE LATCHED :    76 0 0 0 0 0 0
#    Time: 175 ns Started: 175 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 175 ns Started: 175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 175 ns Started: 175 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 185 ns Started: 185 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 185 ns Started: 185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 185 ns Started: 185 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 195 ns Started: 195 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 195 ns Started: 195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 195 ns Started: 195 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 116 | OPB = 234 |
# Monitor @ 205 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 116 | OPB = 234 
#  time =                  205 | reference_results_stored = 0000000000000000000001
# time :                  205 | monitor_results_stored = 0000000000000000000001
# <-----------------------------PASS----------------------------->
# Driver @ 205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  30 | OPB =  76 
# ** Info: OUTPUTS ARE LATCHED :     0 0 0 0 0 0 1
#    Time: 205 ns Started: 205 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 205 ns Started: 205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 205 ns Started: 205 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 215 ns Started: 215 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 215 ns Started: 215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 215 ns Started: 215 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 225 ns Started: 225 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 225 ns Started: 225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 225 ns Started: 225 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  30 | OPB =  76 |
# Monitor @ 235 
#  RES =     0 | OFLOW = 1 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  30 | OPB =  76 
#  time =                  235 | reference_results_stored = 0000000000000000000001
# time :                  235 | monitor_results_stored = 0000000000000000100001
# <-----------------------------FAIL----------------------------->
# Driver @ 235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 209 | OPB =  79 
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 235 ns Started: 235 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 235 ns Started: 235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 235 ns Started: 235 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 245 ns Started: 245 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 245 ns Started: 245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 245 ns Started: 245 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 255 ns Started: 255 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 255 ns Started: 255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 255 ns Started: 255 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 209 | OPB =  79 |
# Monitor @ 265 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 209 | OPB =  79 
#  time =                  265 | reference_results_stored = 0000000000000000000001
# time :                  265 | monitor_results_stored = 0000000000000000000001
# <-----------------------------PASS----------------------------->
# Driver @ 265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  11 
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 265 ns Started: 265 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 265 ns Started: 265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 265 ns Started: 265 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 275 ns Started: 275 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 275 ns Started: 275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 275 ns Started: 275 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 285 ns Started: 285 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 285 ns Started: 285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 285 ns Started: 285 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  11 |
# Monitor @ 295 
#  RES =    32 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  11 
#  time =                  295 | reference_results_stored = 0000000000100000000000
# time :                  295 | monitor_results_stored = 0000000000100000000000
# <-----------------------------PASS----------------------------->
# Driver @ 295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  35 
# ** Info: OUTPUTS ARE LATCHED :    32 0 0 0 0 0 0
#    Time: 295 ns Started: 295 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 295 ns Started: 295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 295 ns Started: 295 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 305 ns Started: 305 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 305 ns Started: 305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 305 ns Started: 305 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 315 ns Started: 315 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 315 ns Started: 315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 315 ns Started: 315 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  35 |
# Monitor @ 325 
#  RES =     8 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  35 
#  time =                  325 | reference_results_stored = 0000000000001000000001
# time :                  325 | monitor_results_stored = 0000000000001000000001
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  99 | OPB = 187 
# ** Info: OUTPUTS ARE LATCHED :     8 0 0 0 0 0 1
#    Time: 325 ns Started: 325 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 325 ns Started: 325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 325 ns Started: 325 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 335 ns Started: 335 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 335 ns Started: 335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 335 ns Started: 335 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 345 ns Started: 345 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 345 ns Started: 345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 345 ns Started: 345 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  27 | OPB = 200 
# Monitor @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  99 | OPB = 187 |
# Monitor @ 355 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  27 | OPB = 200 
#  time =                  355 | reference_results_stored = 0000000000000000000001
# time :                  355 | monitor_results_stored = 0000000000000000000001
# <-----------------------------PASS----------------------------->
# ** Info: OUTPUTS ARE LATCHED :     0 0 0 0 0 0 1
#    Time: 355 ns Started: 355 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 39 Expr: res==$past(res)
# ** Info: RESET IS NOT TRIGGERED
#    Time: 355 ns Started: 355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 355 ns Started: 355 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 365 ns Started: 365 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 365 ns Started: 365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 365 ns Started: 365 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 375 ns Started: 375 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 375 ns Started: 375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 375 ns Started: 375 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 232 | OPB = 138 
# Monitor @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  27 | OPB = 200 |
# Monitor @ 385 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 232 | OPB = 138 
#  time =                  385 | reference_results_stored = 0000000000000000000001
# time :                  385 | monitor_results_stored = 0000000000000000000001
# <-----------------------------PASS----------------------------->
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 385 ns Started: 385 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 385 ns Started: 385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 385 ns Started: 385 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 395 ns Started: 395 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 395 ns Started: 395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 395 ns Started: 395 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 405 ns Started: 405 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 405 ns Started: 405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 405 ns Started: 405 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA =  46 | OPB =  53 
# Monitor @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA = 232 | OPB = 138 |
# Monitor @ 415 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA =  46 | OPB =  53 
#  time =                  415 | reference_results_stored = 0000000000000000000001
# time :                  415 | monitor_results_stored = 0000000000000000000001
# <-----------------------------PASS----------------------------->
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 415 ns Started: 415 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 415 ns Started: 415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 415 ns Started: 415 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 425 ns Started: 425 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 425 ns Started: 425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 425 ns Started: 425 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 435 ns Started: 435 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 435 ns Started: 435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 435 ns Started: 435 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 220 | OPB = 218 
# Monitor @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA =  46 | OPB =  53 |
# Monitor @ 445 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 220 | OPB = 218 
#  time =                  445 | reference_results_stored = 0000000000000000000001
# time :                  445 | monitor_results_stored = 0000000000000000000001
# <-----------------------------PASS----------------------------->
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 445 ns Started: 445 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 445 ns Started: 445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 445 ns Started: 445 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 455 ns Started: 455 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 455 ns Started: 455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 455 ns Started: 455 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 465 ns Started: 465 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 465 ns Started: 465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 465 ns Started: 465 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  18 | OPB =   2 
# Monitor @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 220 | OPB = 218 |
# Monitor @ 475 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  18 | OPB =   2 
#  time =                  475 | reference_results_stored = 0000000000000000000001
# time :                  475 | monitor_results_stored = 0000000000000000000001
# <-----------------------------PASS----------------------------->
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 475 ns Started: 475 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 475 ns Started: 475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 475 ns Started: 475 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 485 ns Started: 485 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 485 ns Started: 485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 485 ns Started: 485 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 495 ns Started: 495 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 495 ns Started: 495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 495 ns Started: 495 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 204 | OPB = 132 
# Monitor @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  18 | OPB =   2 |
# Monitor @ 505 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 204 | OPB = 132 
#  time =                  505 | reference_results_stored = 0000000000000000000001
# time :                  505 | monitor_results_stored = 0000000000000000000001
# <-----------------------------PASS----------------------------->
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 505 ns Started: 505 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 505 ns Started: 505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 505 ns Started: 505 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 515 ns Started: 515 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 515 ns Started: 515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 515 ns Started: 515 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 525 ns Started: 525 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 525 ns Started: 525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 525 ns Started: 525 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 251 | OPB = 250 
# Monitor @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 204 | OPB = 132 |
# Monitor @ 535 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 251 | OPB = 250 
#  time =                  535 | reference_results_stored = 0000000000000000001000
# time :                  535 | monitor_results_stored = 0000000000000000000001
# <-----------------------------FAIL----------------------------->
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 535 ns Started: 535 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 535 ns Started: 535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 535 ns Started: 535 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 545 ns Started: 545 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 545 ns Started: 545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 545 ns Started: 545 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 555 ns Started: 555 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 555 ns Started: 555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 555 ns Started: 555 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 251 | OPB = 250 |
# Monitor @ 565 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 1 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 251 | OPB = 250 
#  time =                  565 | reference_results_stored = 0000000000000000001000
# time :                  565 | monitor_results_stored = 0000000000000000001000
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 124 | OPB = 252 
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 565 ns Started: 565 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 565 ns Started: 565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 565 ns Started: 565 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 575 ns Started: 575 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 575 ns Started: 575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 575 ns Started: 575 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 585 ns Started: 585 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 585 ns Started: 585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 585 ns Started: 585 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  99 | OPB = 194 
# Monitor @ 595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 124 | OPB = 252 |
# Monitor @ 595 
#  RES =     0 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 1 |
# Scoreboard :reference input: @ 595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  99 | OPB = 194 
#  time =                  595 | reference_results_stored = 0000000001011110000000
# time :                  595 | monitor_results_stored = 0000000000000000000001
# <-----------------------------FAIL----------------------------->
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 595 ns Started: 595 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 595 ns Started: 595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 595 ns Started: 595 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 605 ns Started: 605 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 605 ns Started: 605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 605 ns Started: 605 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE NOT LATCHED
#    Time: 615 ns Started: 615 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: RESET IS NOT TRIGGERED
#    Time: 615 ns Started: 615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 29 Expr: rst
# ** Info: INPUTS SIGNALS ARE KNOWN
#    Time: 615 ns Started: 615 ns  Scope: top.vif.ASSERT.ALU_UNKNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  99 | OPB = 194 |
# Monitor @ 625 
#  RES =    94 | OFLOW = 0 | COUT = 0 | G = 0 | L = 0 | E = 0 | ERR = 0 |
# Scoreboard :reference input: @ 625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  99 | OPB = 194 
#  time =                  625 | reference_results_stored = 0000000001011110000000
# time :                  625 | monitor_results_stored = 0000000001011110000000
# <-----------------------------PASS----------------------------->
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 625: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO alu_coverage.sv(94) @ 625: uvm_test_top.alu_environment.alu_coverage [alu_coverage] [DRIVER] Coverage ------> 72.08%,
# UVM_INFO alu_coverage.sv(95) @ 625: uvm_test_top.alu_environment.alu_coverage [alu_coverage] [MONITOR] Coverage ------> 75.00%
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [alu_coverage]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 625 ns  Iteration: 67  Instance: /top
# Saving coverage database on exit...
# End time: 16:45:08 on Aug 18,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
