$date
	Tue Nov 18 12:21:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pc_4_adder_rv32i $end
$var wire 32 ! PC_4_inc_tb [31:0] $end
$var reg 32 " PCold_tb [31:0] $end
$scope module uut $end
$var wire 32 # PCold [31:0] $end
$var wire 32 $ PC_4_inc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 $
b0 #
b0 "
b100 !
$end
#10000
b1000 !
b1000 $
b100 "
b100 #
#20000
b0 !
b0 $
b11111111111111111111111111111100 "
b11111111111111111111111111111100 #
#30000
b10010001101000101011001111100 !
b10010001101000101011001111100 $
b10010001101000101011001111000 "
b10010001101000101011001111000 #
#40000
