
topicosF302.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003204  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003394  08003394  00013394  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003408  08003408  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003408  08003408  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003408  08003408  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003408  08003408  00013408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800340c  0800340c  0001340c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003410  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000030b8  20000070  08003480  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003128  08003480  00023128  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001728c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e9c  00000000  00000000  0003732c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000f323  00000000  00000000  0003a1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c50  00000000  00000000  000494f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011e8  00000000  00000000  0004a140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ce6e  00000000  00000000  0004b328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017ed9  00000000  00000000  00068196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ad18f  00000000  00000000  0008006f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012d1fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002948  00000000  00000000  0012d250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800337c 	.word	0x0800337c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800337c 	.word	0x0800337c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <HAL_UART_RxCpltCallback>:
char uartBuffer[10000];
int length = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
    if (huart->Instance == USART2) {
 8000270:	6802      	ldr	r2, [r0, #0]
 8000272:	4b1a      	ldr	r3, [pc, #104]	; (80002dc <HAL_UART_RxCpltCallback+0x6c>)
 8000274:	429a      	cmp	r2, r3
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (huart->Instance == USART2) {
 800027a:	d12c      	bne.n	80002d6 <HAL_UART_RxCpltCallback+0x66>
        if (rxBuffer[0] == '#' && rxBuffer[1] == 'B' && rxBuffer[2] == '.') {
 800027c:	4b18      	ldr	r3, [pc, #96]	; (80002e0 <HAL_UART_RxCpltCallback+0x70>)
 800027e:	781a      	ldrb	r2, [r3, #0]
 8000280:	2a23      	cmp	r2, #35	; 0x23
 8000282:	d11e      	bne.n	80002c2 <HAL_UART_RxCpltCallback+0x52>
 8000284:	785a      	ldrb	r2, [r3, #1]
 8000286:	2a42      	cmp	r2, #66	; 0x42
 8000288:	d11b      	bne.n	80002c2 <HAL_UART_RxCpltCallback+0x52>
 800028a:	789b      	ldrb	r3, [r3, #2]
 800028c:	2b2e      	cmp	r3, #46	; 0x2e
 800028e:	d118      	bne.n	80002c2 <HAL_UART_RxCpltCallback+0x52>
            // Converter os valores do vetor para uma string com índices
            int length = 0;
            for (int i = 0; i < LEN_BUFFER; i++) {
 8000290:	2400      	movs	r4, #0
                length += sprintf(&uartBuffer[length], "%d\r\n", adcBuffer[i]);
 8000292:	f8df 8060 	ldr.w	r8, [pc, #96]	; 80002f4 <HAL_UART_RxCpltCallback+0x84>
 8000296:	4e13      	ldr	r6, [pc, #76]	; (80002e4 <HAL_UART_RxCpltCallback+0x74>)
 8000298:	4f13      	ldr	r7, [pc, #76]	; (80002e8 <HAL_UART_RxCpltCallback+0x78>)
            int length = 0;
 800029a:	4625      	mov	r5, r4
                length += sprintf(&uartBuffer[length], "%d\r\n", adcBuffer[i]);
 800029c:	f838 2014 	ldrh.w	r2, [r8, r4, lsl #1]
 80002a0:	1970      	adds	r0, r6, r5
 80002a2:	b292      	uxth	r2, r2
 80002a4:	4639      	mov	r1, r7
 80002a6:	f002 fbfb 	bl	8002aa0 <siprintf>
            for (int i = 0; i < LEN_BUFFER; i++) {
 80002aa:	3401      	adds	r4, #1
 80002ac:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
                length += sprintf(&uartBuffer[length], "%d\r\n", adcBuffer[i]);
 80002b0:	4405      	add	r5, r0
            for (int i = 0; i < LEN_BUFFER; i++) {
 80002b2:	d1f3      	bne.n	800029c <HAL_UART_RxCpltCallback+0x2c>
            }

            // Transmitir a string via UART
            HAL_UART_Transmit(&huart2, (uint8_t*)uartBuffer, length, HAL_MAX_DELAY);
 80002b4:	490b      	ldr	r1, [pc, #44]	; (80002e4 <HAL_UART_RxCpltCallback+0x74>)
 80002b6:	480d      	ldr	r0, [pc, #52]	; (80002ec <HAL_UART_RxCpltCallback+0x7c>)
 80002b8:	f04f 33ff 	mov.w	r3, #4294967295
 80002bc:	b2aa      	uxth	r2, r5
 80002be:	f002 fa65 	bl	800278c <HAL_UART_Transmit>
        }
        length = 0;
 80002c2:	4b0b      	ldr	r3, [pc, #44]	; (80002f0 <HAL_UART_RxCpltCallback+0x80>)
        // Reinicia a recepção de 3 bytes pela UART em modo de interrupção
        HAL_UART_Receive_IT(&huart2, rxBuffer, 3);
 80002c4:	4906      	ldr	r1, [pc, #24]	; (80002e0 <HAL_UART_RxCpltCallback+0x70>)
 80002c6:	4809      	ldr	r0, [pc, #36]	; (80002ec <HAL_UART_RxCpltCallback+0x7c>)
        length = 0;
 80002c8:	2200      	movs	r2, #0
 80002ca:	601a      	str	r2, [r3, #0]
    }
}
 80002cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        HAL_UART_Receive_IT(&huart2, rxBuffer, 3);
 80002d0:	2203      	movs	r2, #3
 80002d2:	f002 bb95 	b.w	8002a00 <HAL_UART_Receive_IT>
}
 80002d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80002da:	bf00      	nop
 80002dc:	40004400 	.word	0x40004400
 80002e0:	200009fc 	.word	0x200009fc
 80002e4:	200009ff 	.word	0x200009ff
 80002e8:	08003394 	.word	0x08003394
 80002ec:	20000970 	.word	0x20000970
 80002f0:	200009f8 	.word	0x200009f8
 80002f4:	2000008c 	.word	0x2000008c

080002f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f8:	b530      	push	{r4, r5, lr}
 80002fa:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fc:	2214      	movs	r2, #20
 80002fe:	2100      	movs	r1, #0
 8000300:	a807      	add	r0, sp, #28
 8000302:	f002 fbc5 	bl	8002a90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000306:	2214      	movs	r2, #20
 8000308:	2100      	movs	r1, #0
 800030a:	4668      	mov	r0, sp
 800030c:	f002 fbc0 	bl	8002a90 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000310:	2234      	movs	r2, #52	; 0x34
 8000312:	2100      	movs	r1, #0
 8000314:	a80f      	add	r0, sp, #60	; 0x3c
 8000316:	f002 fbbb 	bl	8002a90 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800031a:	2401      	movs	r4, #1
 800031c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000320:	e9cd 4305 	strd	r4, r3, [sp, #20]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000324:	2502      	movs	r5, #2
 8000326:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800032a:	e9cd 530c 	strd	r5, r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032e:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000330:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000334:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000336:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000338:	f001 f8c2 	bl	80014c0 <HAL_RCC_OscConfig>
 800033c:	b108      	cbz	r0, 8000342 <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800033e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000340:	e7fe      	b.n	8000340 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000342:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000344:	e9cd 3500 	strd	r3, r5, [sp]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000348:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800034c:	e9cd 3003 	strd	r3, r0, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000350:	9002      	str	r0, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000352:	4621      	mov	r1, r4
 8000354:	4668      	mov	r0, sp
 8000356:	f001 fb59 	bl	8001a0c <HAL_RCC_ClockConfig>
 800035a:	b108      	cbz	r0, 8000360 <SystemClock_Config+0x68>
 800035c:	b672      	cpsid	i
  while (1)
 800035e:	e7fe      	b.n	800035e <SystemClock_Config+0x66>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC1;
 8000360:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 8000364:	930f      	str	r3, [sp, #60]	; 0x3c
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000366:	9017      	str	r0, [sp, #92]	; 0x5c
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8000368:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800036c:	a80f      	add	r0, sp, #60	; 0x3c
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 800036e:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000370:	f001 fc28 	bl	8001bc4 <HAL_RCCEx_PeriphCLKConfig>
 8000374:	b108      	cbz	r0, 800037a <SystemClock_Config+0x82>
 8000376:	b672      	cpsid	i
  while (1)
 8000378:	e7fe      	b.n	8000378 <SystemClock_Config+0x80>
}
 800037a:	b01d      	add	sp, #116	; 0x74
 800037c:	bd30      	pop	{r4, r5, pc}
	...

08000380 <main>:
{
 8000380:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000382:	4c8a      	ldr	r4, [pc, #552]	; (80005ac <main+0x22c>)
{
 8000384:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 8000386:	f000 fa8b 	bl	80008a0 <HAL_Init>
  SystemClock_Config();
 800038a:	f7ff ffb5 	bl	80002f8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038e:	2214      	movs	r2, #20
 8000390:	2100      	movs	r1, #0
 8000392:	a808      	add	r0, sp, #32
 8000394:	f002 fb7c 	bl	8002a90 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000398:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800039a:	4885      	ldr	r0, [pc, #532]	; (80005b0 <main+0x230>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800039c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003a0:	6163      	str	r3, [r4, #20]
 80003a2:	6963      	ldr	r3, [r4, #20]
 80003a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003a8:	9301      	str	r3, [sp, #4]
 80003aa:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003ac:	6963      	ldr	r3, [r4, #20]
 80003ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003b2:	6163      	str	r3, [r4, #20]
 80003b4:	6963      	ldr	r3, [r4, #20]
 80003b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003ba:	9302      	str	r3, [sp, #8]
 80003bc:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003be:	6963      	ldr	r3, [r4, #20]
 80003c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003c4:	6163      	str	r3, [r4, #20]
 80003c6:	6963      	ldr	r3, [r4, #20]
 80003c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003cc:	9303      	str	r3, [sp, #12]
 80003ce:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d0:	6963      	ldr	r3, [r4, #20]
 80003d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003d6:	6163      	str	r3, [r4, #20]
 80003d8:	6963      	ldr	r3, [r4, #20]
 80003da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003de:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	210c      	movs	r1, #12
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003e4:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80003e6:	f000 ffdf 	bl	80013a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003ea:	4872      	ldr	r0, [pc, #456]	; (80005b4 <main+0x234>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003f2:	f000 ffd9 	bl	80013a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80003f6:	2200      	movs	r2, #0
 80003f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000400:	2500      	movs	r5, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000402:	f000 ffd1 	bl	80013a8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000406:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 800040a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800040e:	4868      	ldr	r0, [pc, #416]	; (80005b0 <main+0x230>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000410:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000412:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000414:	e9cd 6308 	strd	r6, r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000418:	f04f 0801 	mov.w	r8, #1
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800041c:	f000 ff06 	bl	800122c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000420:	f04f 0a0c 	mov.w	sl, #12
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000424:	4862      	ldr	r0, [pc, #392]	; (80005b0 <main+0x230>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000426:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000428:	f04f 0903 	mov.w	r9, #3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800042c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042e:	e9cd a808 	strd	sl, r8, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000432:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000436:	f000 fef9 	bl	800122c <HAL_GPIO_Init>
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800043a:	485e      	ldr	r0, [pc, #376]	; (80005b4 <main+0x234>)
 800043c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800043e:	e9cd 6808 	strd	r6, r8, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000442:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000446:	f44f 6780 	mov.w	r7, #1024	; 0x400
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800044a:	f000 feef 	bl	800122c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800044e:	a908      	add	r1, sp, #32
 8000450:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000454:	e9cd 590a 	strd	r5, r9, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000458:	e9cd 7808 	strd	r7, r8, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800045c:	f000 fee6 	bl	800122c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000460:	6963      	ldr	r3, [r4, #20]
  huart2.Instance = USART2;
 8000462:	4e55      	ldr	r6, [pc, #340]	; (80005b8 <main+0x238>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000464:	ea43 0308 	orr.w	r3, r3, r8
 8000468:	6163      	str	r3, [r4, #20]
 800046a:	6963      	ldr	r3, [r4, #20]
 800046c:	ea03 0308 	and.w	r3, r3, r8
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000470:	462a      	mov	r2, r5
 8000472:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000474:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000476:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000478:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800047a:	f000 fd93 	bl	8000fa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800047e:	200b      	movs	r0, #11
 8000480:	f000 fdc2 	bl	8001008 <HAL_NVIC_EnableIRQ>
  huart2.Init.BaudRate = 230400;
 8000484:	494d      	ldr	r1, [pc, #308]	; (80005bc <main+0x23c>)
 8000486:	f44f 3361 	mov.w	r3, #230400	; 0x38400
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800048a:	4630      	mov	r0, r6
  huart2.Init.StopBits = UART_STOPBITS_1;
 800048c:	e9c6 5502 	strd	r5, r5, [r6, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000490:	e9c6 5a04 	strd	r5, sl, [r6, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000494:	e9c6 5506 	strd	r5, r5, [r6, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000498:	e9c6 5508 	strd	r5, r5, [r6, #32]
  huart2.Init.BaudRate = 230400;
 800049c:	e9c6 1300 	strd	r1, r3, [r6]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004a0:	f002 fa21 	bl	80028e6 <HAL_UART_Init>
 80004a4:	4605      	mov	r5, r0
 80004a6:	b108      	cbz	r0, 80004ac <main+0x12c>
 80004a8:	b672      	cpsid	i
  while (1)
 80004aa:	e7fe      	b.n	80004aa <main+0x12a>
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004ac:	4c44      	ldr	r4, [pc, #272]	; (80005c0 <main+0x240>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80004ae:	4601      	mov	r1, r0
 80004b0:	2218      	movs	r2, #24
 80004b2:	a808      	add	r0, sp, #32
 80004b4:	f002 faec 	bl	8002a90 <memset>
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80004b8:	f44f 7310 	mov.w	r3, #576	; 0x240
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80004bc:	62e7      	str	r7, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80004be:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004c0:	2704      	movs	r7, #4
  hadc1.Instance = ADC1;
 80004c2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004c6:	8325      	strh	r5, [r4, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004c8:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80004ca:	e9c4 3500 	strd	r3, r5, [r4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004ce:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004d2:	f884 5020 	strb.w	r5, [r4, #32]
  hadc1.Init.NbrOfConversion = 1;
 80004d6:	f8c4 801c 	str.w	r8, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80004da:	f884 8030 	strb.w	r8, [r4, #48]	; 0x30
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004de:	6125      	str	r5, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004e0:	6167      	str	r7, [r4, #20]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80004e2:	6365      	str	r5, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004e4:	f000 faa0 	bl	8000a28 <HAL_ADC_Init>
 80004e8:	b108      	cbz	r0, 80004ee <main+0x16e>
 80004ea:	b672      	cpsid	i
  while (1)
 80004ec:	e7fe      	b.n	80004ec <main+0x16c>
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 80004ee:	e9cd 700a 	strd	r7, r0, [sp, #40]	; 0x28
  sConfig.Offset = 0;
 80004f2:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  sConfig.Channel = ADC_CHANNEL_10;
 80004f6:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004f8:	a908      	add	r1, sp, #32
 80004fa:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004fc:	e9cd 3808 	strd	r3, r8, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000500:	f000 fbd8 	bl	8000cb4 <HAL_ADC_ConfigChannel>
 8000504:	4607      	mov	r7, r0
 8000506:	b108      	cbz	r0, 800050c <main+0x18c>
 8000508:	b672      	cpsid	i
  while (1)
 800050a:	e7fe      	b.n	800050a <main+0x18a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800050c:	4601      	mov	r1, r0
 800050e:	2210      	movs	r2, #16
 8000510:	a808      	add	r0, sp, #32
 8000512:	f002 fabd 	bl	8002a90 <memset>
  htim1.Instance = TIM1;
 8000516:	4d2b      	ldr	r5, [pc, #172]	; (80005c4 <main+0x244>)
 8000518:	4b2b      	ldr	r3, [pc, #172]	; (80005c8 <main+0x248>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800051a:	9707      	str	r7, [sp, #28]
  htim1.Init.Prescaler = 1;
 800051c:	e9c5 3800 	strd	r3, r8, [r5]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000520:	4628      	mov	r0, r5
  htim1.Init.Period = 399;
 8000522:	f240 138f 	movw	r3, #399	; 0x18f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000526:	e9cd 7705 	strd	r7, r7, [sp, #20]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800052a:	e9c5 3703 	strd	r3, r7, [r5, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800052e:	e9c5 7705 	strd	r7, r7, [r5, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000532:	60af      	str	r7, [r5, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000534:	f001 fcaa 	bl	8001e8c <HAL_TIM_Base_Init>
 8000538:	b108      	cbz	r0, 800053e <main+0x1be>
 800053a:	b672      	cpsid	i
  while (1)
 800053c:	e7fe      	b.n	800053c <main+0x1bc>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800053e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000542:	a908      	add	r1, sp, #32
 8000544:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000546:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000548:	f001 fcda 	bl	8001f00 <HAL_TIM_ConfigClockSource>
 800054c:	b108      	cbz	r0, 8000552 <main+0x1d2>
 800054e:	b672      	cpsid	i
  while (1)
 8000550:	e7fe      	b.n	8000550 <main+0x1d0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000552:	2320      	movs	r3, #32
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000554:	e9cd 3005 	strd	r3, r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000558:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800055a:	a905      	add	r1, sp, #20
 800055c:	4628      	mov	r0, r5
 800055e:	f001 fd6b 	bl	8002038 <HAL_TIMEx_MasterConfigSynchronization>
 8000562:	b108      	cbz	r0, 8000568 <main+0x1e8>
 8000564:	b672      	cpsid	i
  while (1)
 8000566:	e7fe      	b.n	8000566 <main+0x1e6>
  hopamp2.Instance = OPAMP2;
 8000568:	4f18      	ldr	r7, [pc, #96]	; (80005cc <main+0x24c>)
  hopamp2.Init.Mode = OPAMP_FOLLOWER_MODE;
 800056a:	4a19      	ldr	r2, [pc, #100]	; (80005d0 <main+0x250>)
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800056c:	6278      	str	r0, [r7, #36]	; 0x24
  hopamp2.Init.Mode = OPAMP_FOLLOWER_MODE;
 800056e:	2360      	movs	r3, #96	; 0x60
 8000570:	e9c7 2300 	strd	r2, r3, [r7]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO2;
 8000574:	2308      	movs	r3, #8
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000576:	e9c7 3003 	strd	r3, r0, [r7, #12]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 800057a:	4638      	mov	r0, r7
 800057c:	f000 ff1a 	bl	80013b4 <HAL_OPAMP_Init>
 8000580:	b108      	cbz	r0, 8000586 <main+0x206>
 8000582:	b672      	cpsid	i
  while (1)
 8000584:	e7fe      	b.n	8000584 <main+0x204>
  HAL_TIM_Base_Start(&htim1);
 8000586:	4628      	mov	r0, r5
 8000588:	f001 fc10 	bl	8001dac <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA (&hadc1, (uint32_t*)adcBuffer, LEN_BUFFER); // Inicia o DMA.
 800058c:	4911      	ldr	r1, [pc, #68]	; (80005d4 <main+0x254>)
 800058e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000592:	4620      	mov	r0, r4
 8000594:	f000 fb2e 	bl	8000bf4 <HAL_ADC_Start_DMA>
  HAL_OPAMP_Start(&hopamp2);
 8000598:	4638      	mov	r0, r7
 800059a:	f000 ff7b 	bl	8001494 <HAL_OPAMP_Start>
  HAL_UART_Receive_IT(&huart2, rxBuffer, 3);
 800059e:	490e      	ldr	r1, [pc, #56]	; (80005d8 <main+0x258>)
 80005a0:	464a      	mov	r2, r9
 80005a2:	4630      	mov	r0, r6
 80005a4:	f002 fa2c 	bl	8002a00 <HAL_UART_Receive_IT>
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <main+0x228>
 80005aa:	bf00      	nop
 80005ac:	40021000 	.word	0x40021000
 80005b0:	48000800 	.word	0x48000800
 80005b4:	48000400 	.word	0x48000400
 80005b8:	20000970 	.word	0x20000970
 80005bc:	40004400 	.word	0x40004400
 80005c0:	2000085c 	.word	0x2000085c
 80005c4:	20000924 	.word	0x20000924
 80005c8:	40012c00 	.word	0x40012c00
 80005cc:	200008f0 	.word	0x200008f0
 80005d0:	4001003c 	.word	0x4001003c
 80005d4:	2000008c 	.word	0x2000008c
 80005d8:	200009fc 	.word	0x200009fc

080005dc <Error_Handler>:
 80005dc:	b672      	cpsid	i
  while (1)
 80005de:	e7fe      	b.n	80005de <Error_Handler+0x2>

080005e0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e0:	4b0b      	ldr	r3, [pc, #44]	; (8000610 <HAL_MspInit+0x30>)
 80005e2:	699a      	ldr	r2, [r3, #24]
 80005e4:	f042 0201 	orr.w	r2, r2, #1
 80005e8:	619a      	str	r2, [r3, #24]
 80005ea:	699a      	ldr	r2, [r3, #24]
{
 80005ec:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ee:	f002 0201 	and.w	r2, r2, #1
 80005f2:	9200      	str	r2, [sp, #0]
 80005f4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f6:	69da      	ldr	r2, [r3, #28]
 80005f8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80005fc:	61da      	str	r2, [r3, #28]
 80005fe:	69db      	ldr	r3, [r3, #28]
 8000600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000608:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800060a:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800060c:	f000 bcb8 	b.w	8000f80 <HAL_NVIC_SetPriorityGrouping>
 8000610:	40021000 	.word	0x40021000

08000614 <HAL_ADC_MspInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  if(hadc->Instance==ADC1)
 8000614:	6803      	ldr	r3, [r0, #0]
 8000616:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800061a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800061c:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 800061e:	d125      	bne.n	800066c <HAL_ADC_MspInit+0x58>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000620:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8000624:	f503 3304 	add.w	r3, r3, #135168	; 0x21000

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000628:	4c11      	ldr	r4, [pc, #68]	; (8000670 <HAL_ADC_MspInit+0x5c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800062a:	695a      	ldr	r2, [r3, #20]
 800062c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000630:	615a      	str	r2, [r3, #20]
 8000632:	695b      	ldr	r3, [r3, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000634:	4a0f      	ldr	r2, [pc, #60]	; (8000674 <HAL_ADC_MspInit+0x60>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	9b01      	ldr	r3, [sp, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800063e:	2300      	movs	r3, #0
 8000640:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000644:	2180      	movs	r1, #128	; 0x80
 8000646:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800064a:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800064e:	e9c4 1203 	strd	r1, r2, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000652:	2220      	movs	r2, #32
 8000654:	e9c4 0205 	strd	r0, r2, [r4, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000658:	4620      	mov	r0, r4
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800065a:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800065c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800065e:	f000 fcf5 	bl	800104c <HAL_DMA_Init>
 8000662:	b108      	cbz	r0, 8000668 <HAL_ADC_MspInit+0x54>
    {
      Error_Handler();
 8000664:	f7ff ffba 	bl	80005dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000668:	63ac      	str	r4, [r5, #56]	; 0x38
 800066a:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800066c:	b003      	add	sp, #12
 800066e:	bd30      	pop	{r4, r5, pc}
 8000670:	200008ac 	.word	0x200008ac
 8000674:	40020008 	.word	0x40020008

08000678 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8000678:	b510      	push	{r4, lr}
 800067a:	4604      	mov	r4, r0
 800067c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067e:	2214      	movs	r2, #20
 8000680:	2100      	movs	r1, #0
 8000682:	a803      	add	r0, sp, #12
 8000684:	f002 fa04 	bl	8002a90 <memset>
  if(hopamp->Instance==OPAMP2)
 8000688:	6822      	ldr	r2, [r4, #0]
 800068a:	4b16      	ldr	r3, [pc, #88]	; (80006e4 <HAL_OPAMP_MspInit+0x6c>)
 800068c:	429a      	cmp	r2, r3
 800068e:	d127      	bne.n	80006e0 <HAL_OPAMP_MspInit+0x68>
  {
  /* USER CODE BEGIN OPAMP2_MspInit 0 */

  /* USER CODE END OPAMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000690:	f503 3387 	add.w	r3, r3, #69120	; 0x10e00
 8000694:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8000698:	695a      	ldr	r2, [r3, #20]
 800069a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800069e:	615a      	str	r2, [r3, #20]
 80006a0:	695a      	ldr	r2, [r3, #20]
 80006a2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80006a6:	9201      	str	r2, [sp, #4]
 80006a8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	695a      	ldr	r2, [r3, #20]
 80006ac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80006b0:	615a      	str	r2, [r3, #20]
 80006b2:	695b      	ldr	r3, [r3, #20]
 80006b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006b8:	9302      	str	r3, [sp, #8]
 80006ba:	9b02      	ldr	r3, [sp, #8]
    /**OPAMP2 GPIO Configuration
    PA6     ------> OPAMP2_VOUT
    PB0     ------> OPAMP2_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006bc:	2403      	movs	r4, #3
 80006be:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c0:	a903      	add	r1, sp, #12
 80006c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006c6:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ca:	f000 fdaf 	bl	800122c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006ce:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006d0:	e9cd 3403 	strd	r3, r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d4:	4804      	ldr	r0, [pc, #16]	; (80006e8 <HAL_OPAMP_MspInit+0x70>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d6:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006dc:	f000 fda6 	bl	800122c <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }

}
 80006e0:	b008      	add	sp, #32
 80006e2:	bd10      	pop	{r4, pc}
 80006e4:	4001003c 	.word	0x4001003c
 80006e8:	48000400 	.word	0x48000400

080006ec <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 80006ec:	6802      	ldr	r2, [r0, #0]
 80006ee:	4b08      	ldr	r3, [pc, #32]	; (8000710 <HAL_TIM_Base_MspInit+0x24>)
 80006f0:	429a      	cmp	r2, r3
{
 80006f2:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 80006f4:	d10a      	bne.n	800070c <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006f6:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80006fa:	699a      	ldr	r2, [r3, #24]
 80006fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000700:	619a      	str	r2, [r3, #24]
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000708:	9301      	str	r3, [sp, #4]
 800070a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800070c:	b002      	add	sp, #8
 800070e:	4770      	bx	lr
 8000710:	40012c00 	.word	0x40012c00

08000714 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000714:	b510      	push	{r4, lr}
 8000716:	4604      	mov	r4, r0
 8000718:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071a:	2214      	movs	r2, #20
 800071c:	2100      	movs	r1, #0
 800071e:	a803      	add	r0, sp, #12
 8000720:	f002 f9b6 	bl	8002a90 <memset>
  if(huart->Instance==USART2)
 8000724:	6822      	ldr	r2, [r4, #0]
 8000726:	4b16      	ldr	r3, [pc, #88]	; (8000780 <HAL_UART_MspInit+0x6c>)
 8000728:	429a      	cmp	r2, r3
 800072a:	d126      	bne.n	800077a <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800072c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8000732:	69da      	ldr	r2, [r3, #28]
 8000734:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000738:	61da      	str	r2, [r3, #28]
 800073a:	69da      	ldr	r2, [r3, #28]
 800073c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000740:	9201      	str	r2, [sp, #4]
 8000742:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000744:	695a      	ldr	r2, [r3, #20]
 8000746:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800074a:	615a      	str	r2, [r3, #20]
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000752:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000754:	220c      	movs	r2, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000756:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000758:	2302      	movs	r3, #2
 800075a:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000762:	2307      	movs	r3, #7
 8000764:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000766:	f000 fd61 	bl	800122c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800076a:	2200      	movs	r2, #0
 800076c:	2026      	movs	r0, #38	; 0x26
 800076e:	4611      	mov	r1, r2
 8000770:	f000 fc18 	bl	8000fa4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000774:	2026      	movs	r0, #38	; 0x26
 8000776:	f000 fc47 	bl	8001008 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800077a:	b008      	add	sp, #32
 800077c:	bd10      	pop	{r4, pc}
 800077e:	bf00      	nop
 8000780:	40004400 	.word	0x40004400

08000784 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000784:	e7fe      	b.n	8000784 <NMI_Handler>

08000786 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000786:	e7fe      	b.n	8000786 <HardFault_Handler>

08000788 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000788:	e7fe      	b.n	8000788 <MemManage_Handler>

0800078a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800078a:	e7fe      	b.n	800078a <BusFault_Handler>

0800078c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800078c:	e7fe      	b.n	800078c <UsageFault_Handler>

0800078e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800078e:	4770      	bx	lr

08000790 <DebugMon_Handler>:
 8000790:	4770      	bx	lr

08000792 <PendSV_Handler>:
 8000792:	4770      	bx	lr

08000794 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000794:	f000 b896 	b.w	80008c4 <HAL_IncTick>

08000798 <DMA1_Channel1_IRQHandler>:
  */
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000798:	4801      	ldr	r0, [pc, #4]	; (80007a0 <DMA1_Channel1_IRQHandler+0x8>)
 800079a:	f000 bd01 	b.w	80011a0 <HAL_DMA_IRQHandler>
 800079e:	bf00      	nop
 80007a0:	200008ac 	.word	0x200008ac

080007a4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007a4:	4801      	ldr	r0, [pc, #4]	; (80007ac <USART2_IRQHandler+0x8>)
 80007a6:	f001 bcaf 	b.w	8002108 <HAL_UART_IRQHandler>
 80007aa:	bf00      	nop
 80007ac:	20000970 	.word	0x20000970

080007b0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007b0:	4a0b      	ldr	r2, [pc, #44]	; (80007e0 <_sbrk+0x30>)
 80007b2:	6811      	ldr	r1, [r2, #0]
{
 80007b4:	b510      	push	{r4, lr}
 80007b6:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80007b8:	b909      	cbnz	r1, 80007be <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80007ba:	490a      	ldr	r1, [pc, #40]	; (80007e4 <_sbrk+0x34>)
 80007bc:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007be:	6810      	ldr	r0, [r2, #0]
 80007c0:	4909      	ldr	r1, [pc, #36]	; (80007e8 <_sbrk+0x38>)
 80007c2:	4c0a      	ldr	r4, [pc, #40]	; (80007ec <_sbrk+0x3c>)
 80007c4:	4403      	add	r3, r0
 80007c6:	1b09      	subs	r1, r1, r4
 80007c8:	428b      	cmp	r3, r1
 80007ca:	d906      	bls.n	80007da <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80007cc:	f002 f936 	bl	8002a3c <__errno>
 80007d0:	230c      	movs	r3, #12
 80007d2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80007d4:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80007d8:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80007da:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80007dc:	e7fc      	b.n	80007d8 <_sbrk+0x28>
 80007de:	bf00      	nop
 80007e0:	20003110 	.word	0x20003110
 80007e4:	20003128 	.word	0x20003128
 80007e8:	20004000 	.word	0x20004000
 80007ec:	00000400 	.word	0x00000400

080007f0 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007f0:	4a03      	ldr	r2, [pc, #12]	; (8000800 <SystemInit+0x10>)
 80007f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80007f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007fa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007fe:	4770      	bx	lr
 8000800:	e000ed00 	.word	0xe000ed00

08000804 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000804:	f8df d034 	ldr.w	sp, [pc, #52]	; 800083c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000808:	f7ff fff2 	bl	80007f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800080c:	480c      	ldr	r0, [pc, #48]	; (8000840 <LoopForever+0x6>)
  ldr r1, =_edata
 800080e:	490d      	ldr	r1, [pc, #52]	; (8000844 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000810:	4a0d      	ldr	r2, [pc, #52]	; (8000848 <LoopForever+0xe>)
  movs r3, #0
 8000812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000814:	e002      	b.n	800081c <LoopCopyDataInit>

08000816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081a:	3304      	adds	r3, #4

0800081c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800081c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800081e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000820:	d3f9      	bcc.n	8000816 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000822:	4a0a      	ldr	r2, [pc, #40]	; (800084c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000824:	4c0a      	ldr	r4, [pc, #40]	; (8000850 <LoopForever+0x16>)
  movs r3, #0
 8000826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000828:	e001      	b.n	800082e <LoopFillZerobss>

0800082a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800082c:	3204      	adds	r2, #4

0800082e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800082e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000830:	d3fb      	bcc.n	800082a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000832:	f002 f909 	bl	8002a48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000836:	f7ff fda3 	bl	8000380 <main>

0800083a <LoopForever>:

LoopForever:
    b LoopForever
 800083a:	e7fe      	b.n	800083a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800083c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000844:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000848:	08003410 	.word	0x08003410
  ldr r2, =_sbss
 800084c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000850:	20003128 	.word	0x20003128

08000854 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000854:	e7fe      	b.n	8000854 <ADC1_IRQHandler>
	...

08000858 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000858:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800085a:	4a0e      	ldr	r2, [pc, #56]	; (8000894 <HAL_InitTick+0x3c>)
 800085c:	4b0e      	ldr	r3, [pc, #56]	; (8000898 <HAL_InitTick+0x40>)
{
 800085e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000860:	7818      	ldrb	r0, [r3, #0]
 8000862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000866:	fbb3 f3f0 	udiv	r3, r3, r0
 800086a:	6810      	ldr	r0, [r2, #0]
 800086c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000870:	f000 fbd8 	bl	8001024 <HAL_SYSTICK_Config>
 8000874:	4604      	mov	r4, r0
 8000876:	b958      	cbnz	r0, 8000890 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000878:	2d0f      	cmp	r5, #15
 800087a:	d809      	bhi.n	8000890 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800087c:	4602      	mov	r2, r0
 800087e:	4629      	mov	r1, r5
 8000880:	f04f 30ff 	mov.w	r0, #4294967295
 8000884:	f000 fb8e 	bl	8000fa4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000888:	4b04      	ldr	r3, [pc, #16]	; (800089c <HAL_InitTick+0x44>)
 800088a:	4620      	mov	r0, r4
 800088c:	601d      	str	r5, [r3, #0]
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 800088e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000890:	2001      	movs	r0, #1
 8000892:	e7fc      	b.n	800088e <HAL_InitTick+0x36>
 8000894:	20000000 	.word	0x20000000
 8000898:	20000004 	.word	0x20000004
 800089c:	20000008 	.word	0x20000008

080008a0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008a0:	4a07      	ldr	r2, [pc, #28]	; (80008c0 <HAL_Init+0x20>)
{
 80008a2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008a4:	6813      	ldr	r3, [r2, #0]
 80008a6:	f043 0310 	orr.w	r3, r3, #16
 80008aa:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008ac:	2003      	movs	r0, #3
 80008ae:	f000 fb67 	bl	8000f80 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80008b2:	2000      	movs	r0, #0
 80008b4:	f7ff ffd0 	bl	8000858 <HAL_InitTick>
  HAL_MspInit();
 80008b8:	f7ff fe92 	bl	80005e0 <HAL_MspInit>
}
 80008bc:	2000      	movs	r0, #0
 80008be:	bd08      	pop	{r3, pc}
 80008c0:	40022000 	.word	0x40022000

080008c4 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80008c4:	4a03      	ldr	r2, [pc, #12]	; (80008d4 <HAL_IncTick+0x10>)
 80008c6:	4b04      	ldr	r3, [pc, #16]	; (80008d8 <HAL_IncTick+0x14>)
 80008c8:	6811      	ldr	r1, [r2, #0]
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	440b      	add	r3, r1
 80008ce:	6013      	str	r3, [r2, #0]
}
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	20003114 	.word	0x20003114
 80008d8:	20000004 	.word	0x20000004

080008dc <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80008dc:	4b01      	ldr	r3, [pc, #4]	; (80008e4 <HAL_GetTick+0x8>)
 80008de:	6818      	ldr	r0, [r3, #0]
}
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	20003114 	.word	0x20003114

080008e8 <HAL_ADC_ConvCpltCallback>:
 80008e8:	4770      	bx	lr

080008ea <HAL_ADC_ConvHalfCpltCallback>:
 80008ea:	4770      	bx	lr

080008ec <HAL_ADC_ErrorCallback>:
 80008ec:	4770      	bx	lr

080008ee <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80008ee:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80008f0:	6803      	ldr	r3, [r0, #0]
{
 80008f2:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 80008f4:	6898      	ldr	r0, [r3, #8]
 80008f6:	f000 0003 	and.w	r0, r0, #3
 80008fa:	2801      	cmp	r0, #1
 80008fc:	d001      	beq.n	8000902 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80008fe:	2000      	movs	r0, #0
}
 8000900:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	07d1      	lsls	r1, r2, #31
 8000906:	d5fa      	bpl.n	80008fe <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000908:	689a      	ldr	r2, [r3, #8]
 800090a:	f002 020d 	and.w	r2, r2, #13
 800090e:	2a01      	cmp	r2, #1
 8000910:	d11f      	bne.n	8000952 <ADC_Disable+0x64>
      __HAL_ADC_DISABLE(hadc);
 8000912:	689a      	ldr	r2, [r3, #8]
 8000914:	f042 0202 	orr.w	r2, r2, #2
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	2203      	movs	r2, #3
 800091c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800091e:	f7ff ffdd 	bl	80008dc <HAL_GetTick>
 8000922:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000924:	6823      	ldr	r3, [r4, #0]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	07db      	lsls	r3, r3, #31
 800092a:	d5e8      	bpl.n	80008fe <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800092c:	f7ff ffd6 	bl	80008dc <HAL_GetTick>
 8000930:	1b40      	subs	r0, r0, r5
 8000932:	2802      	cmp	r0, #2
 8000934:	d9f6      	bls.n	8000924 <ADC_Disable+0x36>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000936:	6823      	ldr	r3, [r4, #0]
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	07da      	lsls	r2, r3, #31
 800093c:	d5f2      	bpl.n	8000924 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800093e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000940:	f043 0310 	orr.w	r3, r3, #16
 8000944:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000946:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6463      	str	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 800094e:	2001      	movs	r0, #1
 8000950:	e7d6      	b.n	8000900 <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000952:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000954:	f043 0310 	orr.w	r3, r3, #16
 8000958:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800095a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800095c:	f043 0301 	orr.w	r3, r3, #1
 8000960:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000962:	e7cd      	b.n	8000900 <ADC_Disable+0x12>

08000964 <ADC_Enable>:
{
 8000964:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000966:	6803      	ldr	r3, [r0, #0]
 8000968:	689a      	ldr	r2, [r3, #8]
 800096a:	f002 0203 	and.w	r2, r2, #3
 800096e:	2a01      	cmp	r2, #1
{
 8000970:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000972:	d104      	bne.n	800097e <ADC_Enable+0x1a>
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	07d1      	lsls	r1, r2, #31
 8000978:	d501      	bpl.n	800097e <ADC_Enable+0x1a>
  return HAL_OK;
 800097a:	2000      	movs	r0, #0
}
 800097c:	bd38      	pop	{r3, r4, r5, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800097e:	6899      	ldr	r1, [r3, #8]
 8000980:	4a10      	ldr	r2, [pc, #64]	; (80009c4 <ADC_Enable+0x60>)
 8000982:	4211      	tst	r1, r2
 8000984:	d009      	beq.n	800099a <ADC_Enable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000986:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000988:	f043 0310 	orr.w	r3, r3, #16
 800098c:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800098e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6463      	str	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8000996:	2001      	movs	r0, #1
 8000998:	e7f0      	b.n	800097c <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 800099a:	689a      	ldr	r2, [r3, #8]
 800099c:	f042 0201 	orr.w	r2, r2, #1
 80009a0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80009a2:	f7ff ff9b 	bl	80008dc <HAL_GetTick>
 80009a6:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80009a8:	6823      	ldr	r3, [r4, #0]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	07db      	lsls	r3, r3, #31
 80009ae:	d4e4      	bmi.n	800097a <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80009b0:	f7ff ff94 	bl	80008dc <HAL_GetTick>
 80009b4:	1b40      	subs	r0, r0, r5
 80009b6:	2802      	cmp	r0, #2
 80009b8:	d9f6      	bls.n	80009a8 <ADC_Enable+0x44>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80009ba:	6823      	ldr	r3, [r4, #0]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	07da      	lsls	r2, r3, #31
 80009c0:	d4f2      	bmi.n	80009a8 <ADC_Enable+0x44>
 80009c2:	e7e0      	b.n	8000986 <ADC_Enable+0x22>
 80009c4:	8000003f 	.word	0x8000003f

080009c8 <ADC_DMAError>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80009c8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80009ca:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80009cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009d0:	6403      	str	r3, [r0, #64]	; 0x40
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80009d2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80009d4:	f043 0304 	orr.w	r3, r3, #4
 80009d8:	6443      	str	r3, [r0, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 80009da:	f7ff bf87 	b.w	80008ec <HAL_ADC_ErrorCallback>

080009de <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80009de:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80009e0:	f7ff bf83 	b.w	80008ea <HAL_ADC_ConvHalfCpltCallback>

080009e4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80009e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80009e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009e8:	f012 0f50 	tst.w	r2, #80	; 0x50
 80009ec:	d118      	bne.n	8000a20 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80009ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80009f4:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	68d2      	ldr	r2, [r2, #12]
 80009fa:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80009fe:	d10c      	bne.n	8000a1a <ADC_DMAConvCplt+0x36>
 8000a00:	7e5a      	ldrb	r2, [r3, #25]
 8000a02:	b952      	cbnz	r2, 8000a1a <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000a04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000a0a:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a0e:	04d2      	lsls	r2, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a10:	bf5e      	ittt	pl
 8000a12:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 8000a14:	f042 0201 	orrpl.w	r2, r2, #1
 8000a18:	641a      	strpl	r2, [r3, #64]	; 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff bf64 	b.w	80008e8 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a24:	4718      	bx	r3
	...

08000a28 <HAL_ADC_Init>:
{
 8000a28:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8000a2e:	4604      	mov	r4, r0
 8000a30:	2800      	cmp	r0, #0
 8000a32:	f000 80d4 	beq.w	8000bde <HAL_ADC_Init+0x1b6>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000a36:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000a38:	06d2      	lsls	r2, r2, #27
 8000a3a:	f100 80bd 	bmi.w	8000bb8 <HAL_ADC_Init+0x190>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000a3e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	f000 8083 	beq.w	8000b4c <HAL_ADC_Init+0x124>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a46:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000a48:	6823      	ldr	r3, [r4, #0]
 8000a4a:	689a      	ldr	r2, [r3, #8]
 8000a4c:	00d5      	lsls	r5, r2, #3
 8000a4e:	d502      	bpl.n	8000a56 <HAL_ADC_Init+0x2e>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000a50:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000a52:	0099      	lsls	r1, r3, #2
 8000a54:	d50a      	bpl.n	8000a6c <HAL_ADC_Init+0x44>
      ADC_STATE_CLR_SET(hadc->State,
 8000a56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a58:	f023 0312 	bic.w	r3, r3, #18
 8000a5c:	f043 0310 	orr.w	r3, r3, #16
 8000a60:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a62:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6463      	str	r3, [r4, #68]	; 0x44
      tmp_hal_status = HAL_ERROR;
 8000a6a:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a6e:	06da      	lsls	r2, r3, #27
 8000a70:	f100 80af 	bmi.w	8000bd2 <HAL_ADC_Init+0x1aa>
 8000a74:	2800      	cmp	r0, #0
 8000a76:	f040 80ac 	bne.w	8000bd2 <HAL_ADC_Init+0x1aa>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000a7a:	6822      	ldr	r2, [r4, #0]
 8000a7c:	6891      	ldr	r1, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8000a7e:	f011 0104 	ands.w	r1, r1, #4
 8000a82:	f040 80a6 	bne.w	8000bd2 <HAL_ADC_Init+0x1aa>
    ADC_STATE_CLR_SET(hadc->State,
 8000a86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a88:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000a8c:	f043 0302 	orr.w	r3, r3, #2
 8000a90:	6423      	str	r3, [r4, #64]	; 0x40
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000a92:	6893      	ldr	r3, [r2, #8]
 8000a94:	f003 0303 	and.w	r3, r3, #3
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d102      	bne.n	8000aa2 <HAL_ADC_Init+0x7a>
 8000a9c:	6813      	ldr	r3, [r2, #0]
 8000a9e:	07db      	lsls	r3, r3, #31
 8000aa0:	d406      	bmi.n	8000ab0 <HAL_ADC_Init+0x88>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000aa2:	4d50      	ldr	r5, [pc, #320]	; (8000be4 <HAL_ADC_Init+0x1bc>)
 8000aa4:	6866      	ldr	r6, [r4, #4]
 8000aa6:	68ab      	ldr	r3, [r5, #8]
 8000aa8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000aac:	4333      	orrs	r3, r6
 8000aae:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000ab0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000ab2:	7e65      	ldrb	r5, [r4, #25]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	e9d4 6302 	ldrd	r6, r3, [r4, #8]
 8000aba:	ea43 0306 	orr.w	r3, r3, r6
 8000abe:	bf18      	it	ne
 8000ac0:	f44f 5180 	movne.w	r1, #4096	; 0x1000
 8000ac4:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
 8000ac8:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000aca:	f894 1020 	ldrb.w	r1, [r4, #32]
 8000ace:	2901      	cmp	r1, #1
 8000ad0:	d107      	bne.n	8000ae2 <HAL_ADC_Init+0xba>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ad2:	2d00      	cmp	r5, #0
 8000ad4:	d172      	bne.n	8000bbc <HAL_ADC_Init+0x194>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000ad6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000ad8:	3901      	subs	r1, #1
 8000ada:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8000ade:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ae2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000ae4:	2901      	cmp	r1, #1
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000ae6:	bf1e      	ittt	ne
 8000ae8:	6ae5      	ldrne	r5, [r4, #44]	; 0x2c
 8000aea:	4329      	orrne	r1, r5
 8000aec:	430b      	orrne	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000aee:	6891      	ldr	r1, [r2, #8]
 8000af0:	f011 0f0c 	tst.w	r1, #12
 8000af4:	d10c      	bne.n	8000b10 <HAL_ADC_Init+0xe8>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000af6:	68d1      	ldr	r1, [r2, #12]
 8000af8:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8000afc:	f021 0102 	bic.w	r1, r1, #2
 8000b00:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000b02:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8000b06:	7e25      	ldrb	r5, [r4, #24]
 8000b08:	0049      	lsls	r1, r1, #1
 8000b0a:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 8000b0e:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8000b10:	68d5      	ldr	r5, [r2, #12]
 8000b12:	4935      	ldr	r1, [pc, #212]	; (8000be8 <HAL_ADC_Init+0x1c0>)
 8000b14:	4029      	ands	r1, r5
 8000b16:	430b      	orrs	r3, r1
 8000b18:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000b1a:	6923      	ldr	r3, [r4, #16]
 8000b1c:	2b01      	cmp	r3, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000b1e:	bf05      	ittet	eq
 8000b20:	6b11      	ldreq	r1, [r2, #48]	; 0x30
 8000b22:	69e3      	ldreq	r3, [r4, #28]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000b24:	6b13      	ldrne	r3, [r2, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000b26:	f103 33ff 	addeq.w	r3, r3, #4294967295
 8000b2a:	bf06      	itte	eq
 8000b2c:	f021 010f 	biceq.w	r1, r1, #15
 8000b30:	430b      	orreq	r3, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000b32:	f023 030f 	bicne.w	r3, r3, #15
 8000b36:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8000b38:	2300      	movs	r3, #0
 8000b3a:	6463      	str	r3, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000b3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b3e:	f023 0303 	bic.w	r3, r3, #3
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	6423      	str	r3, [r4, #64]	; 0x40
}
 8000b48:	b002      	add	sp, #8
 8000b4a:	bd70      	pop	{r4, r5, r6, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 8000b4c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8000b50:	6443      	str	r3, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 8000b52:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8000b56:	f7ff fd5d 	bl	8000614 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000b5a:	6823      	ldr	r3, [r4, #0]
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	00db      	lsls	r3, r3, #3
 8000b60:	f53f af71 	bmi.w	8000a46 <HAL_ADC_Init+0x1e>
        tmp_hal_status = ADC_Disable(hadc);
 8000b64:	4620      	mov	r0, r4
 8000b66:	f7ff fec2 	bl	80008ee <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b6a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b6c:	06d6      	lsls	r6, r2, #27
 8000b6e:	f53f af6b 	bmi.w	8000a48 <HAL_ADC_Init+0x20>
 8000b72:	2800      	cmp	r0, #0
 8000b74:	f47f af68 	bne.w	8000a48 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 8000b78:	6c23      	ldr	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000b7a:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8000b7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000b80:	f023 0302 	bic.w	r3, r3, #2
 8000b84:	f043 0302 	orr.w	r3, r3, #2
 8000b88:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000b8a:	6893      	ldr	r3, [r2, #8]
 8000b8c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000b90:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000b92:	6893      	ldr	r3, [r2, #8]
 8000b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b98:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000b9a:	4b14      	ldr	r3, [pc, #80]	; (8000bec <HAL_ADC_Init+0x1c4>)
 8000b9c:	4a14      	ldr	r2, [pc, #80]	; (8000bf0 <HAL_ADC_Init+0x1c8>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ba4:	220a      	movs	r2, #10
 8000ba6:	4353      	muls	r3, r2
            wait_loop_index--;
 8000ba8:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000baa:	9b01      	ldr	r3, [sp, #4]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	f43f af4a 	beq.w	8000a46 <HAL_ADC_Init+0x1e>
            wait_loop_index--;
 8000bb2:	9b01      	ldr	r3, [sp, #4]
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	e7f7      	b.n	8000ba8 <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bb8:	4618      	mov	r0, r3
 8000bba:	e757      	b.n	8000a6c <HAL_ADC_Init+0x44>
        ADC_STATE_CLR_SET(hadc->State,
 8000bbc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000bbe:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8000bc2:	f041 0120 	orr.w	r1, r1, #32
 8000bc6:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bc8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000bca:	f041 0101 	orr.w	r1, r1, #1
 8000bce:	6461      	str	r1, [r4, #68]	; 0x44
 8000bd0:	e787      	b.n	8000ae2 <HAL_ADC_Init+0xba>
    ADC_STATE_CLR_SET(hadc->State,
 8000bd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000bd4:	f023 0312 	bic.w	r3, r3, #18
 8000bd8:	f043 0310 	orr.w	r3, r3, #16
 8000bdc:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8000bde:	2001      	movs	r0, #1
 8000be0:	e7b2      	b.n	8000b48 <HAL_ADC_Init+0x120>
 8000be2:	bf00      	nop
 8000be4:	50000300 	.word	0x50000300
 8000be8:	fff0c007 	.word	0xfff0c007
 8000bec:	20000000 	.word	0x20000000
 8000bf0:	000f4240 	.word	0x000f4240

08000bf4 <HAL_ADC_Start_DMA>:
{
 8000bf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000bf6:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000bf8:	6802      	ldr	r2, [r0, #0]
 8000bfa:	6895      	ldr	r5, [r2, #8]
 8000bfc:	f015 0504 	ands.w	r5, r5, #4
{
 8000c00:	4604      	mov	r4, r0
 8000c02:	460f      	mov	r7, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000c04:	d14e      	bne.n	8000ca4 <HAL_ADC_Start_DMA+0xb0>
    __HAL_LOCK(hadc);
 8000c06:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8000c0a:	2a01      	cmp	r2, #1
 8000c0c:	d04a      	beq.n	8000ca4 <HAL_ADC_Start_DMA+0xb0>
 8000c0e:	2201      	movs	r2, #1
 8000c10:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
      tmp_hal_status = ADC_Enable(hadc);
 8000c14:	f7ff fea6 	bl	8000964 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8000c18:	4606      	mov	r6, r0
 8000c1a:	2800      	cmp	r0, #0
 8000c1c:	d13f      	bne.n	8000c9e <HAL_ADC_Start_DMA+0xaa>
        ADC_STATE_CLR_SET(hadc->State,
 8000c1e:	6c25      	ldr	r5, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000c20:	6821      	ldr	r1, [r4, #0]
 8000c22:	9b01      	ldr	r3, [sp, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8000c24:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
 8000c28:	f025 0501 	bic.w	r5, r5, #1
 8000c2c:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 8000c30:	6425      	str	r5, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c32:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000c34:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000c38:	6422      	str	r2, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000c3a:	68ca      	ldr	r2, [r1, #12]
 8000c3c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c40:	bf1f      	itttt	ne
 8000c42:	6c20      	ldrne	r0, [r4, #64]	; 0x40
 8000c44:	f420 5040 	bicne.w	r0, r0, #12288	; 0x3000
 8000c48:	f440 5080 	orrne.w	r0, r0, #4096	; 0x1000
 8000c4c:	6420      	strne	r0, [r4, #64]	; 0x40
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c4e:	6c22      	ldr	r2, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000c50:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c52:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000c56:	bf1c      	itt	ne
 8000c58:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8000c5a:	f022 0206 	bicne.w	r2, r2, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8000c5e:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8000c60:	2200      	movs	r2, #0
 8000c62:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000c66:	4a10      	ldr	r2, [pc, #64]	; (8000ca8 <HAL_ADC_Start_DMA+0xb4>)
 8000c68:	6282      	str	r2, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000c6a:	4a10      	ldr	r2, [pc, #64]	; (8000cac <HAL_ADC_Start_DMA+0xb8>)
 8000c6c:	62c2      	str	r2, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000c6e:	4a10      	ldr	r2, [pc, #64]	; (8000cb0 <HAL_ADC_Start_DMA+0xbc>)
 8000c70:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000c72:	221c      	movs	r2, #28
 8000c74:	600a      	str	r2, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000c76:	684a      	ldr	r2, [r1, #4]
 8000c78:	f042 0210 	orr.w	r2, r2, #16
 8000c7c:	604a      	str	r2, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000c7e:	68ca      	ldr	r2, [r1, #12]
 8000c80:	f042 0201 	orr.w	r2, r2, #1
 8000c84:	60ca      	str	r2, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000c86:	463a      	mov	r2, r7
 8000c88:	3140      	adds	r1, #64	; 0x40
 8000c8a:	f000 fa0d 	bl	80010a8 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000c8e:	6822      	ldr	r2, [r4, #0]
 8000c90:	6893      	ldr	r3, [r2, #8]
 8000c92:	f043 0304 	orr.w	r3, r3, #4
 8000c96:	6093      	str	r3, [r2, #8]
}
 8000c98:	4630      	mov	r0, r6
 8000c9a:	b003      	add	sp, #12
 8000c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_UNLOCK(hadc);
 8000c9e:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
 8000ca2:	e7f9      	b.n	8000c98 <HAL_ADC_Start_DMA+0xa4>
    tmp_hal_status = HAL_BUSY;
 8000ca4:	2602      	movs	r6, #2
 8000ca6:	e7f7      	b.n	8000c98 <HAL_ADC_Start_DMA+0xa4>
 8000ca8:	080009e5 	.word	0x080009e5
 8000cac:	080009df 	.word	0x080009df
 8000cb0:	080009c9 	.word	0x080009c9

08000cb4 <HAL_ADC_ConfigChannel>:
{
 8000cb4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000cbc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000cc0:	68ce      	ldr	r6, [r1, #12]
  __HAL_LOCK(hadc);
 8000cc2:	2b01      	cmp	r3, #1
{
 8000cc4:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8000cc6:	f000 8151 	beq.w	8000f6c <HAL_ADC_ConfigChannel+0x2b8>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000cca:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000cd2:	6898      	ldr	r0, [r3, #8]
 8000cd4:	0747      	lsls	r7, r0, #29
 8000cd6:	f100 8143 	bmi.w	8000f60 <HAL_ADC_ConfigChannel+0x2ac>
    if (sConfig->Rank < 5U)
 8000cda:	6848      	ldr	r0, [r1, #4]
      MODIFY_REG(hadc->Instance->SQR1,
 8000cdc:	680a      	ldr	r2, [r1, #0]
 8000cde:	2406      	movs	r4, #6
    if (sConfig->Rank < 5U)
 8000ce0:	2804      	cmp	r0, #4
      MODIFY_REG(hadc->Instance->SQR1,
 8000ce2:	fb00 f404 	mul.w	r4, r0, r4
    if (sConfig->Rank < 5U)
 8000ce6:	d831      	bhi.n	8000d4c <HAL_ADC_ConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->SQR1,
 8000ce8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000cea:	271f      	movs	r7, #31
 8000cec:	40a7      	lsls	r7, r4
 8000cee:	ea20 0007 	bic.w	r0, r0, r7
 8000cf2:	fa02 f404 	lsl.w	r4, r2, r4
 8000cf6:	4304      	orrs	r4, r0
 8000cf8:	631c      	str	r4, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000cfa:	6898      	ldr	r0, [r3, #8]
 8000cfc:	f010 0f0c 	tst.w	r0, #12
 8000d00:	d15c      	bne.n	8000dbc <HAL_ADC_ConfigChannel+0x108>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000d02:	2a09      	cmp	r2, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000d04:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8000d08:	eb02 0042 	add.w	r0, r2, r2, lsl #1
 8000d0c:	f04f 0407 	mov.w	r4, #7
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000d10:	d941      	bls.n	8000d96 <HAL_ADC_ConfigChannel+0xe2>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000d12:	699f      	ldr	r7, [r3, #24]
 8000d14:	381e      	subs	r0, #30
 8000d16:	4084      	lsls	r4, r0
 8000d18:	ea27 0404 	bic.w	r4, r7, r4
 8000d1c:	fa0c f000 	lsl.w	r0, ip, r0
 8000d20:	4320      	orrs	r0, r4
 8000d22:	6198      	str	r0, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000d24:	68d8      	ldr	r0, [r3, #12]
 8000d26:	f3c0 0cc1 	ubfx	ip, r0, #3, #2
 8000d2a:	6948      	ldr	r0, [r1, #20]
 8000d2c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8000d30:	fa00 fc0c 	lsl.w	ip, r0, ip
    switch (sConfig->OffsetNumber)
 8000d34:	6908      	ldr	r0, [r1, #16]
 8000d36:	f100 3eff 	add.w	lr, r0, #4294967295
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000d3a:	ea4f 6882 	mov.w	r8, r2, lsl #26
    switch (sConfig->OffsetNumber)
 8000d3e:	f1be 0f03 	cmp.w	lr, #3
 8000d42:	d86b      	bhi.n	8000e1c <HAL_ADC_ConfigChannel+0x168>
 8000d44:	e8df f00e 	tbb	[pc, lr]
 8000d48:	5f544930 	.word	0x5f544930
    else if (sConfig->Rank < 10U)
 8000d4c:	2809      	cmp	r0, #9
 8000d4e:	d80a      	bhi.n	8000d66 <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 8000d50:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000d52:	3c1e      	subs	r4, #30
 8000d54:	271f      	movs	r7, #31
 8000d56:	40a7      	lsls	r7, r4
 8000d58:	ea20 0007 	bic.w	r0, r0, r7
 8000d5c:	fa02 f404 	lsl.w	r4, r2, r4
 8000d60:	4304      	orrs	r4, r0
 8000d62:	635c      	str	r4, [r3, #52]	; 0x34
 8000d64:	e7c9      	b.n	8000cfa <HAL_ADC_ConfigChannel+0x46>
    else if (sConfig->Rank < 15U)
 8000d66:	280e      	cmp	r0, #14
 8000d68:	f04f 001f 	mov.w	r0, #31
 8000d6c:	d809      	bhi.n	8000d82 <HAL_ADC_ConfigChannel+0xce>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000d6e:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8000d70:	3c3c      	subs	r4, #60	; 0x3c
 8000d72:	40a0      	lsls	r0, r4
 8000d74:	ea27 0000 	bic.w	r0, r7, r0
 8000d78:	fa02 f404 	lsl.w	r4, r2, r4
 8000d7c:	4320      	orrs	r0, r4
 8000d7e:	6398      	str	r0, [r3, #56]	; 0x38
 8000d80:	e7bb      	b.n	8000cfa <HAL_ADC_ConfigChannel+0x46>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000d82:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
 8000d84:	3c5a      	subs	r4, #90	; 0x5a
 8000d86:	40a0      	lsls	r0, r4
 8000d88:	ea27 0000 	bic.w	r0, r7, r0
 8000d8c:	fa02 f404 	lsl.w	r4, r2, r4
 8000d90:	4304      	orrs	r4, r0
 8000d92:	63dc      	str	r4, [r3, #60]	; 0x3c
 8000d94:	e7b1      	b.n	8000cfa <HAL_ADC_ConfigChannel+0x46>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000d96:	695f      	ldr	r7, [r3, #20]
 8000d98:	4084      	lsls	r4, r0
 8000d9a:	ea27 0404 	bic.w	r4, r7, r4
 8000d9e:	fa0c f000 	lsl.w	r0, ip, r0
 8000da2:	4304      	orrs	r4, r0
 8000da4:	615c      	str	r4, [r3, #20]
 8000da6:	e7bd      	b.n	8000d24 <HAL_ADC_ConfigChannel+0x70>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000da8:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8000daa:	4c71      	ldr	r4, [pc, #452]	; (8000f70 <HAL_ADC_ConfigChannel+0x2bc>)
 8000dac:	4004      	ands	r4, r0
 8000dae:	ea44 0008 	orr.w	r0, r4, r8
 8000db2:	ea40 000c 	orr.w	r0, r0, ip
 8000db6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8000dba:	6618      	str	r0, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000dbc:	6898      	ldr	r0, [r3, #8]
 8000dbe:	f000 0003 	and.w	r0, r0, #3
 8000dc2:	2801      	cmp	r0, #1
 8000dc4:	d14e      	bne.n	8000e64 <HAL_ADC_ConfigChannel+0x1b0>
 8000dc6:	6818      	ldr	r0, [r3, #0]
 8000dc8:	07c4      	lsls	r4, r0, #31
 8000dca:	d54b      	bpl.n	8000e64 <HAL_ADC_ConfigChannel+0x1b0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dcc:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8000dd4:	b002      	add	sp, #8
 8000dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000dda:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8000ddc:	4f64      	ldr	r7, [pc, #400]	; (8000f70 <HAL_ADC_ConfigChannel+0x2bc>)
 8000dde:	4007      	ands	r7, r0
 8000de0:	ea47 0008 	orr.w	r0, r7, r8
 8000de4:	ea40 000c 	orr.w	r0, r0, ip
 8000de8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8000dec:	6658      	str	r0, [r3, #100]	; 0x64
      break;
 8000dee:	e7e5      	b.n	8000dbc <HAL_ADC_ConfigChannel+0x108>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8000df0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8000df2:	4c5f      	ldr	r4, [pc, #380]	; (8000f70 <HAL_ADC_ConfigChannel+0x2bc>)
 8000df4:	4004      	ands	r4, r0
 8000df6:	ea44 0008 	orr.w	r0, r4, r8
 8000dfa:	ea40 000c 	orr.w	r0, r0, ip
 8000dfe:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8000e02:	6698      	str	r0, [r3, #104]	; 0x68
      break;
 8000e04:	e7da      	b.n	8000dbc <HAL_ADC_ConfigChannel+0x108>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000e06:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 8000e08:	4859      	ldr	r0, [pc, #356]	; (8000f70 <HAL_ADC_ConfigChannel+0x2bc>)
 8000e0a:	4020      	ands	r0, r4
 8000e0c:	ea40 0008 	orr.w	r0, r0, r8
 8000e10:	ea40 000c 	orr.w	r0, r0, ip
 8000e14:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000e18:	66d8      	str	r0, [r3, #108]	; 0x6c
 8000e1a:	e7cf      	b.n	8000dbc <HAL_ADC_ConfigChannel+0x108>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000e1c:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8000e1e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8000e22:	4580      	cmp	r8, r0
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000e24:	bf02      	ittt	eq
 8000e26:	6e18      	ldreq	r0, [r3, #96]	; 0x60
 8000e28:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 8000e2c:	6618      	streq	r0, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000e2e:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8000e30:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8000e34:	4580      	cmp	r8, r0
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8000e36:	bf02      	ittt	eq
 8000e38:	6e58      	ldreq	r0, [r3, #100]	; 0x64
 8000e3a:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 8000e3e:	6658      	streq	r0, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000e40:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8000e42:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8000e46:	4580      	cmp	r8, r0
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8000e48:	bf02      	ittt	eq
 8000e4a:	6e98      	ldreq	r0, [r3, #104]	; 0x68
 8000e4c:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	6698      	streq	r0, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000e52:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8000e54:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8000e58:	4580      	cmp	r8, r0
 8000e5a:	d1af      	bne.n	8000dbc <HAL_ADC_ConfigChannel+0x108>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000e5c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8000e5e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8000e62:	e7d9      	b.n	8000e18 <HAL_ADC_ConfigChannel+0x164>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000e64:	2001      	movs	r0, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000e66:	2e01      	cmp	r6, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000e68:	fa00 f002 	lsl.w	r0, r0, r2
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000e6c:	d02c      	beq.n	8000ec8 <HAL_ADC_ConfigChannel+0x214>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000e6e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8000e72:	ea21 0000 	bic.w	r0, r1, r0
 8000e76:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000e7a:	2a10      	cmp	r2, #16
 8000e7c:	d147      	bne.n	8000f0e <HAL_ADC_ConfigChannel+0x25a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000e7e:	493d      	ldr	r1, [pc, #244]	; (8000f74 <HAL_ADC_ConfigChannel+0x2c0>)
 8000e80:	6889      	ldr	r1, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000e82:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000e86:	d1a1      	bne.n	8000dcc <HAL_ADC_ConfigChannel+0x118>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000e88:	6899      	ldr	r1, [r3, #8]
 8000e8a:	f001 0103 	and.w	r1, r1, #3
 8000e8e:	2901      	cmp	r1, #1
 8000e90:	d102      	bne.n	8000e98 <HAL_ADC_ConfigChannel+0x1e4>
 8000e92:	6818      	ldr	r0, [r3, #0]
 8000e94:	07c0      	lsls	r0, r0, #31
 8000e96:	d45d      	bmi.n	8000f54 <HAL_ADC_ConfigChannel+0x2a0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000e98:	2a10      	cmp	r2, #16
 8000e9a:	d147      	bne.n	8000f2c <HAL_ADC_ConfigChannel+0x278>
 8000e9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ea0:	d194      	bne.n	8000dcc <HAL_ADC_ConfigChannel+0x118>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8000ea2:	4a34      	ldr	r2, [pc, #208]	; (8000f74 <HAL_ADC_ConfigChannel+0x2c0>)
 8000ea4:	6893      	ldr	r3, [r2, #8]
 8000ea6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000eaa:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000eac:	4b32      	ldr	r3, [pc, #200]	; (8000f78 <HAL_ADC_ConfigChannel+0x2c4>)
 8000eae:	4a33      	ldr	r2, [pc, #204]	; (8000f7c <HAL_ADC_ConfigChannel+0x2c8>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8000eb6:	220a      	movs	r2, #10
 8000eb8:	4353      	muls	r3, r2
            wait_loop_index--;
 8000eba:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000ebc:	9b01      	ldr	r3, [sp, #4]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d084      	beq.n	8000dcc <HAL_ADC_ConfigChannel+0x118>
            wait_loop_index--;
 8000ec2:	9b01      	ldr	r3, [sp, #4]
 8000ec4:	3b01      	subs	r3, #1
 8000ec6:	e7f8      	b.n	8000eba <HAL_ADC_ConfigChannel+0x206>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000ec8:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ecc:	2a09      	cmp	r2, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000ece:	ea40 0004 	orr.w	r0, r0, r4
 8000ed2:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000ed6:	688c      	ldr	r4, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ed8:	d90c      	bls.n	8000ef4 <HAL_ADC_ConfigChannel+0x240>
        MODIFY_REG(hadc->Instance->SMPR2,
 8000eda:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8000ede:	6998      	ldr	r0, [r3, #24]
 8000ee0:	391b      	subs	r1, #27
 8000ee2:	2607      	movs	r6, #7
 8000ee4:	408e      	lsls	r6, r1
 8000ee6:	ea20 0006 	bic.w	r0, r0, r6
 8000eea:	fa04 f101 	lsl.w	r1, r4, r1
 8000eee:	4301      	orrs	r1, r0
 8000ef0:	6199      	str	r1, [r3, #24]
 8000ef2:	e7c2      	b.n	8000e7a <HAL_ADC_ConfigChannel+0x1c6>
        MODIFY_REG(hadc->Instance->SMPR1,
 8000ef4:	3201      	adds	r2, #1
 8000ef6:	6958      	ldr	r0, [r3, #20]
 8000ef8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000efc:	2107      	movs	r1, #7
 8000efe:	4091      	lsls	r1, r2
 8000f00:	ea20 0001 	bic.w	r0, r0, r1
 8000f04:	fa04 f102 	lsl.w	r1, r4, r2
 8000f08:	4301      	orrs	r1, r0
 8000f0a:	6159      	str	r1, [r3, #20]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000f0c:	e75e      	b.n	8000dcc <HAL_ADC_ConfigChannel+0x118>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000f0e:	2a11      	cmp	r2, #17
 8000f10:	d104      	bne.n	8000f1c <HAL_ADC_ConfigChannel+0x268>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000f12:	4918      	ldr	r1, [pc, #96]	; (8000f74 <HAL_ADC_ConfigChannel+0x2c0>)
 8000f14:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8000f16:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 8000f1a:	e7b4      	b.n	8000e86 <HAL_ADC_ConfigChannel+0x1d2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000f1c:	2a12      	cmp	r2, #18
 8000f1e:	f47f af55 	bne.w	8000dcc <HAL_ADC_ConfigChannel+0x118>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8000f22:	4914      	ldr	r1, [pc, #80]	; (8000f74 <HAL_ADC_ConfigChannel+0x2c0>)
 8000f24:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000f26:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8000f2a:	e7ac      	b.n	8000e86 <HAL_ADC_ConfigChannel+0x1d2>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8000f2c:	2a11      	cmp	r2, #17
 8000f2e:	d109      	bne.n	8000f44 <HAL_ADC_ConfigChannel+0x290>
 8000f30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f34:	f47f af4a 	bne.w	8000dcc <HAL_ADC_ConfigChannel+0x118>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000f38:	4a0e      	ldr	r2, [pc, #56]	; (8000f74 <HAL_ADC_ConfigChannel+0x2c0>)
 8000f3a:	6893      	ldr	r3, [r2, #8]
 8000f3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8000f40:	6093      	str	r3, [r2, #8]
 8000f42:	e743      	b.n	8000dcc <HAL_ADC_ConfigChannel+0x118>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000f44:	2a12      	cmp	r2, #18
 8000f46:	f47f af41 	bne.w	8000dcc <HAL_ADC_ConfigChannel+0x118>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8000f4a:	4a0a      	ldr	r2, [pc, #40]	; (8000f74 <HAL_ADC_ConfigChannel+0x2c0>)
 8000f4c:	6893      	ldr	r3, [r2, #8]
 8000f4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f52:	e7f5      	b.n	8000f40 <HAL_ADC_ConfigChannel+0x28c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f54:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000f56:	f043 0320 	orr.w	r3, r3, #32
 8000f5a:	642b      	str	r3, [r5, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8000f5c:	4608      	mov	r0, r1
 8000f5e:	e736      	b.n	8000dce <HAL_ADC_ConfigChannel+0x11a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f60:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000f62:	f043 0320 	orr.w	r3, r3, #32
 8000f66:	642b      	str	r3, [r5, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8000f68:	4610      	mov	r0, r2
 8000f6a:	e730      	b.n	8000dce <HAL_ADC_ConfigChannel+0x11a>
  __HAL_LOCK(hadc);
 8000f6c:	2002      	movs	r0, #2
 8000f6e:	e731      	b.n	8000dd4 <HAL_ADC_ConfigChannel+0x120>
 8000f70:	83fff000 	.word	0x83fff000
 8000f74:	50000300 	.word	0x50000300
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	000f4240 	.word	0x000f4240

08000f80 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f80:	4907      	ldr	r1, [pc, #28]	; (8000fa0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000f82:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f84:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f88:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f8a:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f8c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f90:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000f9c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000f9e:	4770      	bx	lr
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fa4:	4b16      	ldr	r3, [pc, #88]	; (8001000 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa6:	b530      	push	{r4, r5, lr}
 8000fa8:	68dc      	ldr	r4, [r3, #12]
 8000faa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fae:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb2:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb4:	2d04      	cmp	r5, #4
 8000fb6:	bf28      	it	cs
 8000fb8:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fba:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fbc:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc0:	bf8c      	ite	hi
 8000fc2:	3c03      	subhi	r4, #3
 8000fc4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc6:	fa03 f505 	lsl.w	r5, r3, r5
 8000fca:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fce:	40a3      	lsls	r3, r4
 8000fd0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd4:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8000fd6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fdc:	bfac      	ite	ge
 8000fde:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe2:	4a08      	ldrlt	r2, [pc, #32]	; (8001004 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe8:	bfb8      	it	lt
 8000fea:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	bfaa      	itet	ge
 8000ff2:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff6:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff8:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000ffc:	bd30      	pop	{r4, r5, pc}
 8000ffe:	bf00      	nop
 8001000:	e000ed00 	.word	0xe000ed00
 8001004:	e000ed14 	.word	0xe000ed14

08001008 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001008:	2800      	cmp	r0, #0
 800100a:	db08      	blt.n	800101e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800100c:	0942      	lsrs	r2, r0, #5
 800100e:	2301      	movs	r3, #1
 8001010:	f000 001f 	and.w	r0, r0, #31
 8001014:	fa03 f000 	lsl.w	r0, r3, r0
 8001018:	4b01      	ldr	r3, [pc, #4]	; (8001020 <HAL_NVIC_EnableIRQ+0x18>)
 800101a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800101e:	4770      	bx	lr
 8001020:	e000e100 	.word	0xe000e100

08001024 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001024:	3801      	subs	r0, #1
 8001026:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800102a:	d20b      	bcs.n	8001044 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800102c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001030:	4a05      	ldr	r2, [pc, #20]	; (8001048 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001032:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001034:	21f0      	movs	r1, #240	; 0xf0
 8001036:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800103a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800103c:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800103e:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001040:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001042:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001044:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800104c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800104e:	b320      	cbz	r0, 800109a <HAL_DMA_Init+0x4e>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001050:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8001054:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001056:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8001058:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800105a:	4323      	orrs	r3, r4
 800105c:	6904      	ldr	r4, [r0, #16]
  tmp = hdma->Instance->CCR;
 800105e:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001060:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001062:	6944      	ldr	r4, [r0, #20]
 8001064:	4323      	orrs	r3, r4
 8001066:	6984      	ldr	r4, [r0, #24]
 8001068:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800106a:	69c4      	ldr	r4, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800106c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001070:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8001074:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001076:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001078:	600b      	str	r3, [r1, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800107a:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <HAL_DMA_Init+0x54>)
 800107c:	2214      	movs	r2, #20
 800107e:	440b      	add	r3, r1
 8001080:	fbb3 f3f2 	udiv	r3, r3, r2
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <HAL_DMA_Init+0x58>)
 800108a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 800108c:	f44f 7280 	mov.w	r2, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001090:	2300      	movs	r3, #0
 8001092:	6383      	str	r3, [r0, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8001094:	8402      	strh	r2, [r0, #32]
  return HAL_OK;
 8001096:	4618      	mov	r0, r3
}
 8001098:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800109a:	2001      	movs	r0, #1
 800109c:	e7fc      	b.n	8001098 <HAL_DMA_Init+0x4c>
 800109e:	bf00      	nop
 80010a0:	bffdfff8 	.word	0xbffdfff8
 80010a4:	40020000 	.word	0x40020000

080010a8 <HAL_DMA_Start_IT>:
{
 80010a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80010aa:	f890 4020 	ldrb.w	r4, [r0, #32]
 80010ae:	2c01      	cmp	r4, #1
 80010b0:	d034      	beq.n	800111c <HAL_DMA_Start_IT+0x74>
  if(HAL_DMA_STATE_READY == hdma->State)
 80010b2:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80010b6:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80010b8:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80010ba:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80010be:	f04f 0600 	mov.w	r6, #0
 80010c2:	f04f 0402 	mov.w	r4, #2
 80010c6:	d127      	bne.n	8001118 <HAL_DMA_Start_IT+0x70>
    hdma->State = HAL_DMA_STATE_BUSY;
 80010c8:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80010cc:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010ce:	6386      	str	r6, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80010d0:	6826      	ldr	r6, [r4, #0]
 80010d2:	f026 0601 	bic.w	r6, r6, #1
 80010d6:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80010d8:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 80010dc:	40bd      	lsls	r5, r7
 80010de:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80010e0:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010e2:	6843      	ldr	r3, [r0, #4]
 80010e4:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80010e6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 80010e8:	bf0b      	itete	eq
 80010ea:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80010ec:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80010ee:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 80010f0:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80010f2:	b14b      	cbz	r3, 8001108 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80010f4:	6823      	ldr	r3, [r4, #0]
 80010f6:	f043 030e 	orr.w	r3, r3, #14
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80010fa:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	f043 0301 	orr.w	r3, r3, #1
 8001102:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001104:	2000      	movs	r0, #0
}
 8001106:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001108:	6823      	ldr	r3, [r4, #0]
 800110a:	f043 030a 	orr.w	r3, r3, #10
 800110e:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001110:	6823      	ldr	r3, [r4, #0]
 8001112:	f023 0304 	bic.w	r3, r3, #4
 8001116:	e7f0      	b.n	80010fa <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma);
 8001118:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800111c:	2002      	movs	r0, #2
 800111e:	e7f2      	b.n	8001106 <HAL_DMA_Start_IT+0x5e>

08001120 <HAL_DMA_Abort>:
  if(NULL == hdma)
 8001120:	b140      	cbz	r0, 8001134 <HAL_DMA_Abort+0x14>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001122:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001126:	2b02      	cmp	r3, #2
 8001128:	d006      	beq.n	8001138 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800112a:	2304      	movs	r3, #4
 800112c:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 800112e:	2300      	movs	r3, #0
 8001130:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8001134:	2001      	movs	r0, #1
}
 8001136:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001138:	6803      	ldr	r3, [r0, #0]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	f022 020e 	bic.w	r2, r2, #14
 8001140:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	f022 0201 	bic.w	r2, r2, #1
 8001148:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800114a:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
 800114e:	2301      	movs	r3, #1
 8001150:	408b      	lsls	r3, r1
 8001152:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdma);
 8001154:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001158:	8403      	strh	r3, [r0, #32]
  return HAL_OK;
 800115a:	2000      	movs	r0, #0
 800115c:	4770      	bx	lr

0800115e <HAL_DMA_Abort_IT>:
{
 800115e:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001160:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8001164:	2a02      	cmp	r2, #2
 8001166:	d003      	beq.n	8001170 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001168:	2204      	movs	r2, #4
 800116a:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800116c:	2001      	movs	r0, #1
}
 800116e:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001170:	6802      	ldr	r2, [r0, #0]
    if(hdma->XferAbortCallback != NULL)
 8001172:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001174:	6811      	ldr	r1, [r2, #0]
 8001176:	f021 010e 	bic.w	r1, r1, #14
 800117a:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800117c:	6811      	ldr	r1, [r2, #0]
 800117e:	f021 0101 	bic.w	r1, r1, #1
 8001182:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001184:	e9d0 140f 	ldrd	r1, r4, [r0, #60]	; 0x3c
 8001188:	2201      	movs	r2, #1
 800118a:	40a2      	lsls	r2, r4
 800118c:	604a      	str	r2, [r1, #4]
    __HAL_UNLOCK(hdma);
 800118e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001192:	8402      	strh	r2, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001194:	b113      	cbz	r3, 800119c <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 8001196:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001198:	2000      	movs	r0, #0
 800119a:	e7e8      	b.n	800116e <HAL_DMA_Abort_IT+0x10>
 800119c:	4618      	mov	r0, r3
 800119e:	e7e6      	b.n	800116e <HAL_DMA_Abort_IT+0x10>

080011a0 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011a0:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80011a2:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80011a4:	6803      	ldr	r3, [r0, #0]
{
 80011a6:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80011a8:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80011aa:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80011ac:	2404      	movs	r4, #4
 80011ae:	4094      	lsls	r4, r2
 80011b0:	4234      	tst	r4, r6
 80011b2:	d00e      	beq.n	80011d2 <HAL_DMA_IRQHandler+0x32>
 80011b4:	f015 0f04 	tst.w	r5, #4
 80011b8:	d00b      	beq.n	80011d2 <HAL_DMA_IRQHandler+0x32>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	0692      	lsls	r2, r2, #26
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80011be:	bf5e      	ittt	pl
 80011c0:	681a      	ldrpl	r2, [r3, #0]
 80011c2:	f022 0204 	bicpl.w	r2, r2, #4
 80011c6:	601a      	strpl	r2, [r3, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80011c8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80011ca:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 80011cc:	b363      	cbz	r3, 8001228 <HAL_DMA_IRQHandler+0x88>
}
 80011ce:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80011d0:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80011d2:	2402      	movs	r4, #2
 80011d4:	4094      	lsls	r4, r2
 80011d6:	4234      	tst	r4, r6
 80011d8:	d012      	beq.n	8001200 <HAL_DMA_IRQHandler+0x60>
 80011da:	f015 0f02 	tst.w	r5, #2
 80011de:	d00f      	beq.n	8001200 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	0695      	lsls	r5, r2, #26
 80011e4:	d406      	bmi.n	80011f4 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	f022 020a 	bic.w	r2, r2, #10
 80011ec:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80011ee:	2301      	movs	r3, #1
 80011f0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80011f4:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80011f6:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 80011f8:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80011fc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80011fe:	e7e5      	b.n	80011cc <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001200:	2408      	movs	r4, #8
 8001202:	4094      	lsls	r4, r2
 8001204:	4234      	tst	r4, r6
 8001206:	d00f      	beq.n	8001228 <HAL_DMA_IRQHandler+0x88>
 8001208:	072c      	lsls	r4, r5, #28
 800120a:	d50d      	bpl.n	8001228 <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800120c:	681c      	ldr	r4, [r3, #0]
 800120e:	f024 040e 	bic.w	r4, r4, #14
 8001212:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001214:	2301      	movs	r3, #1
 8001216:	fa03 f202 	lsl.w	r2, r3, r2
 800121a:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800121c:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 800121e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001222:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001224:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001226:	e7d1      	b.n	80011cc <HAL_DMA_IRQHandler+0x2c>
}
 8001228:	bc70      	pop	{r4, r5, r6}
 800122a:	4770      	bx	lr

0800122c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800122c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001230:	f8df 9170 	ldr.w	r9, [pc, #368]	; 80013a4 <HAL_GPIO_Init+0x178>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001234:	4c59      	ldr	r4, [pc, #356]	; (800139c <HAL_GPIO_Init+0x170>)
  uint32_t position = 0x00u;
 8001236:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001238:	680a      	ldr	r2, [r1, #0]
 800123a:	fa32 f503 	lsrs.w	r5, r2, r3
 800123e:	d102      	bne.n	8001246 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8001240:	b003      	add	sp, #12
 8001242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001246:	2501      	movs	r5, #1
 8001248:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 800124c:	ea18 0202 	ands.w	r2, r8, r2
 8001250:	f000 809c 	beq.w	800138c <HAL_GPIO_Init+0x160>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001254:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001256:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001258:	f006 0503 	and.w	r5, r6, #3
 800125c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001260:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001264:	1e6f      	subs	r7, r5, #1
 8001266:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001268:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800126c:	d834      	bhi.n	80012d8 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 800126e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001270:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001274:	68cf      	ldr	r7, [r1, #12]
 8001276:	fa07 f70e 	lsl.w	r7, r7, lr
 800127a:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800127e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001280:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001282:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001286:	f3c6 1700 	ubfx	r7, r6, #4, #1
 800128a:	409f      	lsls	r7, r3
 800128c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8001290:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001292:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001294:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001298:	688f      	ldr	r7, [r1, #8]
 800129a:	fa07 f70e 	lsl.w	r7, r7, lr
 800129e:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012a2:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 80012a4:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012a6:	d119      	bne.n	80012dc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 80012a8:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80012ac:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012b0:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80012b4:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012b8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80012bc:	f04f 0b0f 	mov.w	fp, #15
 80012c0:	fa0b fb0a 	lsl.w	fp, fp, sl
 80012c4:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012c8:	690f      	ldr	r7, [r1, #16]
 80012ca:	fa07 f70a 	lsl.w	r7, r7, sl
 80012ce:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 80012d2:	f8c8 7020 	str.w	r7, [r8, #32]
 80012d6:	e001      	b.n	80012dc <HAL_GPIO_Init+0xb0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012d8:	2d03      	cmp	r5, #3
 80012da:	d1da      	bne.n	8001292 <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 80012dc:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012de:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80012e2:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012e6:	432f      	orrs	r7, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012e8:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 80012ec:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012ee:	d04d      	beq.n	800138c <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f0:	f8d9 5018 	ldr.w	r5, [r9, #24]
 80012f4:	f045 0501 	orr.w	r5, r5, #1
 80012f8:	f8c9 5018 	str.w	r5, [r9, #24]
 80012fc:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8001300:	f023 0703 	bic.w	r7, r3, #3
 8001304:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001308:	f005 0501 	and.w	r5, r5, #1
 800130c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001310:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001312:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001316:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001318:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800131a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800131e:	f04f 0e0f 	mov.w	lr, #15
 8001322:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001326:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800132a:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800132e:	d02f      	beq.n	8001390 <HAL_GPIO_Init+0x164>
 8001330:	4d1b      	ldr	r5, [pc, #108]	; (80013a0 <HAL_GPIO_Init+0x174>)
 8001332:	42a8      	cmp	r0, r5
 8001334:	d02e      	beq.n	8001394 <HAL_GPIO_Init+0x168>
 8001336:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800133a:	42a8      	cmp	r0, r5
 800133c:	d02c      	beq.n	8001398 <HAL_GPIO_Init+0x16c>
 800133e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001342:	42a8      	cmp	r0, r5
 8001344:	bf0c      	ite	eq
 8001346:	2503      	moveq	r5, #3
 8001348:	2505      	movne	r5, #5
 800134a:	fa05 f50c 	lsl.w	r5, r5, ip
 800134e:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001352:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR;
 8001354:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8001356:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001358:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 800135c:	bf0c      	ite	eq
 800135e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001360:	4315      	orrne	r5, r2
        EXTI->RTSR = temp;
 8001362:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR;
 8001364:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001366:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 800136a:	bf0c      	ite	eq
 800136c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800136e:	4315      	orrne	r5, r2
        EXTI->FTSR = temp;
 8001370:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR;
 8001372:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001374:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 8001378:	bf0c      	ite	eq
 800137a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800137c:	4315      	orrne	r5, r2
        EXTI->EMR = temp;
 800137e:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR;
 8001380:	6825      	ldr	r5, [r4, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001382:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8001384:	bf54      	ite	pl
 8001386:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8001388:	4315      	orrmi	r5, r2
        EXTI->IMR = temp;
 800138a:	6025      	str	r5, [r4, #0]
    position++;
 800138c:	3301      	adds	r3, #1
 800138e:	e753      	b.n	8001238 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001390:	2500      	movs	r5, #0
 8001392:	e7da      	b.n	800134a <HAL_GPIO_Init+0x11e>
 8001394:	2501      	movs	r5, #1
 8001396:	e7d8      	b.n	800134a <HAL_GPIO_Init+0x11e>
 8001398:	2502      	movs	r5, #2
 800139a:	e7d6      	b.n	800134a <HAL_GPIO_Init+0x11e>
 800139c:	40010400 	.word	0x40010400
 80013a0:	48000400 	.word	0x48000400
 80013a4:	40021000 	.word	0x40021000

080013a8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013a8:	b10a      	cbz	r2, 80013ae <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013aa:	6181      	str	r1, [r0, #24]
 80013ac:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013ae:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80013b0:	4770      	bx	lr
	...

080013b4 <HAL_OPAMP_Init>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)

{
 80013b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80013b8:	4604      	mov	r4, r0
 80013ba:	2800      	cmp	r0, #0
 80013bc:	d061      	beq.n	8001482 <HAL_OPAMP_Init+0xce>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80013be:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 80013c2:	2b05      	cmp	r3, #5
 80013c4:	d05d      	beq.n	8001482 <HAL_OPAMP_Init+0xce>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80013c6:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d059      	beq.n	8001482 <HAL_OPAMP_Init+0xce>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ce:	4b2f      	ldr	r3, [pc, #188]	; (800148c <HAL_OPAMP_Init+0xd8>)
 80013d0:	699a      	ldr	r2, [r3, #24]
 80013d2:	f042 0201 	orr.w	r2, r2, #1
 80013d6:	619a      	str	r2, [r3, #24]
 80013d8:	699b      	ldr	r3, [r3, #24]
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80013e2:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 80013e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013ea:	b90b      	cbnz	r3, 80013f0 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80013ec:	f880 2031 	strb.w	r2, [r0, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80013f0:	4620      	mov	r0, r4
 80013f2:	f7ff f941 	bl	8000678 <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80013f6:	6863      	ldr	r3, [r4, #4]
 80013f8:	6821      	ldr	r1, [r4, #0]
 80013fa:	4d25      	ldr	r5, [pc, #148]	; (8001490 <HAL_OPAMP_Init+0xdc>)
 80013fc:	f023 0220 	bic.w	r2, r3, #32
 8001400:	2a40      	cmp	r2, #64	; 0x40
 8001402:	e9d4 9806 	ldrd	r9, r8, [r4, #24]
 8001406:	e9d4 2a03 	ldrd	r2, sl, [r4, #12]
 800140a:	e9d4 ec08 	ldrd	lr, ip, [r4, #32]
 800140e:	e9d4 760a 	ldrd	r7, r6, [r4, #40]	; 0x28
 8001412:	d11d      	bne.n	8001450 <HAL_OPAMP_Init+0x9c>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8001414:	4313      	orrs	r3, r2
 8001416:	ea43 030a 	orr.w	r3, r3, sl
 800141a:	ea43 0309 	orr.w	r3, r3, r9
 800141e:	ea43 0308 	orr.w	r3, r3, r8
 8001422:	ea43 030e 	orr.w	r3, r3, lr
 8001426:	6808      	ldr	r0, [r1, #0]
 8001428:	ea43 030c 	orr.w	r3, r3, ip
 800142c:	ea43 43c7 	orr.w	r3, r3, r7, lsl #19
 8001430:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8001434:	4005      	ands	r5, r0
 8001436:	432b      	orrs	r3, r5
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8001438:	600b      	str	r3, [r1, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800143a:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 800143e:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8001442:	bb03      	cbnz	r3, 8001486 <HAL_OPAMP_Init+0xd2>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8001444:	2301      	movs	r3, #1
 8001446:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 800144a:	b003      	add	sp, #12
 800144c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8001450:	68a0      	ldr	r0, [r4, #8]
 8001452:	f8d1 b000 	ldr.w	fp, [r1]
 8001456:	4303      	orrs	r3, r0
 8001458:	431a      	orrs	r2, r3
 800145a:	6963      	ldr	r3, [r4, #20]
 800145c:	ea42 020a 	orr.w	r2, r2, sl
 8001460:	431a      	orrs	r2, r3
 8001462:	ea42 0209 	orr.w	r2, r2, r9
 8001466:	ea42 0208 	orr.w	r2, r2, r8
 800146a:	ea42 030e 	orr.w	r3, r2, lr
 800146e:	ea43 030c 	orr.w	r3, r3, ip
 8001472:	ea43 43c7 	orr.w	r3, r3, r7, lsl #19
 8001476:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 800147a:	ea0b 0005 	and.w	r0, fp, r5
 800147e:	4303      	orrs	r3, r0
 8001480:	e7da      	b.n	8001438 <HAL_OPAMP_Init+0x84>
    return HAL_ERROR;
 8001482:	2001      	movs	r0, #1
 8001484:	e7e1      	b.n	800144a <HAL_OPAMP_Init+0x96>
    return status;
 8001486:	2000      	movs	r0, #0
 8001488:	e7df      	b.n	800144a <HAL_OPAMP_Init+0x96>
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000
 8001490:	e0003811 	.word	0xe0003811

08001494 <HAL_OPAMP_Start>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8001494:	b188      	cbz	r0, 80014ba <HAL_OPAMP_Start+0x26>
  {
    status = HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8001496:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 800149a:	2b05      	cmp	r3, #5
 800149c:	d00d      	beq.n	80014ba <HAL_OPAMP_Start+0x26>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800149e:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d109      	bne.n	80014ba <HAL_OPAMP_Start+0x26>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80014a6:	6802      	ldr	r2, [r0, #0]
 80014a8:	6813      	ldr	r3, [r2, #0]
 80014aa:	f043 0301 	orr.w	r3, r3, #1
 80014ae:	6013      	str	r3, [r2, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 80014b0:	2304      	movs	r3, #4
 80014b2:	f880 3032 	strb.w	r3, [r0, #50]	; 0x32
  HAL_StatusTypeDef status = HAL_OK;
 80014b6:	2000      	movs	r0, #0
 80014b8:	4770      	bx	lr
    status = HAL_ERROR;
 80014ba:	2001      	movs	r0, #1
    {
      status = HAL_ERROR;
    }
  }
  return status;
}
 80014bc:	4770      	bx	lr
	...

080014c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014c4:	4605      	mov	r5, r0
 80014c6:	2800      	cmp	r0, #0
 80014c8:	d035      	beq.n	8001536 <HAL_RCC_OscConfig+0x76>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ca:	6803      	ldr	r3, [r0, #0]
 80014cc:	07da      	lsls	r2, r3, #31
 80014ce:	d411      	bmi.n	80014f4 <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014d0:	682b      	ldr	r3, [r5, #0]
 80014d2:	079b      	lsls	r3, r3, #30
 80014d4:	f100 8088 	bmi.w	80015e8 <HAL_RCC_OscConfig+0x128>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d8:	682b      	ldr	r3, [r5, #0]
 80014da:	071c      	lsls	r4, r3, #28
 80014dc:	f100 80f8 	bmi.w	80016d0 <HAL_RCC_OscConfig+0x210>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e0:	682b      	ldr	r3, [r5, #0]
 80014e2:	0758      	lsls	r0, r3, #29
 80014e4:	f100 8146 	bmi.w	8001774 <HAL_RCC_OscConfig+0x2b4>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014e8:	69e8      	ldr	r0, [r5, #28]
 80014ea:	2800      	cmp	r0, #0
 80014ec:	f040 81d4 	bne.w	8001898 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }
  }

  return HAL_OK;
 80014f0:	2000      	movs	r0, #0
 80014f2:	e04b      	b.n	800158c <HAL_RCC_OscConfig+0xcc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80014f4:	4c9d      	ldr	r4, [pc, #628]	; (800176c <HAL_RCC_OscConfig+0x2ac>)
 80014f6:	6863      	ldr	r3, [r4, #4]
 80014f8:	f003 030c 	and.w	r3, r3, #12
 80014fc:	2b04      	cmp	r3, #4
 80014fe:	d007      	beq.n	8001510 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001500:	6863      	ldr	r3, [r4, #4]
 8001502:	f003 030c 	and.w	r3, r3, #12
 8001506:	2b08      	cmp	r3, #8
 8001508:	d117      	bne.n	800153a <HAL_RCC_OscConfig+0x7a>
 800150a:	6863      	ldr	r3, [r4, #4]
 800150c:	03df      	lsls	r7, r3, #15
 800150e:	d514      	bpl.n	800153a <HAL_RCC_OscConfig+0x7a>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001510:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001514:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001518:	6821      	ldr	r1, [r4, #0]
 800151a:	fa93 f3a3 	rbit	r3, r3
 800151e:	fab3 f383 	clz	r3, r3
 8001522:	f003 031f 	and.w	r3, r3, #31
 8001526:	2201      	movs	r2, #1
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	420b      	tst	r3, r1
 800152e:	d0cf      	beq.n	80014d0 <HAL_RCC_OscConfig+0x10>
 8001530:	686b      	ldr	r3, [r5, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1cc      	bne.n	80014d0 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8001536:	2001      	movs	r0, #1
 8001538:	e028      	b.n	800158c <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800153a:	686a      	ldr	r2, [r5, #4]
 800153c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001540:	d127      	bne.n	8001592 <HAL_RCC_OscConfig+0xd2>
 8001542:	6823      	ldr	r3, [r4, #0]
 8001544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001548:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800154a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800154c:	68a9      	ldr	r1, [r5, #8]
 800154e:	f023 030f 	bic.w	r3, r3, #15
 8001552:	430b      	orrs	r3, r1
 8001554:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001556:	b362      	cbz	r2, 80015b2 <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 8001558:	f7ff f9c0 	bl	80008dc <HAL_GetTick>
 800155c:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 8001560:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001562:	f04f 0801 	mov.w	r8, #1
 8001566:	fa97 f3a7 	rbit	r3, r7
 800156a:	6822      	ldr	r2, [r4, #0]
 800156c:	fa97 f3a7 	rbit	r3, r7
 8001570:	fab3 f383 	clz	r3, r3
 8001574:	f003 031f 	and.w	r3, r3, #31
 8001578:	fa08 f303 	lsl.w	r3, r8, r3
 800157c:	4213      	tst	r3, r2
 800157e:	d1a7      	bne.n	80014d0 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001580:	f7ff f9ac 	bl	80008dc <HAL_GetTick>
 8001584:	1b83      	subs	r3, r0, r6
 8001586:	2b64      	cmp	r3, #100	; 0x64
 8001588:	d9ed      	bls.n	8001566 <HAL_RCC_OscConfig+0xa6>
            return HAL_TIMEOUT;
 800158a:	2003      	movs	r0, #3
}
 800158c:	b003      	add	sp, #12
 800158e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001592:	6823      	ldr	r3, [r4, #0]
 8001594:	b932      	cbnz	r2, 80015a4 <HAL_RCC_OscConfig+0xe4>
 8001596:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800159a:	6023      	str	r3, [r4, #0]
 800159c:	6823      	ldr	r3, [r4, #0]
 800159e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015a2:	e7d1      	b.n	8001548 <HAL_RCC_OscConfig+0x88>
 80015a4:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80015a8:	d1f5      	bne.n	8001596 <HAL_RCC_OscConfig+0xd6>
 80015aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015ae:	6023      	str	r3, [r4, #0]
 80015b0:	e7c7      	b.n	8001542 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80015b2:	f7ff f993 	bl	80008dc <HAL_GetTick>
 80015b6:	f44f 3700 	mov.w	r7, #131072	; 0x20000
 80015ba:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015bc:	f04f 0801 	mov.w	r8, #1
 80015c0:	fa97 f3a7 	rbit	r3, r7
 80015c4:	6822      	ldr	r2, [r4, #0]
 80015c6:	fa97 f3a7 	rbit	r3, r7
 80015ca:	fab3 f383 	clz	r3, r3
 80015ce:	f003 031f 	and.w	r3, r3, #31
 80015d2:	fa08 f303 	lsl.w	r3, r8, r3
 80015d6:	4213      	tst	r3, r2
 80015d8:	f43f af7a 	beq.w	80014d0 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015dc:	f7ff f97e 	bl	80008dc <HAL_GetTick>
 80015e0:	1b83      	subs	r3, r0, r6
 80015e2:	2b64      	cmp	r3, #100	; 0x64
 80015e4:	d9ec      	bls.n	80015c0 <HAL_RCC_OscConfig+0x100>
 80015e6:	e7d0      	b.n	800158a <HAL_RCC_OscConfig+0xca>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80015e8:	4c60      	ldr	r4, [pc, #384]	; (800176c <HAL_RCC_OscConfig+0x2ac>)
 80015ea:	6863      	ldr	r3, [r4, #4]
 80015ec:	f013 0f0c 	tst.w	r3, #12
 80015f0:	d007      	beq.n	8001602 <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80015f2:	6863      	ldr	r3, [r4, #4]
 80015f4:	f003 030c 	and.w	r3, r3, #12
 80015f8:	2b08      	cmp	r3, #8
 80015fa:	d121      	bne.n	8001640 <HAL_RCC_OscConfig+0x180>
 80015fc:	6863      	ldr	r3, [r4, #4]
 80015fe:	03de      	lsls	r6, r3, #15
 8001600:	d41e      	bmi.n	8001640 <HAL_RCC_OscConfig+0x180>
 8001602:	2302      	movs	r3, #2
 8001604:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001608:	6821      	ldr	r1, [r4, #0]
 800160a:	fa93 f3a3 	rbit	r3, r3
 800160e:	fab3 f383 	clz	r3, r3
 8001612:	f003 031f 	and.w	r3, r3, #31
 8001616:	2201      	movs	r2, #1
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	420b      	tst	r3, r1
 800161e:	d002      	beq.n	8001626 <HAL_RCC_OscConfig+0x166>
 8001620:	692b      	ldr	r3, [r5, #16]
 8001622:	4293      	cmp	r3, r2
 8001624:	d187      	bne.n	8001536 <HAL_RCC_OscConfig+0x76>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001626:	6821      	ldr	r1, [r4, #0]
 8001628:	23f8      	movs	r3, #248	; 0xf8
 800162a:	fa93 f3a3 	rbit	r3, r3
 800162e:	fab3 f283 	clz	r2, r3
 8001632:	696b      	ldr	r3, [r5, #20]
 8001634:	4093      	lsls	r3, r2
 8001636:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 800163a:	4313      	orrs	r3, r2
 800163c:	6023      	str	r3, [r4, #0]
 800163e:	e74b      	b.n	80014d8 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001640:	692a      	ldr	r2, [r5, #16]
 8001642:	2601      	movs	r6, #1
 8001644:	b30a      	cbz	r2, 800168a <HAL_RCC_OscConfig+0x1ca>
 8001646:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 800164a:	fab3 f383 	clz	r3, r3
 800164e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001652:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	f04f 0802 	mov.w	r8, #2
 800165c:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800165e:	f7ff f93d 	bl	80008dc <HAL_GetTick>
 8001662:	4607      	mov	r7, r0
 8001664:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001668:	6822      	ldr	r2, [r4, #0]
 800166a:	fa98 f3a8 	rbit	r3, r8
 800166e:	fab3 f383 	clz	r3, r3
 8001672:	f003 031f 	and.w	r3, r3, #31
 8001676:	fa06 f303 	lsl.w	r3, r6, r3
 800167a:	4213      	tst	r3, r2
 800167c:	d1d3      	bne.n	8001626 <HAL_RCC_OscConfig+0x166>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800167e:	f7ff f92d 	bl	80008dc <HAL_GetTick>
 8001682:	1bc3      	subs	r3, r0, r7
 8001684:	2b02      	cmp	r3, #2
 8001686:	d9ed      	bls.n	8001664 <HAL_RCC_OscConfig+0x1a4>
 8001688:	e77f      	b.n	800158a <HAL_RCC_OscConfig+0xca>
 800168a:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 800168e:	fab3 f383 	clz	r3, r3
 8001692:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001696:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	f04f 0802 	mov.w	r8, #2
 80016a0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016a2:	f7ff f91b 	bl	80008dc <HAL_GetTick>
 80016a6:	4607      	mov	r7, r0
 80016a8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ac:	6822      	ldr	r2, [r4, #0]
 80016ae:	fa98 f3a8 	rbit	r3, r8
 80016b2:	fab3 f383 	clz	r3, r3
 80016b6:	f003 031f 	and.w	r3, r3, #31
 80016ba:	fa06 f303 	lsl.w	r3, r6, r3
 80016be:	4213      	tst	r3, r2
 80016c0:	f43f af0a 	beq.w	80014d8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016c4:	f7ff f90a 	bl	80008dc <HAL_GetTick>
 80016c8:	1bc3      	subs	r3, r0, r7
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d9ec      	bls.n	80016a8 <HAL_RCC_OscConfig+0x1e8>
 80016ce:	e75c      	b.n	800158a <HAL_RCC_OscConfig+0xca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016d0:	69aa      	ldr	r2, [r5, #24]
 80016d2:	4e26      	ldr	r6, [pc, #152]	; (800176c <HAL_RCC_OscConfig+0x2ac>)
 80016d4:	4926      	ldr	r1, [pc, #152]	; (8001770 <HAL_RCC_OscConfig+0x2b0>)
 80016d6:	2401      	movs	r4, #1
 80016d8:	b31a      	cbz	r2, 8001722 <HAL_RCC_OscConfig+0x262>
 80016da:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 80016de:	fab3 f383 	clz	r3, r3
 80016e2:	440b      	add	r3, r1
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	2702      	movs	r7, #2
 80016e8:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 80016ea:	f7ff f8f7 	bl	80008dc <HAL_GetTick>
 80016ee:	4680      	mov	r8, r0
 80016f0:	fa97 f3a7 	rbit	r3, r7
 80016f4:	fa97 f3a7 	rbit	r3, r7
 80016f8:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016fc:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80016fe:	fa97 f3a7 	rbit	r3, r7
 8001702:	fab3 f383 	clz	r3, r3
 8001706:	f003 031f 	and.w	r3, r3, #31
 800170a:	fa04 f303 	lsl.w	r3, r4, r3
 800170e:	4213      	tst	r3, r2
 8001710:	f47f aee6 	bne.w	80014e0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001714:	f7ff f8e2 	bl	80008dc <HAL_GetTick>
 8001718:	eba0 0308 	sub.w	r3, r0, r8
 800171c:	2b02      	cmp	r3, #2
 800171e:	d9e7      	bls.n	80016f0 <HAL_RCC_OscConfig+0x230>
 8001720:	e733      	b.n	800158a <HAL_RCC_OscConfig+0xca>
 8001722:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8001726:	fab3 f383 	clz	r3, r3
 800172a:	440b      	add	r3, r1
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	2702      	movs	r7, #2
 8001730:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001732:	f7ff f8d3 	bl	80008dc <HAL_GetTick>
 8001736:	4680      	mov	r8, r0
 8001738:	fa97 f3a7 	rbit	r3, r7
 800173c:	fa97 f3a7 	rbit	r3, r7
 8001740:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001744:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001746:	fa97 f3a7 	rbit	r3, r7
 800174a:	fab3 f383 	clz	r3, r3
 800174e:	f003 031f 	and.w	r3, r3, #31
 8001752:	fa04 f303 	lsl.w	r3, r4, r3
 8001756:	4213      	tst	r3, r2
 8001758:	f43f aec2 	beq.w	80014e0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800175c:	f7ff f8be 	bl	80008dc <HAL_GetTick>
 8001760:	eba0 0308 	sub.w	r3, r0, r8
 8001764:	2b02      	cmp	r3, #2
 8001766:	d9e7      	bls.n	8001738 <HAL_RCC_OscConfig+0x278>
 8001768:	e70f      	b.n	800158a <HAL_RCC_OscConfig+0xca>
 800176a:	bf00      	nop
 800176c:	40021000 	.word	0x40021000
 8001770:	10908120 	.word	0x10908120
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001774:	4c91      	ldr	r4, [pc, #580]	; (80019bc <HAL_RCC_OscConfig+0x4fc>)
 8001776:	69e3      	ldr	r3, [r4, #28]
 8001778:	00d9      	lsls	r1, r3, #3
 800177a:	d433      	bmi.n	80017e4 <HAL_RCC_OscConfig+0x324>
      __HAL_RCC_PWR_CLK_ENABLE();
 800177c:	69e3      	ldr	r3, [r4, #28]
 800177e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001782:	61e3      	str	r3, [r4, #28]
 8001784:	69e3      	ldr	r3, [r4, #28]
 8001786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178a:	9301      	str	r3, [sp, #4]
 800178c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800178e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001790:	4f8b      	ldr	r7, [pc, #556]	; (80019c0 <HAL_RCC_OscConfig+0x500>)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	05da      	lsls	r2, r3, #23
 8001796:	d527      	bpl.n	80017e8 <HAL_RCC_OscConfig+0x328>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001798:	68eb      	ldr	r3, [r5, #12]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d135      	bne.n	800180a <HAL_RCC_OscConfig+0x34a>
 800179e:	6a23      	ldr	r3, [r4, #32]
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80017a6:	f7ff f899 	bl	80008dc <HAL_GetTick>
 80017aa:	2702      	movs	r7, #2
 80017ac:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ae:	f04f 0901 	mov.w	r9, #1
 80017b2:	fa97 f3a7 	rbit	r3, r7
 80017b6:	fa97 f3a7 	rbit	r3, r7
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d064      	beq.n	8001888 <HAL_RCC_OscConfig+0x3c8>
 80017be:	6a22      	ldr	r2, [r4, #32]
 80017c0:	fa97 f3a7 	rbit	r3, r7
 80017c4:	fab3 f383 	clz	r3, r3
 80017c8:	f003 031f 	and.w	r3, r3, #31
 80017cc:	fa09 f303 	lsl.w	r3, r9, r3
 80017d0:	4213      	tst	r3, r2
 80017d2:	d050      	beq.n	8001876 <HAL_RCC_OscConfig+0x3b6>
    if(pwrclkchanged == SET)
 80017d4:	2e00      	cmp	r6, #0
 80017d6:	f43f ae87 	beq.w	80014e8 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80017da:	69e3      	ldr	r3, [r4, #28]
 80017dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017e0:	61e3      	str	r3, [r4, #28]
 80017e2:	e681      	b.n	80014e8 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80017e4:	2600      	movs	r6, #0
 80017e6:	e7d3      	b.n	8001790 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ee:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80017f0:	f7ff f874 	bl	80008dc <HAL_GetTick>
 80017f4:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	05db      	lsls	r3, r3, #23
 80017fa:	d4cd      	bmi.n	8001798 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017fc:	f7ff f86e 	bl	80008dc <HAL_GetTick>
 8001800:	eba0 0008 	sub.w	r0, r0, r8
 8001804:	2864      	cmp	r0, #100	; 0x64
 8001806:	d9f6      	bls.n	80017f6 <HAL_RCC_OscConfig+0x336>
 8001808:	e6bf      	b.n	800158a <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800180a:	bb33      	cbnz	r3, 800185a <HAL_RCC_OscConfig+0x39a>
 800180c:	6a23      	ldr	r3, [r4, #32]
 800180e:	f023 0301 	bic.w	r3, r3, #1
 8001812:	6223      	str	r3, [r4, #32]
 8001814:	6a23      	ldr	r3, [r4, #32]
 8001816:	f023 0304 	bic.w	r3, r3, #4
 800181a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800181c:	f7ff f85e 	bl	80008dc <HAL_GetTick>
 8001820:	2702      	movs	r7, #2
 8001822:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001824:	f04f 0901 	mov.w	r9, #1
 8001828:	fa97 f3a7 	rbit	r3, r7
 800182c:	fa97 f3a7 	rbit	r3, r7
 8001830:	b373      	cbz	r3, 8001890 <HAL_RCC_OscConfig+0x3d0>
 8001832:	6a22      	ldr	r2, [r4, #32]
 8001834:	fa97 f3a7 	rbit	r3, r7
 8001838:	fab3 f383 	clz	r3, r3
 800183c:	f003 031f 	and.w	r3, r3, #31
 8001840:	fa09 f303 	lsl.w	r3, r9, r3
 8001844:	4213      	tst	r3, r2
 8001846:	d0c5      	beq.n	80017d4 <HAL_RCC_OscConfig+0x314>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001848:	f7ff f848 	bl	80008dc <HAL_GetTick>
 800184c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001850:	eba0 0008 	sub.w	r0, r0, r8
 8001854:	4298      	cmp	r0, r3
 8001856:	d9e7      	bls.n	8001828 <HAL_RCC_OscConfig+0x368>
 8001858:	e697      	b.n	800158a <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800185a:	2b05      	cmp	r3, #5
 800185c:	6a23      	ldr	r3, [r4, #32]
 800185e:	d103      	bne.n	8001868 <HAL_RCC_OscConfig+0x3a8>
 8001860:	f043 0304 	orr.w	r3, r3, #4
 8001864:	6223      	str	r3, [r4, #32]
 8001866:	e79a      	b.n	800179e <HAL_RCC_OscConfig+0x2de>
 8001868:	f023 0301 	bic.w	r3, r3, #1
 800186c:	6223      	str	r3, [r4, #32]
 800186e:	6a23      	ldr	r3, [r4, #32]
 8001870:	f023 0304 	bic.w	r3, r3, #4
 8001874:	e796      	b.n	80017a4 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001876:	f7ff f831 	bl	80008dc <HAL_GetTick>
 800187a:	f241 3388 	movw	r3, #5000	; 0x1388
 800187e:	eba0 0008 	sub.w	r0, r0, r8
 8001882:	4298      	cmp	r0, r3
 8001884:	d995      	bls.n	80017b2 <HAL_RCC_OscConfig+0x2f2>
 8001886:	e680      	b.n	800158a <HAL_RCC_OscConfig+0xca>
 8001888:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800188c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800188e:	e797      	b.n	80017c0 <HAL_RCC_OscConfig+0x300>
 8001890:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001894:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001896:	e7cd      	b.n	8001834 <HAL_RCC_OscConfig+0x374>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001898:	4c48      	ldr	r4, [pc, #288]	; (80019bc <HAL_RCC_OscConfig+0x4fc>)
 800189a:	6863      	ldr	r3, [r4, #4]
 800189c:	f003 030c 	and.w	r3, r3, #12
 80018a0:	2b08      	cmp	r3, #8
 80018a2:	d07a      	beq.n	800199a <HAL_RCC_OscConfig+0x4da>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018a4:	2802      	cmp	r0, #2
 80018a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018aa:	d151      	bne.n	8001950 <HAL_RCC_OscConfig+0x490>
 80018ac:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80018b0:	fab3 f383 	clz	r3, r3
 80018b4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018b8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018c2:	f7ff f80b 	bl	80008dc <HAL_GetTick>
 80018c6:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 80018ca:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018cc:	2601      	movs	r6, #1
 80018ce:	fa98 f3a8 	rbit	r3, r8
 80018d2:	6822      	ldr	r2, [r4, #0]
 80018d4:	fa98 f3a8 	rbit	r3, r8
 80018d8:	fab3 f383 	clz	r3, r3
 80018dc:	f003 031f 	and.w	r3, r3, #31
 80018e0:	fa06 f303 	lsl.w	r3, r6, r3
 80018e4:	4213      	tst	r3, r2
 80018e6:	d12d      	bne.n	8001944 <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018e8:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 80018ec:	6862      	ldr	r2, [r4, #4]
 80018ee:	430b      	orrs	r3, r1
 80018f0:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80018f4:	4313      	orrs	r3, r2
 80018f6:	6063      	str	r3, [r4, #4]
 80018f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018fc:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001900:	fab3 f383 	clz	r3, r3
 8001904:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001908:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800190c:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800190e:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 8001910:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001912:	f7fe ffe3 	bl	80008dc <HAL_GetTick>
 8001916:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 800191a:	4605      	mov	r5, r0
 800191c:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001920:	6822      	ldr	r2, [r4, #0]
 8001922:	fa96 f3a6 	rbit	r3, r6
 8001926:	fab3 f383 	clz	r3, r3
 800192a:	f003 031f 	and.w	r3, r3, #31
 800192e:	fa07 f303 	lsl.w	r3, r7, r3
 8001932:	4213      	tst	r3, r2
 8001934:	f47f addc 	bne.w	80014f0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001938:	f7fe ffd0 	bl	80008dc <HAL_GetTick>
 800193c:	1b40      	subs	r0, r0, r5
 800193e:	2802      	cmp	r0, #2
 8001940:	d9ec      	bls.n	800191c <HAL_RCC_OscConfig+0x45c>
 8001942:	e622      	b.n	800158a <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001944:	f7fe ffca 	bl	80008dc <HAL_GetTick>
 8001948:	1bc3      	subs	r3, r0, r7
 800194a:	2b02      	cmp	r3, #2
 800194c:	d9bf      	bls.n	80018ce <HAL_RCC_OscConfig+0x40e>
 800194e:	e61c      	b.n	800158a <HAL_RCC_OscConfig+0xca>
 8001950:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001954:	fab3 f383 	clz	r3, r3
 8001958:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800195c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001966:	f7fe ffb9 	bl	80008dc <HAL_GetTick>
 800196a:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 800196e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001970:	2701      	movs	r7, #1
 8001972:	fa96 f3a6 	rbit	r3, r6
 8001976:	6822      	ldr	r2, [r4, #0]
 8001978:	fa96 f3a6 	rbit	r3, r6
 800197c:	fab3 f383 	clz	r3, r3
 8001980:	f003 031f 	and.w	r3, r3, #31
 8001984:	fa07 f303 	lsl.w	r3, r7, r3
 8001988:	4213      	tst	r3, r2
 800198a:	f43f adb1 	beq.w	80014f0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800198e:	f7fe ffa5 	bl	80008dc <HAL_GetTick>
 8001992:	1b40      	subs	r0, r0, r5
 8001994:	2802      	cmp	r0, #2
 8001996:	d9ec      	bls.n	8001972 <HAL_RCC_OscConfig+0x4b2>
 8001998:	e5f7      	b.n	800158a <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800199a:	2801      	cmp	r0, #1
 800199c:	f43f adf6 	beq.w	800158c <HAL_RCC_OscConfig+0xcc>
        pll_config = RCC->CFGR;
 80019a0:	6863      	ldr	r3, [r4, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019a2:	6a2a      	ldr	r2, [r5, #32]
 80019a4:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80019a8:	4291      	cmp	r1, r2
 80019aa:	f47f adc4 	bne.w	8001536 <HAL_RCC_OscConfig+0x76>
 80019ae:	6a6a      	ldr	r2, [r5, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80019b0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019b4:	4293      	cmp	r3, r2
 80019b6:	f43f ad9b 	beq.w	80014f0 <HAL_RCC_OscConfig+0x30>
 80019ba:	e5bc      	b.n	8001536 <HAL_RCC_OscConfig+0x76>
 80019bc:	40021000 	.word	0x40021000
 80019c0:	40007000 	.word	0x40007000

080019c4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <HAL_RCC_GetSysClockFreq+0x34>)
 80019c6:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019c8:	f002 010c 	and.w	r1, r2, #12
 80019cc:	2908      	cmp	r1, #8
 80019ce:	d110      	bne.n	80019f2 <HAL_RCC_GetSysClockFreq+0x2e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80019d0:	f3c2 4183 	ubfx	r1, r2, #18, #4
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80019d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80019d6:	4809      	ldr	r0, [pc, #36]	; (80019fc <HAL_RCC_GetSysClockFreq+0x38>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80019d8:	f003 030f 	and.w	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80019dc:	5c40      	ldrb	r0, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80019de:	4908      	ldr	r1, [pc, #32]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x3c>)
 80019e0:	5cc9      	ldrb	r1, [r1, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80019e2:	03d3      	lsls	r3, r2, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80019e4:	bf4a      	itet	mi
 80019e6:	4b07      	ldrmi	r3, [pc, #28]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x40>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80019e8:	4b07      	ldrpl	r3, [pc, #28]	; (8001a08 <HAL_RCC_GetSysClockFreq+0x44>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80019ea:	fbb3 f3f1 	udivmi	r3, r3, r1
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80019ee:	4358      	muls	r0, r3
 80019f0:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80019f2:	4804      	ldr	r0, [pc, #16]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x40>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40021000 	.word	0x40021000
 80019fc:	080033b1 	.word	0x080033b1
 8001a00:	080033c1 	.word	0x080033c1
 8001a04:	007a1200 	.word	0x007a1200
 8001a08:	003d0900 	.word	0x003d0900

08001a0c <HAL_RCC_ClockConfig>:
{
 8001a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a10:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001a12:	4604      	mov	r4, r0
 8001a14:	b910      	cbnz	r0, 8001a1c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001a16:	2001      	movs	r0, #1
}
 8001a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a1c:	4a4c      	ldr	r2, [pc, #304]	; (8001b50 <HAL_RCC_ClockConfig+0x144>)
 8001a1e:	6813      	ldr	r3, [r2, #0]
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	428b      	cmp	r3, r1
 8001a26:	d32e      	bcc.n	8001a86 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a28:	6822      	ldr	r2, [r4, #0]
 8001a2a:	0791      	lsls	r1, r2, #30
 8001a2c:	d436      	bmi.n	8001a9c <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a2e:	07d2      	lsls	r2, r2, #31
 8001a30:	d43c      	bmi.n	8001aac <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a32:	4a47      	ldr	r2, [pc, #284]	; (8001b50 <HAL_RCC_ClockConfig+0x144>)
 8001a34:	6813      	ldr	r3, [r2, #0]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	42ab      	cmp	r3, r5
 8001a3c:	d874      	bhi.n	8001b28 <HAL_RCC_ClockConfig+0x11c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a3e:	6822      	ldr	r2, [r4, #0]
 8001a40:	4d44      	ldr	r5, [pc, #272]	; (8001b54 <HAL_RCC_ClockConfig+0x148>)
 8001a42:	f012 0f04 	tst.w	r2, #4
 8001a46:	d17b      	bne.n	8001b40 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a48:	0713      	lsls	r3, r2, #28
 8001a4a:	d506      	bpl.n	8001a5a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a4c:	686b      	ldr	r3, [r5, #4]
 8001a4e:	6922      	ldr	r2, [r4, #16]
 8001a50:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001a54:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a58:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001a5a:	f7ff ffb3 	bl	80019c4 <HAL_RCC_GetSysClockFreq>
 8001a5e:	686b      	ldr	r3, [r5, #4]
 8001a60:	22f0      	movs	r2, #240	; 0xf0
 8001a62:	fa92 f2a2 	rbit	r2, r2
 8001a66:	fab2 f282 	clz	r2, r2
 8001a6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a6e:	40d3      	lsrs	r3, r2
 8001a70:	4a39      	ldr	r2, [pc, #228]	; (8001b58 <HAL_RCC_ClockConfig+0x14c>)
 8001a72:	5cd3      	ldrb	r3, [r2, r3]
 8001a74:	40d8      	lsrs	r0, r3
 8001a76:	4b39      	ldr	r3, [pc, #228]	; (8001b5c <HAL_RCC_ClockConfig+0x150>)
 8001a78:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001a7a:	4b39      	ldr	r3, [pc, #228]	; (8001b60 <HAL_RCC_ClockConfig+0x154>)
 8001a7c:	6818      	ldr	r0, [r3, #0]
 8001a7e:	f7fe feeb 	bl	8000858 <HAL_InitTick>
  return HAL_OK;
 8001a82:	2000      	movs	r0, #0
 8001a84:	e7c8      	b.n	8001a18 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a86:	6813      	ldr	r3, [r2, #0]
 8001a88:	f023 0307 	bic.w	r3, r3, #7
 8001a8c:	430b      	orrs	r3, r1
 8001a8e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a90:	6813      	ldr	r3, [r2, #0]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	428b      	cmp	r3, r1
 8001a98:	d1bd      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xa>
 8001a9a:	e7c5      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a9c:	492d      	ldr	r1, [pc, #180]	; (8001b54 <HAL_RCC_ClockConfig+0x148>)
 8001a9e:	68a0      	ldr	r0, [r4, #8]
 8001aa0:	684b      	ldr	r3, [r1, #4]
 8001aa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001aa6:	4303      	orrs	r3, r0
 8001aa8:	604b      	str	r3, [r1, #4]
 8001aaa:	e7c0      	b.n	8001a2e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aac:	6862      	ldr	r2, [r4, #4]
 8001aae:	4e29      	ldr	r6, [pc, #164]	; (8001b54 <HAL_RCC_ClockConfig+0x148>)
 8001ab0:	2a01      	cmp	r2, #1
 8001ab2:	d126      	bne.n	8001b02 <HAL_RCC_ClockConfig+0xf6>
 8001ab4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ab8:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001abc:	6831      	ldr	r1, [r6, #0]
 8001abe:	fa93 f3a3 	rbit	r3, r3
 8001ac2:	fab3 f383 	clz	r3, r3
 8001ac6:	f003 031f 	and.w	r3, r3, #31
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad0:	d0a1      	beq.n	8001a16 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ad2:	6873      	ldr	r3, [r6, #4]
 8001ad4:	f023 0303 	bic.w	r3, r3, #3
 8001ad8:	431a      	orrs	r2, r3
 8001ada:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 8001adc:	f7fe fefe 	bl	80008dc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001ae4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ae6:	6873      	ldr	r3, [r6, #4]
 8001ae8:	6862      	ldr	r2, [r4, #4]
 8001aea:	f003 030c 	and.w	r3, r3, #12
 8001aee:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001af2:	d09e      	beq.n	8001a32 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001af4:	f7fe fef2 	bl	80008dc <HAL_GetTick>
 8001af8:	1bc0      	subs	r0, r0, r7
 8001afa:	4540      	cmp	r0, r8
 8001afc:	d9f3      	bls.n	8001ae6 <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 8001afe:	2003      	movs	r0, #3
 8001b00:	e78a      	b.n	8001a18 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b02:	2a02      	cmp	r2, #2
 8001b04:	bf0c      	ite	eq
 8001b06:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001b0a:	2302      	movne	r3, #2
 8001b0c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b10:	6830      	ldr	r0, [r6, #0]
 8001b12:	fa93 f3a3 	rbit	r3, r3
 8001b16:	fab3 f383 	clz	r3, r3
 8001b1a:	f003 031f 	and.w	r3, r3, #31
 8001b1e:	2101      	movs	r1, #1
 8001b20:	fa01 f303 	lsl.w	r3, r1, r3
 8001b24:	4203      	tst	r3, r0
 8001b26:	e7d3      	b.n	8001ad0 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b28:	6813      	ldr	r3, [r2, #0]
 8001b2a:	f023 0307 	bic.w	r3, r3, #7
 8001b2e:	432b      	orrs	r3, r5
 8001b30:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b32:	6813      	ldr	r3, [r2, #0]
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	42ab      	cmp	r3, r5
 8001b3a:	f47f af6c 	bne.w	8001a16 <HAL_RCC_ClockConfig+0xa>
 8001b3e:	e77e      	b.n	8001a3e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b40:	686b      	ldr	r3, [r5, #4]
 8001b42:	68e1      	ldr	r1, [r4, #12]
 8001b44:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b48:	430b      	orrs	r3, r1
 8001b4a:	606b      	str	r3, [r5, #4]
 8001b4c:	e77c      	b.n	8001a48 <HAL_RCC_ClockConfig+0x3c>
 8001b4e:	bf00      	nop
 8001b50:	40022000 	.word	0x40022000
 8001b54:	40021000 	.word	0x40021000
 8001b58:	08003399 	.word	0x08003399
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	20000008 	.word	0x20000008

08001b64 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b66:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	fa92 f2a2 	rbit	r2, r2
 8001b70:	fab2 f282 	clz	r2, r2
 8001b74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001b78:	40d3      	lsrs	r3, r2
 8001b7a:	4a04      	ldr	r2, [pc, #16]	; (8001b8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b7c:	5cd3      	ldrb	r3, [r2, r3]
 8001b7e:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001b80:	6810      	ldr	r0, [r2, #0]
}    
 8001b82:	40d8      	lsrs	r0, r3
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	080033a9 	.word	0x080033a9
 8001b90:	20000000 	.word	0x20000000

08001b94 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001b94:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b96:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	fa92 f2a2 	rbit	r2, r2
 8001ba0:	fab2 f282 	clz	r2, r2
 8001ba4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001ba8:	40d3      	lsrs	r3, r2
 8001baa:	4a04      	ldr	r2, [pc, #16]	; (8001bbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001bac:	5cd3      	ldrb	r3, [r2, r3]
 8001bae:	4a04      	ldr	r2, [pc, #16]	; (8001bc0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001bb0:	6810      	ldr	r0, [r2, #0]
} 
 8001bb2:	40d8      	lsrs	r0, r3
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	080033a9 	.word	0x080033a9
 8001bc0:	20000000 	.word	0x20000000

08001bc4 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001bc4:	6803      	ldr	r3, [r0, #0]
{
 8001bc6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001bca:	03dd      	lsls	r5, r3, #15
{
 8001bcc:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001bce:	d522      	bpl.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x52>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd0:	4d73      	ldr	r5, [pc, #460]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001bd2:	69eb      	ldr	r3, [r5, #28]
 8001bd4:	00d8      	lsls	r0, r3, #3
 8001bd6:	f100 8087 	bmi.w	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bda:	69eb      	ldr	r3, [r5, #28]
 8001bdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001be0:	61eb      	str	r3, [r5, #28]
 8001be2:	69eb      	ldr	r3, [r5, #28]
 8001be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be8:	9301      	str	r3, [sp, #4]
 8001bea:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001bec:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bee:	4f6d      	ldr	r7, [pc, #436]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	05d9      	lsls	r1, r3, #23
 8001bf4:	d57a      	bpl.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x128>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001bf6:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001bf8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001bfc:	f040 808b 	bne.w	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x152>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001c00:	6a2b      	ldr	r3, [r5, #32]
 8001c02:	6862      	ldr	r2, [r4, #4]
 8001c04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c0c:	b11e      	cbz	r6, 8001c16 <HAL_RCCEx_PeriphCLKConfig+0x52>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c0e:	69eb      	ldr	r3, [r5, #28]
 8001c10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c14:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c16:	6823      	ldr	r3, [r4, #0]
 8001c18:	07dd      	lsls	r5, r3, #31
 8001c1a:	d506      	bpl.n	8001c2a <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c1c:	4960      	ldr	r1, [pc, #384]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c1e:	68a0      	ldr	r0, [r4, #8]
 8001c20:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001c22:	f022 0203 	bic.w	r2, r2, #3
 8001c26:	4302      	orrs	r2, r0
 8001c28:	630a      	str	r2, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c2a:	0698      	lsls	r0, r3, #26
 8001c2c:	d506      	bpl.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c2e:	495c      	ldr	r1, [pc, #368]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c30:	68e0      	ldr	r0, [r4, #12]
 8001c32:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001c34:	f022 0210 	bic.w	r2, r2, #16
 8001c38:	4302      	orrs	r2, r0
 8001c3a:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001c3c:	0399      	lsls	r1, r3, #14
 8001c3e:	d506      	bpl.n	8001c4e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8001c40:	4957      	ldr	r1, [pc, #348]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c42:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001c44:	684a      	ldr	r2, [r1, #4]
 8001c46:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8001c4a:	4302      	orrs	r2, r0
 8001c4c:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001c4e:	065a      	lsls	r2, r3, #25
 8001c50:	d506      	bpl.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001c52:	4953      	ldr	r1, [pc, #332]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c54:	6920      	ldr	r0, [r4, #16]
 8001c56:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001c58:	f022 0220 	bic.w	r2, r2, #32
 8001c5c:	4302      	orrs	r2, r0
 8001c5e:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001c60:	041f      	lsls	r7, r3, #16
 8001c62:	d506      	bpl.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001c64:	494e      	ldr	r1, [pc, #312]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c66:	6960      	ldr	r0, [r4, #20]
 8001c68:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001c6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c6e:	4302      	orrs	r2, r0
 8001c70:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001c72:	059e      	lsls	r6, r3, #22
 8001c74:	d506      	bpl.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001c76:	494a      	ldr	r1, [pc, #296]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c78:	69e0      	ldr	r0, [r4, #28]
 8001c7a:	684a      	ldr	r2, [r1, #4]
 8001c7c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001c80:	4302      	orrs	r2, r0
 8001c82:	604a      	str	r2, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8001c84:	061d      	lsls	r5, r3, #24
 8001c86:	d506      	bpl.n	8001c96 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8001c88:	4945      	ldr	r1, [pc, #276]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c8a:	69a0      	ldr	r0, [r4, #24]
 8001c8c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8001c8e:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8001c92:	4302      	orrs	r2, r0
 8001c94:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001c96:	04d8      	lsls	r0, r3, #19
 8001c98:	d506      	bpl.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001c9a:	4941      	ldr	r1, [pc, #260]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c9c:	6a20      	ldr	r0, [r4, #32]
 8001c9e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001ca0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ca4:	4302      	orrs	r2, r0
 8001ca6:	630a      	str	r2, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001ca8:	0359      	lsls	r1, r3, #13
 8001caa:	d506      	bpl.n	8001cba <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001cac:	493c      	ldr	r1, [pc, #240]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001cae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001cb0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001cb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cb6:	4302      	orrs	r2, r0
 8001cb8:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8001cba:	031a      	lsls	r2, r3, #12
 8001cbc:	d506      	bpl.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8001cbe:	4938      	ldr	r1, [pc, #224]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001cc0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001cc2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001cc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cc8:	4302      	orrs	r2, r0
 8001cca:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8001ccc:	f413 1380 	ands.w	r3, r3, #1048576	; 0x100000
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8001cd0:	bf1f      	itttt	ne
 8001cd2:	4a33      	ldrne	r2, [pc, #204]	; (8001da0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001cd4:	6ae1      	ldrne	r1, [r4, #44]	; 0x2c
 8001cd6:	6b13      	ldrne	r3, [r2, #48]	; 0x30
 8001cd8:	f423 5300 	bicne.w	r3, r3, #8192	; 0x2000
 8001cdc:	bf1d      	ittte	ne
 8001cde:	430b      	orrne	r3, r1
 8001ce0:	6313      	strne	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001ce2:	2000      	movne	r0, #0
 8001ce4:	4618      	moveq	r0, r3
 8001ce6:	e013      	b.n	8001d10 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  FlagStatus       pwrclkchanged = RESET;
 8001ce8:	2600      	movs	r6, #0
 8001cea:	e780      	b.n	8001bee <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001cf4:	f7fe fdf2 	bl	80008dc <HAL_GetTick>
 8001cf8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	05da      	lsls	r2, r3, #23
 8001cfe:	f53f af7a 	bmi.w	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0x32>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d02:	f7fe fdeb 	bl	80008dc <HAL_GetTick>
 8001d06:	eba0 0008 	sub.w	r0, r0, r8
 8001d0a:	2864      	cmp	r0, #100	; 0x64
 8001d0c:	d9f5      	bls.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0x136>
          return HAL_TIMEOUT;
 8001d0e:	2003      	movs	r0, #3
}
 8001d10:	b003      	add	sp, #12
 8001d12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d16:	6862      	ldr	r2, [r4, #4]
 8001d18:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	f43f af6f 	beq.w	8001c00 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d22:	6a29      	ldr	r1, [r5, #32]
 8001d24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d28:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8001d2c:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d30:	f8df c074 	ldr.w	ip, [pc, #116]	; 8001da8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8001d34:	fab2 f282 	clz	r2, r2
 8001d38:	4462      	add	r2, ip
 8001d3a:	0092      	lsls	r2, r2, #2
 8001d3c:	2701      	movs	r7, #1
 8001d3e:	6017      	str	r7, [r2, #0]
 8001d40:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d44:	fab3 f383 	clz	r3, r3
 8001d48:	4463      	add	r3, ip
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001d50:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8001d52:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001d54:	f57f af54 	bpl.w	8001c00 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        tickstart = HAL_GetTick();
 8001d58:	f7fe fdc0 	bl	80008dc <HAL_GetTick>
 8001d5c:	f04f 0802 	mov.w	r8, #2
 8001d60:	4681      	mov	r9, r0
 8001d62:	fa98 f3a8 	rbit	r3, r8
 8001d66:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d6a:	b1a3      	cbz	r3, 8001d96 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8001d6c:	6a2a      	ldr	r2, [r5, #32]
 8001d6e:	fa98 f3a8 	rbit	r3, r8
 8001d72:	fab3 f383 	clz	r3, r3
 8001d76:	f003 031f 	and.w	r3, r3, #31
 8001d7a:	fa07 f303 	lsl.w	r3, r7, r3
 8001d7e:	4213      	tst	r3, r2
 8001d80:	f47f af3e 	bne.w	8001c00 <HAL_RCCEx_PeriphCLKConfig+0x3c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d84:	f7fe fdaa 	bl	80008dc <HAL_GetTick>
 8001d88:	f241 3388 	movw	r3, #5000	; 0x1388
 8001d8c:	eba0 0009 	sub.w	r0, r0, r9
 8001d90:	4298      	cmp	r0, r3
 8001d92:	d9e6      	bls.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8001d94:	e7bb      	b.n	8001d0e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8001d96:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d9a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001d9c:	e7e7      	b.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001d9e:	bf00      	nop
 8001da0:	40021000 	.word	0x40021000
 8001da4:	40007000 	.word	0x40007000
 8001da8:	10908100 	.word	0x10908100

08001dac <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d11b      	bne.n	8001dec <HAL_TIM_Base_Start+0x40>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001db4:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001db6:	4a0e      	ldr	r2, [pc, #56]	; (8001df0 <HAL_TIM_Base_Start+0x44>)
  htim->State = HAL_TIM_STATE_BUSY;
 8001db8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dbc:	6803      	ldr	r3, [r0, #0]
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d006      	beq.n	8001dd0 <HAL_TIM_Base_Start+0x24>
 8001dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dc6:	d003      	beq.n	8001dd0 <HAL_TIM_Base_Start+0x24>
 8001dc8:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d107      	bne.n	8001de0 <HAL_TIM_Base_Start+0x34>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001dd0:	6899      	ldr	r1, [r3, #8]
 8001dd2:	4a08      	ldr	r2, [pc, #32]	; (8001df4 <HAL_TIM_Base_Start+0x48>)
 8001dd4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dd6:	2a06      	cmp	r2, #6
 8001dd8:	d006      	beq.n	8001de8 <HAL_TIM_Base_Start+0x3c>
 8001dda:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001dde:	d003      	beq.n	8001de8 <HAL_TIM_Base_Start+0x3c>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	f042 0201 	orr.w	r2, r2, #1
 8001de6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001de8:	2000      	movs	r0, #0
}
 8001dea:	4770      	bx	lr
    return HAL_ERROR;
 8001dec:	2001      	movs	r0, #1
 8001dee:	4770      	bx	lr
 8001df0:	40012c00 	.word	0x40012c00
 8001df4:	00010007 	.word	0x00010007

08001df8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001df8:	4a22      	ldr	r2, [pc, #136]	; (8001e84 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8001dfa:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dfc:	4290      	cmp	r0, r2
{
 8001dfe:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e00:	d002      	beq.n	8001e08 <TIM_Base_SetConfig+0x10>
 8001e02:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e06:	d109      	bne.n	8001e1c <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001e08:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e0e:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8001e10:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e14:	d00d      	beq.n	8001e32 <TIM_Base_SetConfig+0x3a>
 8001e16:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e1a:	d00a      	beq.n	8001e32 <TIM_Base_SetConfig+0x3a>
 8001e1c:	4a1a      	ldr	r2, [pc, #104]	; (8001e88 <TIM_Base_SetConfig+0x90>)
 8001e1e:	4290      	cmp	r0, r2
 8001e20:	d007      	beq.n	8001e32 <TIM_Base_SetConfig+0x3a>
 8001e22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e26:	4290      	cmp	r0, r2
 8001e28:	d003      	beq.n	8001e32 <TIM_Base_SetConfig+0x3a>
 8001e2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e2e:	4290      	cmp	r0, r2
 8001e30:	d103      	bne.n	8001e3a <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e32:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e38:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e3a:	694a      	ldr	r2, [r1, #20]
 8001e3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e40:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001e42:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e44:	688b      	ldr	r3, [r1, #8]
 8001e46:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e48:	680b      	ldr	r3, [r1, #0]
 8001e4a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e4c:	4b0d      	ldr	r3, [pc, #52]	; (8001e84 <TIM_Base_SetConfig+0x8c>)
 8001e4e:	4298      	cmp	r0, r3
 8001e50:	d00b      	beq.n	8001e6a <TIM_Base_SetConfig+0x72>
 8001e52:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8001e56:	4298      	cmp	r0, r3
 8001e58:	d007      	beq.n	8001e6a <TIM_Base_SetConfig+0x72>
 8001e5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e5e:	4298      	cmp	r0, r3
 8001e60:	d003      	beq.n	8001e6a <TIM_Base_SetConfig+0x72>
 8001e62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e66:	4298      	cmp	r0, r3
 8001e68:	d101      	bne.n	8001e6e <TIM_Base_SetConfig+0x76>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e6a:	690b      	ldr	r3, [r1, #16]
 8001e6c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001e72:	6903      	ldr	r3, [r0, #16]
 8001e74:	07db      	lsls	r3, r3, #31
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e76:	bf42      	ittt	mi
 8001e78:	6903      	ldrmi	r3, [r0, #16]
 8001e7a:	f023 0301 	bicmi.w	r3, r3, #1
 8001e7e:	6103      	strmi	r3, [r0, #16]
  }
}
 8001e80:	bd10      	pop	{r4, pc}
 8001e82:	bf00      	nop
 8001e84:	40012c00 	.word	0x40012c00
 8001e88:	40014000 	.word	0x40014000

08001e8c <HAL_TIM_Base_Init>:
{
 8001e8c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001e8e:	4604      	mov	r4, r0
 8001e90:	b350      	cbz	r0, 8001ee8 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001e92:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e96:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e9a:	b91b      	cbnz	r3, 8001ea4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e9c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001ea0:	f7fe fc24 	bl	80006ec <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ea6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eac:	1d21      	adds	r1, r4, #4
 8001eae:	f7ff ffa3 	bl	8001df8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8001eb8:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001eba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001ebe:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001ec2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001ec6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8001eca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ece:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ed2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001ed6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001eda:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8001ede:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8001ee2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8001ee6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ee8:	2001      	movs	r0, #1
 8001eea:	e7fc      	b.n	8001ee6 <HAL_TIM_Base_Init+0x5a>

08001eec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001eec:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001eee:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ef0:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ef2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ef6:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8001efa:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001efc:	6083      	str	r3, [r0, #8]
}
 8001efe:	bd10      	pop	{r4, pc}

08001f00 <HAL_TIM_ConfigClockSource>:
{
 8001f00:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001f02:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001f06:	2b01      	cmp	r3, #1
{
 8001f08:	4604      	mov	r4, r0
 8001f0a:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001f0e:	f000 808f 	beq.w	8002030 <HAL_TIM_ConfigClockSource+0x130>
 8001f12:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001f14:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001f18:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001f1c:	6800      	ldr	r0, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f1e:	4b45      	ldr	r3, [pc, #276]	; (8002034 <HAL_TIM_ConfigClockSource+0x134>)
  tmpsmcr = htim->Instance->SMCR;
 8001f20:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f22:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8001f24:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001f26:	680b      	ldr	r3, [r1, #0]
 8001f28:	2b60      	cmp	r3, #96	; 0x60
 8001f2a:	d052      	beq.n	8001fd2 <HAL_TIM_ConfigClockSource+0xd2>
 8001f2c:	d833      	bhi.n	8001f96 <HAL_TIM_ConfigClockSource+0x96>
 8001f2e:	2b40      	cmp	r3, #64	; 0x40
 8001f30:	d067      	beq.n	8002002 <HAL_TIM_ConfigClockSource+0x102>
 8001f32:	d816      	bhi.n	8001f62 <HAL_TIM_ConfigClockSource+0x62>
 8001f34:	2b20      	cmp	r3, #32
 8001f36:	d00d      	beq.n	8001f54 <HAL_TIM_ConfigClockSource+0x54>
 8001f38:	d80a      	bhi.n	8001f50 <HAL_TIM_ConfigClockSource+0x50>
 8001f3a:	f033 0110 	bics.w	r1, r3, #16
 8001f3e:	d009      	beq.n	8001f54 <HAL_TIM_ConfigClockSource+0x54>
  htim->State = HAL_TIM_STATE_READY;
 8001f40:	2301      	movs	r3, #1
 8001f42:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001f46:	2300      	movs	r3, #0
 8001f48:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001f50:	2b30      	cmp	r3, #48	; 0x30
 8001f52:	d1f5      	bne.n	8001f40 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr = TIMx->SMCR;
 8001f54:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f56:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	f043 0307 	orr.w	r3, r3, #7
 8001f60:	e017      	b.n	8001f92 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8001f62:	2b50      	cmp	r3, #80	; 0x50
 8001f64:	d1ec      	bne.n	8001f40 <HAL_TIM_ConfigClockSource+0x40>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f66:	684a      	ldr	r2, [r1, #4]
 8001f68:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001f6a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f6c:	6a05      	ldr	r5, [r0, #32]
 8001f6e:	f025 0501 	bic.w	r5, r5, #1
 8001f72:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f74:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f76:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001f7e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001f82:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001f84:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001f86:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001f88:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f8e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8001f92:	6083      	str	r3, [r0, #8]
 8001f94:	e011      	b.n	8001fba <HAL_TIM_ConfigClockSource+0xba>
  switch (sClockSourceConfig->ClockSource)
 8001f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f9a:	d00e      	beq.n	8001fba <HAL_TIM_ConfigClockSource+0xba>
 8001f9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fa0:	d00d      	beq.n	8001fbe <HAL_TIM_ConfigClockSource+0xbe>
 8001fa2:	2b70      	cmp	r3, #112	; 0x70
 8001fa4:	d1cc      	bne.n	8001f40 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 8001fa6:	68cb      	ldr	r3, [r1, #12]
 8001fa8:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8001fac:	f7ff ff9e 	bl	8001eec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001fb0:	6822      	ldr	r2, [r4, #0]
 8001fb2:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001fb4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001fb8:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001fba:	2200      	movs	r2, #0
 8001fbc:	e7c0      	b.n	8001f40 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 8001fbe:	68cb      	ldr	r3, [r1, #12]
 8001fc0:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8001fc4:	f7ff ff92 	bl	8001eec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001fc8:	6822      	ldr	r2, [r4, #0]
 8001fca:	6893      	ldr	r3, [r2, #8]
 8001fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd0:	e7f2      	b.n	8001fb8 <HAL_TIM_ConfigClockSource+0xb8>
  tmpccer = TIMx->CCER;
 8001fd2:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001fd4:	684d      	ldr	r5, [r1, #4]
 8001fd6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fd8:	6a01      	ldr	r1, [r0, #32]
 8001fda:	f021 0110 	bic.w	r1, r1, #16
 8001fde:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fe0:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001fe2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001fe6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8001fea:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001fee:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001ff2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ff4:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001ff6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ff8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ffc:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8002000:	e7c7      	b.n	8001f92 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002002:	684a      	ldr	r2, [r1, #4]
 8002004:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002006:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002008:	6a05      	ldr	r5, [r0, #32]
 800200a:	f025 0501 	bic.w	r5, r5, #1
 800200e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002010:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002012:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002016:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800201a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800201e:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002020:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002022:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002024:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800202a:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800202e:	e7b0      	b.n	8001f92 <HAL_TIM_ConfigClockSource+0x92>
  __HAL_LOCK(htim);
 8002030:	461a      	mov	r2, r3
 8002032:	e78b      	b.n	8001f4c <HAL_TIM_ConfigClockSource+0x4c>
 8002034:	fffe0088 	.word	0xfffe0088

08002038 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002038:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800203a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800203e:	2b01      	cmp	r3, #1
 8002040:	f04f 0302 	mov.w	r3, #2
 8002044:	d023      	beq.n	800208e <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002046:	6802      	ldr	r2, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002048:	4d12      	ldr	r5, [pc, #72]	; (8002094 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 800204a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800204e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002050:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002052:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002054:	bf02      	ittt	eq
 8002056:	684e      	ldreq	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002058:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800205c:	4333      	orreq	r3, r6
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800205e:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002060:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002064:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002066:	42aa      	cmp	r2, r5
  htim->Instance->CR2 = tmpcr2;
 8002068:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800206a:	d005      	beq.n	8002078 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800206c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002070:	d002      	beq.n	8002078 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8002072:	4b09      	ldr	r3, [pc, #36]	; (8002098 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8002074:	429a      	cmp	r2, r3
 8002076:	d104      	bne.n	8002082 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002078:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800207a:	f024 0380 	bic.w	r3, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800207e:	430b      	orrs	r3, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002080:	6093      	str	r3, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002082:	2301      	movs	r3, #1
 8002084:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002088:	2300      	movs	r3, #0
 800208a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800208e:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002090:	bd70      	pop	{r4, r5, r6, pc}
 8002092:	bf00      	nop
 8002094:	40012c00 	.word	0x40012c00
 8002098:	40014000 	.word	0x40014000

0800209c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800209c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800209e:	e852 3f00 	ldrex	r3, [r2]
 80020a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020a6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80020aa:	6802      	ldr	r2, [r0, #0]
 80020ac:	2900      	cmp	r1, #0
 80020ae:	d1f5      	bne.n	800209c <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020b0:	f102 0308 	add.w	r3, r2, #8
 80020b4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020b8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020bc:	f102 0c08 	add.w	ip, r2, #8
 80020c0:	e84c 3100 	strex	r1, r3, [ip]
 80020c4:	2900      	cmp	r1, #0
 80020c6:	d1f3      	bne.n	80020b0 <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020c8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d107      	bne.n	80020de <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ce:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020d2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020d6:	e842 3100 	strex	r1, r3, [r2]
 80020da:	2900      	cmp	r1, #0
 80020dc:	d1f7      	bne.n	80020ce <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020de:	2320      	movs	r3, #32
 80020e0:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020e4:	2300      	movs	r3, #0
 80020e6:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80020e8:	6683      	str	r3, [r0, #104]	; 0x68
}
 80020ea:	4770      	bx	lr

080020ec <HAL_UART_TxCpltCallback>:
 80020ec:	4770      	bx	lr

080020ee <HAL_UART_ErrorCallback>:
 80020ee:	4770      	bx	lr

080020f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80020f0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80020f2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80020fa:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80020fe:	f7ff fff6 	bl	80020ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002102:	bd08      	pop	{r3, pc}

08002104 <HAL_UARTEx_RxEventCallback>:
}
 8002104:	4770      	bx	lr
	...

08002108 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002108:	6803      	ldr	r3, [r0, #0]
 800210a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800210c:	6819      	ldr	r1, [r3, #0]
{
 800210e:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8002110:	f640 060f 	movw	r6, #2063	; 0x80f
 8002114:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002116:	689d      	ldr	r5, [r3, #8]
{
 8002118:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800211a:	d10b      	bne.n	8002134 <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800211c:	0696      	lsls	r6, r2, #26
 800211e:	f140 8088 	bpl.w	8002232 <HAL_UART_IRQHandler+0x12a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002122:	068e      	lsls	r6, r1, #26
 8002124:	f140 8085 	bpl.w	8002232 <HAL_UART_IRQHandler+0x12a>
      if (huart->RxISR != NULL)
 8002128:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800212a:	2b00      	cmp	r3, #0
 800212c:	d07b      	beq.n	8002226 <HAL_UART_IRQHandler+0x11e>
}
 800212e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8002132:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002134:	4e9a      	ldr	r6, [pc, #616]	; (80023a0 <HAL_UART_IRQHandler+0x298>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002136:	f005 0001 	and.w	r0, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800213a:	400e      	ands	r6, r1
 800213c:	4306      	orrs	r6, r0
 800213e:	d078      	beq.n	8002232 <HAL_UART_IRQHandler+0x12a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002140:	07d5      	lsls	r5, r2, #31
 8002142:	d509      	bpl.n	8002158 <HAL_UART_IRQHandler+0x50>
 8002144:	05ce      	lsls	r6, r1, #23
 8002146:	d507      	bpl.n	8002158 <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002148:	2501      	movs	r5, #1
 800214a:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800214c:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 8002150:	f045 0501 	orr.w	r5, r5, #1
 8002154:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002158:	0795      	lsls	r5, r2, #30
 800215a:	d508      	bpl.n	800216e <HAL_UART_IRQHandler+0x66>
 800215c:	b138      	cbz	r0, 800216e <HAL_UART_IRQHandler+0x66>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800215e:	2502      	movs	r5, #2
 8002160:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002162:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 8002166:	f045 0504 	orr.w	r5, r5, #4
 800216a:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800216e:	0756      	lsls	r6, r2, #29
 8002170:	d508      	bpl.n	8002184 <HAL_UART_IRQHandler+0x7c>
 8002172:	b138      	cbz	r0, 8002184 <HAL_UART_IRQHandler+0x7c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002174:	2504      	movs	r5, #4
 8002176:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002178:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 800217c:	f045 0502 	orr.w	r5, r5, #2
 8002180:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002184:	0715      	lsls	r5, r2, #28
 8002186:	d50b      	bpl.n	80021a0 <HAL_UART_IRQHandler+0x98>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002188:	f001 0520 	and.w	r5, r1, #32
 800218c:	4328      	orrs	r0, r5
 800218e:	d007      	beq.n	80021a0 <HAL_UART_IRQHandler+0x98>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002190:	2008      	movs	r0, #8
 8002192:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002194:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8002198:	f040 0008 	orr.w	r0, r0, #8
 800219c:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80021a0:	0516      	lsls	r6, r2, #20
 80021a2:	d50a      	bpl.n	80021ba <HAL_UART_IRQHandler+0xb2>
 80021a4:	014d      	lsls	r5, r1, #5
 80021a6:	d508      	bpl.n	80021ba <HAL_UART_IRQHandler+0xb2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80021a8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80021ac:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80021ae:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80021b2:	f043 0320 	orr.w	r3, r3, #32
 80021b6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80021ba:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d031      	beq.n	8002226 <HAL_UART_IRQHandler+0x11e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80021c2:	0690      	lsls	r0, r2, #26
 80021c4:	d505      	bpl.n	80021d2 <HAL_UART_IRQHandler+0xca>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80021c6:	068a      	lsls	r2, r1, #26
 80021c8:	d503      	bpl.n	80021d2 <HAL_UART_IRQHandler+0xca>
        if (huart->RxISR != NULL)
 80021ca:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80021cc:	b10b      	cbz	r3, 80021d2 <HAL_UART_IRQHandler+0xca>
          huart->RxISR(huart);
 80021ce:	4620      	mov	r0, r4
 80021d0:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021d2:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80021d4:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021d8:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80021da:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021e2:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 80021e4:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80021e6:	d01f      	beq.n	8002228 <HAL_UART_IRQHandler+0x120>
        UART_EndRxTransfer(huart);
 80021e8:	f7ff ff58 	bl	800209c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021ec:	6822      	ldr	r2, [r4, #0]
 80021ee:	6893      	ldr	r3, [r2, #8]
 80021f0:	065b      	lsls	r3, r3, #25
 80021f2:	d515      	bpl.n	8002220 <HAL_UART_IRQHandler+0x118>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021f4:	f102 0308 	add.w	r3, r2, #8
 80021f8:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002200:	f102 0008 	add.w	r0, r2, #8
 8002204:	e840 3100 	strex	r1, r3, [r0]
 8002208:	2900      	cmp	r1, #0
 800220a:	d1f3      	bne.n	80021f4 <HAL_UART_IRQHandler+0xec>
          if (huart->hdmarx != NULL)
 800220c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800220e:	b138      	cbz	r0, 8002220 <HAL_UART_IRQHandler+0x118>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002210:	4b64      	ldr	r3, [pc, #400]	; (80023a4 <HAL_UART_IRQHandler+0x29c>)
 8002212:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002214:	f7fe ffa3 	bl	800115e <HAL_DMA_Abort_IT>
 8002218:	b128      	cbz	r0, 8002226 <HAL_UART_IRQHandler+0x11e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800221a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800221c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800221e:	e786      	b.n	800212e <HAL_UART_IRQHandler+0x26>
            HAL_UART_ErrorCallback(huart);
 8002220:	4620      	mov	r0, r4
 8002222:	f7ff ff64 	bl	80020ee <HAL_UART_ErrorCallback>
}
 8002226:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002228:	f7ff ff61 	bl	80020ee <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800222c:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 8002230:	e7f9      	b.n	8002226 <HAL_UART_IRQHandler+0x11e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002232:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002234:	2801      	cmp	r0, #1
 8002236:	f040 8087 	bne.w	8002348 <HAL_UART_IRQHandler+0x240>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800223a:	06d6      	lsls	r6, r2, #27
 800223c:	f140 8084 	bpl.w	8002348 <HAL_UART_IRQHandler+0x240>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002240:	06c8      	lsls	r0, r1, #27
 8002242:	f140 8081 	bpl.w	8002348 <HAL_UART_IRQHandler+0x240>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002246:	2210      	movs	r2, #16
 8002248:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	0652      	lsls	r2, r2, #25
 800224e:	d549      	bpl.n	80022e4 <HAL_UART_IRQHandler+0x1dc>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002250:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002252:	680a      	ldr	r2, [r1, #0]
 8002254:	6852      	ldr	r2, [r2, #4]
 8002256:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8002258:	2a00      	cmp	r2, #0
 800225a:	d0e4      	beq.n	8002226 <HAL_UART_IRQHandler+0x11e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800225c:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
 8002260:	4290      	cmp	r0, r2
 8002262:	d9e0      	bls.n	8002226 <HAL_UART_IRQHandler+0x11e>
        huart->RxXferCount = nb_remaining_rx_data;
 8002264:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002268:	698a      	ldr	r2, [r1, #24]
 800226a:	2a20      	cmp	r2, #32
 800226c:	d02e      	beq.n	80022cc <HAL_UART_IRQHandler+0x1c4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800226e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002272:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002276:	e843 2100 	strex	r1, r2, [r3]
 800227a:	2900      	cmp	r1, #0
 800227c:	d1f7      	bne.n	800226e <HAL_UART_IRQHandler+0x166>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800227e:	f103 0208 	add.w	r2, r3, #8
 8002282:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002286:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800228a:	f103 0008 	add.w	r0, r3, #8
 800228e:	e840 2100 	strex	r1, r2, [r0]
 8002292:	2900      	cmp	r1, #0
 8002294:	d1f3      	bne.n	800227e <HAL_UART_IRQHandler+0x176>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002296:	f103 0208 	add.w	r2, r3, #8
 800229a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800229e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022a2:	f103 0008 	add.w	r0, r3, #8
 80022a6:	e840 2100 	strex	r1, r2, [r0]
 80022aa:	2900      	cmp	r1, #0
 80022ac:	d1f3      	bne.n	8002296 <HAL_UART_IRQHandler+0x18e>
          huart->RxState = HAL_UART_STATE_READY;
 80022ae:	2220      	movs	r2, #32
 80022b0:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022b4:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022b6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80022ba:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022be:	e843 2100 	strex	r1, r2, [r3]
 80022c2:	2900      	cmp	r1, #0
 80022c4:	d1f7      	bne.n	80022b6 <HAL_UART_IRQHandler+0x1ae>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80022c6:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80022c8:	f7fe ff2a 	bl	8001120 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80022cc:	2302      	movs	r3, #2
 80022ce:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80022d0:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80022d4:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80022d8:	1ac9      	subs	r1, r1, r3
 80022da:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80022dc:	4620      	mov	r0, r4
 80022de:	f7ff ff11 	bl	8002104 <HAL_UARTEx_RxEventCallback>
 80022e2:	e7a0      	b.n	8002226 <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80022e4:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 80022e8:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 80022ea:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
 80022ee:	b289      	uxth	r1, r1
 80022f0:	2900      	cmp	r1, #0
 80022f2:	d098      	beq.n	8002226 <HAL_UART_IRQHandler+0x11e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80022f4:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80022f8:	1a89      	subs	r1, r1, r2
 80022fa:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80022fc:	2900      	cmp	r1, #0
 80022fe:	d092      	beq.n	8002226 <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002300:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002304:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002308:	e843 2000 	strex	r0, r2, [r3]
 800230c:	2800      	cmp	r0, #0
 800230e:	d1f7      	bne.n	8002300 <HAL_UART_IRQHandler+0x1f8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002310:	f103 0208 	add.w	r2, r3, #8
 8002314:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002318:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800231c:	f103 0508 	add.w	r5, r3, #8
 8002320:	e845 2000 	strex	r0, r2, [r5]
 8002324:	2800      	cmp	r0, #0
 8002326:	d1f3      	bne.n	8002310 <HAL_UART_IRQHandler+0x208>
        huart->RxState = HAL_UART_STATE_READY;
 8002328:	2220      	movs	r2, #32
 800232a:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
        huart->RxISR = NULL;
 800232e:	66a0      	str	r0, [r4, #104]	; 0x68
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002330:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002332:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002336:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800233a:	e843 2000 	strex	r0, r2, [r3]
 800233e:	2800      	cmp	r0, #0
 8002340:	d1f7      	bne.n	8002332 <HAL_UART_IRQHandler+0x22a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002342:	2302      	movs	r3, #2
 8002344:	6663      	str	r3, [r4, #100]	; 0x64
 8002346:	e7c9      	b.n	80022dc <HAL_UART_IRQHandler+0x1d4>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002348:	02d6      	lsls	r6, r2, #11
 800234a:	d509      	bpl.n	8002360 <HAL_UART_IRQHandler+0x258>
 800234c:	0268      	lsls	r0, r5, #9
 800234e:	d507      	bpl.n	8002360 <HAL_UART_IRQHandler+0x258>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002350:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8002354:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002356:	621a      	str	r2, [r3, #32]
}
 8002358:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800235c:	f000 bb6d 	b.w	8002a3a <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002360:	0616      	lsls	r6, r2, #24
 8002362:	d507      	bpl.n	8002374 <HAL_UART_IRQHandler+0x26c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002364:	060d      	lsls	r5, r1, #24
 8002366:	d505      	bpl.n	8002374 <HAL_UART_IRQHandler+0x26c>
    if (huart->TxISR != NULL)
 8002368:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800236a:	2b00      	cmp	r3, #0
 800236c:	f43f af5b 	beq.w	8002226 <HAL_UART_IRQHandler+0x11e>
      huart->TxISR(huart);
 8002370:	4620      	mov	r0, r4
 8002372:	e6dc      	b.n	800212e <HAL_UART_IRQHandler+0x26>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002374:	0650      	lsls	r0, r2, #25
 8002376:	f57f af56 	bpl.w	8002226 <HAL_UART_IRQHandler+0x11e>
 800237a:	064a      	lsls	r2, r1, #25
 800237c:	f57f af53 	bpl.w	8002226 <HAL_UART_IRQHandler+0x11e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002380:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002384:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002388:	e843 2100 	strex	r1, r2, [r3]
 800238c:	2900      	cmp	r1, #0
 800238e:	d1f7      	bne.n	8002380 <HAL_UART_IRQHandler+0x278>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002390:	2320      	movs	r3, #32
 8002392:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002394:	66e1      	str	r1, [r4, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002396:	4620      	mov	r0, r4
 8002398:	f7ff fea8 	bl	80020ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800239c:	e743      	b.n	8002226 <HAL_UART_IRQHandler+0x11e>
 800239e:	bf00      	nop
 80023a0:	04000120 	.word	0x04000120
 80023a4:	080020f1 	.word	0x080020f1

080023a8 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80023a8:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 80023ac:	2a22      	cmp	r2, #34	; 0x22
{
 80023ae:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80023b0:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80023b2:	d154      	bne.n	800245e <UART_RxISR_8BIT+0xb6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80023b4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80023b6:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80023ba:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80023bc:	400b      	ands	r3, r1
 80023be:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80023c0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80023c2:	3301      	adds	r3, #1
 80023c4:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80023c6:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80023ca:	3b01      	subs	r3, #1
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80023d2:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d13f      	bne.n	800245c <UART_RxISR_8BIT+0xb4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023dc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023de:	e852 3f00 	ldrex	r3, [r2]
 80023e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023e6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80023ea:	6803      	ldr	r3, [r0, #0]
 80023ec:	2900      	cmp	r1, #0
 80023ee:	d1f5      	bne.n	80023dc <UART_RxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023f0:	f103 0208 	add.w	r2, r3, #8
 80023f4:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023f8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023fc:	f103 0c08 	add.w	ip, r3, #8
 8002400:	e84c 2100 	strex	r1, r2, [ip]
 8002404:	2900      	cmp	r1, #0
 8002406:	d1f3      	bne.n	80023f0 <UART_RxISR_8BIT+0x48>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002408:	2220      	movs	r2, #32
 800240a:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800240e:	6641      	str	r1, [r0, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002410:	685a      	ldr	r2, [r3, #4]
      huart->RxISR = NULL;
 8002412:	6681      	str	r1, [r0, #104]	; 0x68
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002414:	0211      	lsls	r1, r2, #8
 8002416:	d405      	bmi.n	8002424 <UART_RxISR_8BIT+0x7c>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002418:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800241a:	2a01      	cmp	r2, #1
 800241c:	d00b      	beq.n	8002436 <UART_RxISR_8BIT+0x8e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800241e:	f7fd ff27 	bl	8000270 <HAL_UART_RxCpltCallback>
 8002422:	e01b      	b.n	800245c <UART_RxISR_8BIT+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002424:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002428:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800242c:	e843 2100 	strex	r1, r2, [r3]
 8002430:	2900      	cmp	r1, #0
 8002432:	d1f7      	bne.n	8002424 <UART_RxISR_8BIT+0x7c>
 8002434:	e7f0      	b.n	8002418 <UART_RxISR_8BIT+0x70>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002436:	2200      	movs	r2, #0
 8002438:	6602      	str	r2, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800243a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800243e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002442:	e843 2100 	strex	r1, r2, [r3]
 8002446:	2900      	cmp	r1, #0
 8002448:	d1f7      	bne.n	800243a <UART_RxISR_8BIT+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800244a:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800244c:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002450:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002452:	bf44      	itt	mi
 8002454:	2210      	movmi	r2, #16
 8002456:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002458:	f7ff fe54 	bl	8002104 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800245c:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800245e:	699a      	ldr	r2, [r3, #24]
 8002460:	f042 0208 	orr.w	r2, r2, #8
 8002464:	619a      	str	r2, [r3, #24]
}
 8002466:	e7f9      	b.n	800245c <UART_RxISR_8BIT+0xb4>

08002468 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002468:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 800246c:	2a22      	cmp	r2, #34	; 0x22
{
 800246e:	b508      	push	{r3, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002470:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002472:	d151      	bne.n	8002518 <UART_RxISR_16BIT+0xb0>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002474:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8002476:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
 800247a:	4011      	ands	r1, r2
 800247c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800247e:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 8002482:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002484:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002488:	3a01      	subs	r2, #1
 800248a:	b292      	uxth	r2, r2
 800248c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8002490:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002494:	b292      	uxth	r2, r2
 8002496:	2a00      	cmp	r2, #0
 8002498:	d13d      	bne.n	8002516 <UART_RxISR_16BIT+0xae>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800249a:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800249e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024a2:	e843 2100 	strex	r1, r2, [r3]
 80024a6:	2900      	cmp	r1, #0
 80024a8:	d1f7      	bne.n	800249a <UART_RxISR_16BIT+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024aa:	f103 0208 	add.w	r2, r3, #8
 80024ae:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024b2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024b6:	f103 0c08 	add.w	ip, r3, #8
 80024ba:	e84c 2100 	strex	r1, r2, [ip]
 80024be:	2900      	cmp	r1, #0
 80024c0:	d1f3      	bne.n	80024aa <UART_RxISR_16BIT+0x42>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80024c2:	2220      	movs	r2, #32
 80024c4:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024c8:	6641      	str	r1, [r0, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80024ca:	685a      	ldr	r2, [r3, #4]
      huart->RxISR = NULL;
 80024cc:	6681      	str	r1, [r0, #104]	; 0x68
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80024ce:	0211      	lsls	r1, r2, #8
 80024d0:	d405      	bmi.n	80024de <UART_RxISR_16BIT+0x76>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024d2:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80024d4:	2a01      	cmp	r2, #1
 80024d6:	d00b      	beq.n	80024f0 <UART_RxISR_16BIT+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80024d8:	f7fd feca 	bl	8000270 <HAL_UART_RxCpltCallback>
 80024dc:	e01b      	b.n	8002516 <UART_RxISR_16BIT+0xae>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024de:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80024e2:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024e6:	e843 2100 	strex	r1, r2, [r3]
 80024ea:	2900      	cmp	r1, #0
 80024ec:	d1f7      	bne.n	80024de <UART_RxISR_16BIT+0x76>
 80024ee:	e7f0      	b.n	80024d2 <UART_RxISR_16BIT+0x6a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024f0:	2200      	movs	r2, #0
 80024f2:	6602      	str	r2, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024f4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024f8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024fc:	e843 2100 	strex	r1, r2, [r3]
 8002500:	2900      	cmp	r1, #0
 8002502:	d1f7      	bne.n	80024f4 <UART_RxISR_16BIT+0x8c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002504:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002506:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800250a:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800250c:	bf44      	itt	mi
 800250e:	2210      	movmi	r2, #16
 8002510:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002512:	f7ff fdf7 	bl	8002104 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002516:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002518:	699a      	ldr	r2, [r3, #24]
 800251a:	f042 0208 	orr.w	r2, r2, #8
 800251e:	619a      	str	r2, [r3, #24]
}
 8002520:	e7f9      	b.n	8002516 <UART_RxISR_16BIT+0xae>
	...

08002524 <UART_SetConfig>:
{
 8002524:	b538      	push	{r3, r4, r5, lr}
 8002526:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002528:	69c0      	ldr	r0, [r0, #28]
 800252a:	6921      	ldr	r1, [r4, #16]
 800252c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800252e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002530:	430a      	orrs	r2, r1
 8002532:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002534:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002536:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002538:	4940      	ldr	r1, [pc, #256]	; (800263c <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800253a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800253c:	4029      	ands	r1, r5
 800253e:	430a      	orrs	r2, r1
 8002540:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	68e1      	ldr	r1, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8002546:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002548:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800254c:	430a      	orrs	r2, r1
 800254e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002550:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002552:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002554:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8002558:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800255a:	430a      	orrs	r2, r1
 800255c:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800255e:	4a38      	ldr	r2, [pc, #224]	; (8002640 <UART_SetConfig+0x11c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d114      	bne.n	800258e <UART_SetConfig+0x6a>
 8002564:	4b37      	ldr	r3, [pc, #220]	; (8002644 <UART_SetConfig+0x120>)
 8002566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002568:	f003 0303 	and.w	r3, r3, #3
 800256c:	3b01      	subs	r3, #1
 800256e:	2b02      	cmp	r3, #2
 8002570:	d814      	bhi.n	800259c <UART_SetConfig+0x78>
 8002572:	4a35      	ldr	r2, [pc, #212]	; (8002648 <UART_SetConfig+0x124>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002574:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002578:	5cd3      	ldrb	r3, [r2, r3]
 800257a:	d136      	bne.n	80025ea <UART_SetConfig+0xc6>
    switch (clocksource)
 800257c:	2b08      	cmp	r3, #8
 800257e:	d85a      	bhi.n	8002636 <UART_SetConfig+0x112>
 8002580:	e8df f003 	tbb	[pc, r3]
 8002584:	591d170f 	.word	0x591d170f
 8002588:	5959591a 	.word	0x5959591a
 800258c:	1e          	.byte	0x1e
 800258d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800258e:	4a2f      	ldr	r2, [pc, #188]	; (800264c <UART_SetConfig+0x128>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d003      	beq.n	800259c <UART_SetConfig+0x78>
 8002594:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002598:	4293      	cmp	r3, r2
 800259a:	d14c      	bne.n	8002636 <UART_SetConfig+0x112>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800259c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80025a0:	d13c      	bne.n	800261c <UART_SetConfig+0xf8>
        pclk = HAL_RCC_GetPCLK1Freq();
 80025a2:	f7ff fadf 	bl	8001b64 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80025a6:	b958      	cbnz	r0, 80025c0 <UART_SetConfig+0x9c>
 80025a8:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 80025aa:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80025ac:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
}
 80025b0:	bd38      	pop	{r3, r4, r5, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80025b2:	f7ff faef 	bl	8001b94 <HAL_RCC_GetPCLK2Freq>
        break;
 80025b6:	e7f6      	b.n	80025a6 <UART_SetConfig+0x82>
        pclk = HAL_RCC_GetSysClockFreq();
 80025b8:	f7ff fa04 	bl	80019c4 <HAL_RCC_GetSysClockFreq>
        break;
 80025bc:	e7f3      	b.n	80025a6 <UART_SetConfig+0x82>
    switch (clocksource)
 80025be:	4824      	ldr	r0, [pc, #144]	; (8002650 <UART_SetConfig+0x12c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80025c0:	6862      	ldr	r2, [r4, #4]
 80025c2:	0853      	lsrs	r3, r2, #1
 80025c4:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025c8:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80025cc:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025d0:	f1a0 0210 	sub.w	r2, r0, #16
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d82e      	bhi.n	8002636 <UART_SetConfig+0x112>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025d8:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 80025dc:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025de:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025e0:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 80025e4:	4318      	orrs	r0, r3
 80025e6:	60d0      	str	r0, [r2, #12]
 80025e8:	e7de      	b.n	80025a8 <UART_SetConfig+0x84>
    switch (clocksource)
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d823      	bhi.n	8002636 <UART_SetConfig+0x112>
 80025ee:	e8df f003 	tbb	[pc, r3]
 80025f2:	1a15      	.short	0x1a15
 80025f4:	221d2220 	.word	0x221d2220
 80025f8:	2222      	.short	0x2222
 80025fa:	05          	.byte	0x05
 80025fb:	00          	.byte	0x00
 80025fc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002600:	6862      	ldr	r2, [r4, #4]
 8002602:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002606:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800260a:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800260e:	f1a3 0110 	sub.w	r1, r3, #16
 8002612:	4291      	cmp	r1, r2
 8002614:	d80f      	bhi.n	8002636 <UART_SetConfig+0x112>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002616:	6822      	ldr	r2, [r4, #0]
 8002618:	60d3      	str	r3, [r2, #12]
 800261a:	e7c5      	b.n	80025a8 <UART_SetConfig+0x84>
        pclk = HAL_RCC_GetPCLK1Freq();
 800261c:	f7ff faa2 	bl	8001b64 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002620:	2800      	cmp	r0, #0
 8002622:	d0c1      	beq.n	80025a8 <UART_SetConfig+0x84>
 8002624:	e7ec      	b.n	8002600 <UART_SetConfig+0xdc>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002626:	f7ff fab5 	bl	8001b94 <HAL_RCC_GetPCLK2Freq>
        break;
 800262a:	e7f9      	b.n	8002620 <UART_SetConfig+0xfc>
        pclk = HAL_RCC_GetSysClockFreq();
 800262c:	f7ff f9ca 	bl	80019c4 <HAL_RCC_GetSysClockFreq>
        break;
 8002630:	e7f6      	b.n	8002620 <UART_SetConfig+0xfc>
        pclk = (uint32_t) HSI_VALUE;
 8002632:	4807      	ldr	r0, [pc, #28]	; (8002650 <UART_SetConfig+0x12c>)
 8002634:	e7e4      	b.n	8002600 <UART_SetConfig+0xdc>
    switch (clocksource)
 8002636:	2001      	movs	r0, #1
 8002638:	e7b7      	b.n	80025aa <UART_SetConfig+0x86>
 800263a:	bf00      	nop
 800263c:	efff69f3 	.word	0xefff69f3
 8002640:	40013800 	.word	0x40013800
 8002644:	40021000 	.word	0x40021000
 8002648:	080033d1 	.word	0x080033d1
 800264c:	40004400 	.word	0x40004400
 8002650:	007a1200 	.word	0x007a1200

08002654 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002654:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002656:	071a      	lsls	r2, r3, #28
{
 8002658:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800265a:	d506      	bpl.n	800266a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800265c:	6801      	ldr	r1, [r0, #0]
 800265e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002660:	684a      	ldr	r2, [r1, #4]
 8002662:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002666:	4322      	orrs	r2, r4
 8002668:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800266a:	07dc      	lsls	r4, r3, #31
 800266c:	d506      	bpl.n	800267c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800266e:	6801      	ldr	r1, [r0, #0]
 8002670:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002672:	684a      	ldr	r2, [r1, #4]
 8002674:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002678:	4322      	orrs	r2, r4
 800267a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800267c:	0799      	lsls	r1, r3, #30
 800267e:	d506      	bpl.n	800268e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002680:	6801      	ldr	r1, [r0, #0]
 8002682:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002684:	684a      	ldr	r2, [r1, #4]
 8002686:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800268a:	4322      	orrs	r2, r4
 800268c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800268e:	075a      	lsls	r2, r3, #29
 8002690:	d506      	bpl.n	80026a0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002692:	6801      	ldr	r1, [r0, #0]
 8002694:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002696:	684a      	ldr	r2, [r1, #4]
 8002698:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800269c:	4322      	orrs	r2, r4
 800269e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80026a0:	06dc      	lsls	r4, r3, #27
 80026a2:	d506      	bpl.n	80026b2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80026a4:	6801      	ldr	r1, [r0, #0]
 80026a6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80026a8:	688a      	ldr	r2, [r1, #8]
 80026aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026ae:	4322      	orrs	r2, r4
 80026b0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80026b2:	0699      	lsls	r1, r3, #26
 80026b4:	d506      	bpl.n	80026c4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80026b6:	6801      	ldr	r1, [r0, #0]
 80026b8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80026ba:	688a      	ldr	r2, [r1, #8]
 80026bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026c0:	4322      	orrs	r2, r4
 80026c2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026c4:	065a      	lsls	r2, r3, #25
 80026c6:	d50f      	bpl.n	80026e8 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026c8:	6801      	ldr	r1, [r0, #0]
 80026ca:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80026cc:	684a      	ldr	r2, [r1, #4]
 80026ce:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80026d2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026d4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026d8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026da:	d105      	bne.n	80026e8 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026dc:	684a      	ldr	r2, [r1, #4]
 80026de:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80026e0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80026e4:	4322      	orrs	r2, r4
 80026e6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026e8:	061b      	lsls	r3, r3, #24
 80026ea:	d506      	bpl.n	80026fa <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026ec:	6802      	ldr	r2, [r0, #0]
 80026ee:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80026f0:	6853      	ldr	r3, [r2, #4]
 80026f2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80026f6:	430b      	orrs	r3, r1
 80026f8:	6053      	str	r3, [r2, #4]
}
 80026fa:	bd10      	pop	{r4, pc}

080026fc <UART_WaitOnFlagUntilTimeout>:
{
 80026fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002700:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002704:	4604      	mov	r4, r0
 8002706:	460d      	mov	r5, r1
 8002708:	4617      	mov	r7, r2
 800270a:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800270c:	6822      	ldr	r2, [r4, #0]
 800270e:	69d3      	ldr	r3, [r2, #28]
 8002710:	ea35 0303 	bics.w	r3, r5, r3
 8002714:	bf0c      	ite	eq
 8002716:	2301      	moveq	r3, #1
 8002718:	2300      	movne	r3, #0
 800271a:	42bb      	cmp	r3, r7
 800271c:	d001      	beq.n	8002722 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800271e:	2000      	movs	r0, #0
 8002720:	e022      	b.n	8002768 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8002722:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002726:	d0f2      	beq.n	800270e <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002728:	f7fe f8d8 	bl	80008dc <HAL_GetTick>
 800272c:	eba0 0008 	sub.w	r0, r0, r8
 8002730:	4548      	cmp	r0, r9
 8002732:	d829      	bhi.n	8002788 <UART_WaitOnFlagUntilTimeout+0x8c>
 8002734:	f1b9 0f00 	cmp.w	r9, #0
 8002738:	d026      	beq.n	8002788 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800273a:	6821      	ldr	r1, [r4, #0]
 800273c:	680b      	ldr	r3, [r1, #0]
 800273e:	075a      	lsls	r2, r3, #29
 8002740:	d5e4      	bpl.n	800270c <UART_WaitOnFlagUntilTimeout+0x10>
 8002742:	2d80      	cmp	r5, #128	; 0x80
 8002744:	d0e2      	beq.n	800270c <UART_WaitOnFlagUntilTimeout+0x10>
 8002746:	2d40      	cmp	r5, #64	; 0x40
 8002748:	d0e0      	beq.n	800270c <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800274a:	69ce      	ldr	r6, [r1, #28]
 800274c:	f016 0608 	ands.w	r6, r6, #8
 8002750:	d00c      	beq.n	800276c <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002752:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8002754:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002756:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8002758:	f7ff fca0 	bl	800209c <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 800275c:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800275e:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8002762:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
          return HAL_ERROR;
 8002766:	2001      	movs	r0, #1
}
 8002768:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800276c:	69cb      	ldr	r3, [r1, #28]
 800276e:	051b      	lsls	r3, r3, #20
 8002770:	d5cc      	bpl.n	800270c <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002772:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002776:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8002778:	4620      	mov	r0, r4
 800277a:	f7ff fc8f 	bl	800209c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800277e:	2320      	movs	r3, #32
 8002780:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8002784:	f884 6078 	strb.w	r6, [r4, #120]	; 0x78
        return HAL_TIMEOUT;
 8002788:	2003      	movs	r0, #3
 800278a:	e7ed      	b.n	8002768 <UART_WaitOnFlagUntilTimeout+0x6c>

0800278c <HAL_UART_Transmit>:
{
 800278c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002790:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002792:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8002794:	2b20      	cmp	r3, #32
{
 8002796:	4604      	mov	r4, r0
 8002798:	460e      	mov	r6, r1
 800279a:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800279c:	d144      	bne.n	8002828 <HAL_UART_Transmit+0x9c>
    if ((pData == NULL) || (Size == 0U))
 800279e:	2900      	cmp	r1, #0
 80027a0:	d044      	beq.n	800282c <HAL_UART_Transmit+0xa0>
 80027a2:	2a00      	cmp	r2, #0
 80027a4:	d042      	beq.n	800282c <HAL_UART_Transmit+0xa0>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027a6:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027a8:	2500      	movs	r5, #0
 80027aa:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027ae:	67c3      	str	r3, [r0, #124]	; 0x7c
    tickstart = HAL_GetTick();
 80027b0:	f7fe f894 	bl	80008dc <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027b4:	68a2      	ldr	r2, [r4, #8]
    huart->TxXferSize  = Size;
 80027b6:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ba:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80027be:	4603      	mov	r3, r0
    huart->TxXferCount = Size;
 80027c0:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027c4:	d103      	bne.n	80027ce <HAL_UART_Transmit+0x42>
 80027c6:	6922      	ldr	r2, [r4, #16]
 80027c8:	b90a      	cbnz	r2, 80027ce <HAL_UART_Transmit+0x42>
 80027ca:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 80027cc:	4616      	mov	r6, r2
    while (huart->TxXferCount > 0U)
 80027ce:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027d2:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 80027d6:	b292      	uxth	r2, r2
 80027d8:	b94a      	cbnz	r2, 80027ee <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027da:	2140      	movs	r1, #64	; 0x40
 80027dc:	4620      	mov	r0, r4
 80027de:	f7ff ff8d 	bl	80026fc <UART_WaitOnFlagUntilTimeout>
 80027e2:	2320      	movs	r3, #32
      huart->gState = HAL_UART_STATE_READY;
 80027e4:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027e6:	b960      	cbnz	r0, 8002802 <HAL_UART_Transmit+0x76>
}
 80027e8:	b004      	add	sp, #16
 80027ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027ee:	2200      	movs	r2, #0
 80027f0:	2180      	movs	r1, #128	; 0x80
 80027f2:	4620      	mov	r0, r4
 80027f4:	9303      	str	r3, [sp, #12]
 80027f6:	f7ff ff81 	bl	80026fc <UART_WaitOnFlagUntilTimeout>
 80027fa:	9b03      	ldr	r3, [sp, #12]
 80027fc:	b118      	cbz	r0, 8002806 <HAL_UART_Transmit+0x7a>
        huart->gState = HAL_UART_STATE_READY;
 80027fe:	2320      	movs	r3, #32
 8002800:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8002802:	2003      	movs	r0, #3
 8002804:	e7f0      	b.n	80027e8 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002806:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 8002808:	b95e      	cbnz	r6, 8002822 <HAL_UART_Transmit+0x96>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800280a:	f835 2b02 	ldrh.w	r2, [r5], #2
 800280e:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002812:	850a      	strh	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8002814:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002818:	3a01      	subs	r2, #1
 800281a:	b292      	uxth	r2, r2
 800281c:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8002820:	e7d5      	b.n	80027ce <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002822:	f816 2b01 	ldrb.w	r2, [r6], #1
 8002826:	e7f4      	b.n	8002812 <HAL_UART_Transmit+0x86>
    return HAL_BUSY;
 8002828:	2002      	movs	r0, #2
 800282a:	e7dd      	b.n	80027e8 <HAL_UART_Transmit+0x5c>
      return  HAL_ERROR;
 800282c:	2001      	movs	r0, #1
 800282e:	e7db      	b.n	80027e8 <HAL_UART_Transmit+0x5c>

08002830 <UART_CheckIdleState>:
{
 8002830:	b530      	push	{r4, r5, lr}
 8002832:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002834:	2500      	movs	r5, #0
{
 8002836:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002838:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
  tickstart = HAL_GetTick();
 800283c:	f7fe f84e 	bl	80008dc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002840:	6822      	ldr	r2, [r4, #0]
 8002842:	6812      	ldr	r2, [r2, #0]
 8002844:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8002846:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002848:	d51b      	bpl.n	8002882 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800284a:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800284e:	9200      	str	r2, [sp, #0]
 8002850:	9003      	str	r0, [sp, #12]
 8002852:	462a      	mov	r2, r5
 8002854:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002858:	4620      	mov	r0, r4
 800285a:	f7ff ff4f 	bl	80026fc <UART_WaitOnFlagUntilTimeout>
 800285e:	9b03      	ldr	r3, [sp, #12]
 8002860:	b178      	cbz	r0, 8002882 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002862:	6821      	ldr	r1, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002864:	e851 3f00 	ldrex	r3, [r1]
 8002868:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800286c:	e841 3200 	strex	r2, r3, [r1]
 8002870:	2a00      	cmp	r2, #0
 8002872:	d1f6      	bne.n	8002862 <UART_CheckIdleState+0x32>
      huart->gState = HAL_UART_STATE_READY;
 8002874:	2320      	movs	r3, #32
 8002876:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8002878:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
      return HAL_TIMEOUT;
 800287c:	2003      	movs	r0, #3
}
 800287e:	b005      	add	sp, #20
 8002880:	bd30      	pop	{r4, r5, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002882:	6822      	ldr	r2, [r4, #0]
 8002884:	6812      	ldr	r2, [r2, #0]
 8002886:	0752      	lsls	r2, r2, #29
 8002888:	d523      	bpl.n	80028d2 <UART_CheckIdleState+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800288a:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800288e:	9200      	str	r2, [sp, #0]
 8002890:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002894:	2200      	movs	r2, #0
 8002896:	4620      	mov	r0, r4
 8002898:	f7ff ff30 	bl	80026fc <UART_WaitOnFlagUntilTimeout>
 800289c:	b1c8      	cbz	r0, 80028d2 <UART_CheckIdleState+0xa2>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800289e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028a0:	e852 3f00 	ldrex	r3, [r2]
 80028a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a8:	e842 3000 	strex	r0, r3, [r2]
   return(result);
 80028ac:	6821      	ldr	r1, [r4, #0]
 80028ae:	2800      	cmp	r0, #0
 80028b0:	d1f5      	bne.n	800289e <UART_CheckIdleState+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028b2:	f101 0308 	add.w	r3, r1, #8
 80028b6:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ba:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028be:	f101 0008 	add.w	r0, r1, #8
 80028c2:	e840 3200 	strex	r2, r3, [r0]
 80028c6:	2a00      	cmp	r2, #0
 80028c8:	d1f3      	bne.n	80028b2 <UART_CheckIdleState+0x82>
      huart->RxState = HAL_UART_STATE_READY;
 80028ca:	2320      	movs	r3, #32
 80028cc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 80028d0:	e7d2      	b.n	8002878 <UART_CheckIdleState+0x48>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028d2:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80028d4:	2320      	movs	r3, #32
 80028d6:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 80028d8:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80028dc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028e0:	6620      	str	r0, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028e2:	6660      	str	r0, [r4, #100]	; 0x64
  return HAL_OK;
 80028e4:	e7cb      	b.n	800287e <UART_CheckIdleState+0x4e>

080028e6 <HAL_UART_Init>:
{
 80028e6:	b510      	push	{r4, lr}
  if (huart == NULL)
 80028e8:	4604      	mov	r4, r0
 80028ea:	b340      	cbz	r0, 800293e <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80028ec:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80028ee:	b91b      	cbnz	r3, 80028f8 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 80028f0:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 80028f4:	f7fd ff0e 	bl	8000714 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80028f8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80028fa:	2324      	movs	r3, #36	; 0x24
 80028fc:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 80028fe:	6813      	ldr	r3, [r2, #0]
 8002900:	f023 0301 	bic.w	r3, r3, #1
 8002904:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002908:	b113      	cbz	r3, 8002910 <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 800290a:	4620      	mov	r0, r4
 800290c:	f7ff fea2 	bl	8002654 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002910:	4620      	mov	r0, r4
 8002912:	f7ff fe07 	bl	8002524 <UART_SetConfig>
 8002916:	2801      	cmp	r0, #1
 8002918:	d011      	beq.n	800293e <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800291a:	6823      	ldr	r3, [r4, #0]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002922:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800292a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002932:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002934:	601a      	str	r2, [r3, #0]
}
 8002936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800293a:	f7ff bf79 	b.w	8002830 <UART_CheckIdleState>
}
 800293e:	2001      	movs	r0, #1
 8002940:	bd10      	pop	{r4, pc}
	...

08002944 <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 8002944:	6883      	ldr	r3, [r0, #8]
{
 8002946:	b510      	push	{r4, lr}
  UART_MASK_COMPUTATION(huart);
 8002948:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxXferSize  = Size;
 800294c:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8002950:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 8002954:	f04f 0200 	mov.w	r2, #0
  huart->pRxBuffPtr  = pData;
 8002958:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 800295a:	6682      	str	r2, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 800295c:	d130      	bne.n	80029c0 <UART_Start_Receive_IT+0x7c>
 800295e:	6903      	ldr	r3, [r0, #16]
 8002960:	bb63      	cbnz	r3, 80029bc <UART_Start_Receive_IT+0x78>
 8002962:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002966:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800296a:	2300      	movs	r3, #0
 800296c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002970:	2322      	movs	r3, #34	; 0x22
 8002972:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002976:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002978:	f102 0308 	add.w	r3, r2, #8
 800297c:	e853 3f00 	ldrex	r3, [r3]
 8002980:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002984:	3208      	adds	r2, #8
 8002986:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800298a:	6802      	ldr	r2, [r0, #0]
 800298c:	2900      	cmp	r1, #0
 800298e:	d1f2      	bne.n	8002976 <UART_Start_Receive_IT+0x32>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002990:	6883      	ldr	r3, [r0, #8]
 8002992:	6901      	ldr	r1, [r0, #16]
 8002994:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002998:	d123      	bne.n	80029e2 <UART_Start_Receive_IT+0x9e>
    huart->RxISR = UART_RxISR_8BIT;
 800299a:	4b17      	ldr	r3, [pc, #92]	; (80029f8 <UART_Start_Receive_IT+0xb4>)
 800299c:	4c17      	ldr	r4, [pc, #92]	; (80029fc <UART_Start_Receive_IT+0xb8>)
 800299e:	2900      	cmp	r1, #0
 80029a0:	bf18      	it	ne
 80029a2:	4623      	movne	r3, r4
 80029a4:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 80029a6:	b1f1      	cbz	r1, 80029e6 <UART_Start_Receive_IT+0xa2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a8:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80029ac:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029b0:	e842 3100 	strex	r1, r3, [r2]
 80029b4:	2900      	cmp	r1, #0
 80029b6:	d1f7      	bne.n	80029a8 <UART_Start_Receive_IT+0x64>
}
 80029b8:	2000      	movs	r0, #0
 80029ba:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 80029bc:	23ff      	movs	r3, #255	; 0xff
 80029be:	e7d2      	b.n	8002966 <UART_Start_Receive_IT+0x22>
 80029c0:	b923      	cbnz	r3, 80029cc <UART_Start_Receive_IT+0x88>
 80029c2:	6903      	ldr	r3, [r0, #16]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f9      	beq.n	80029bc <UART_Start_Receive_IT+0x78>
 80029c8:	237f      	movs	r3, #127	; 0x7f
 80029ca:	e7cc      	b.n	8002966 <UART_Start_Receive_IT+0x22>
 80029cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029d0:	d104      	bne.n	80029dc <UART_Start_Receive_IT+0x98>
 80029d2:	6903      	ldr	r3, [r0, #16]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d0f7      	beq.n	80029c8 <UART_Start_Receive_IT+0x84>
 80029d8:	233f      	movs	r3, #63	; 0x3f
 80029da:	e7c4      	b.n	8002966 <UART_Start_Receive_IT+0x22>
 80029dc:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 80029e0:	e7c3      	b.n	800296a <UART_Start_Receive_IT+0x26>
    huart->RxISR = UART_RxISR_8BIT;
 80029e2:	4b06      	ldr	r3, [pc, #24]	; (80029fc <UART_Start_Receive_IT+0xb8>)
 80029e4:	e7de      	b.n	80029a4 <UART_Start_Receive_IT+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e6:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80029ea:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ee:	e842 3100 	strex	r1, r3, [r2]
 80029f2:	2900      	cmp	r1, #0
 80029f4:	d1f7      	bne.n	80029e6 <UART_Start_Receive_IT+0xa2>
 80029f6:	e7df      	b.n	80029b8 <UART_Start_Receive_IT+0x74>
 80029f8:	08002469 	.word	0x08002469
 80029fc:	080023a9 	.word	0x080023a9

08002a00 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a00:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8002a04:	2b20      	cmp	r3, #32
{
 8002a06:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a08:	d112      	bne.n	8002a30 <HAL_UART_Receive_IT+0x30>
    if ((pData == NULL) || (Size == 0U))
 8002a0a:	b1a1      	cbz	r1, 8002a36 <HAL_UART_Receive_IT+0x36>
 8002a0c:	b19a      	cbz	r2, 8002a36 <HAL_UART_Receive_IT+0x36>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a0e:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002a10:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a12:	6603      	str	r3, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002a14:	6863      	ldr	r3, [r4, #4]
 8002a16:	021b      	lsls	r3, r3, #8
 8002a18:	d507      	bpl.n	8002a2a <HAL_UART_Receive_IT+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a1a:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002a1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a22:	e844 3500 	strex	r5, r3, [r4]
 8002a26:	2d00      	cmp	r5, #0
 8002a28:	d1f7      	bne.n	8002a1a <HAL_UART_Receive_IT+0x1a>
}
 8002a2a:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a2c:	f7ff bf8a 	b.w	8002944 <UART_Start_Receive_IT>
    return HAL_BUSY;
 8002a30:	2002      	movs	r0, #2
}
 8002a32:	bc30      	pop	{r4, r5}
 8002a34:	4770      	bx	lr
      return HAL_ERROR;
 8002a36:	2001      	movs	r0, #1
 8002a38:	e7fb      	b.n	8002a32 <HAL_UART_Receive_IT+0x32>

08002a3a <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002a3a:	4770      	bx	lr

08002a3c <__errno>:
 8002a3c:	4b01      	ldr	r3, [pc, #4]	; (8002a44 <__errno+0x8>)
 8002a3e:	6818      	ldr	r0, [r3, #0]
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	2000000c 	.word	0x2000000c

08002a48 <__libc_init_array>:
 8002a48:	b570      	push	{r4, r5, r6, lr}
 8002a4a:	4d0d      	ldr	r5, [pc, #52]	; (8002a80 <__libc_init_array+0x38>)
 8002a4c:	4c0d      	ldr	r4, [pc, #52]	; (8002a84 <__libc_init_array+0x3c>)
 8002a4e:	1b64      	subs	r4, r4, r5
 8002a50:	10a4      	asrs	r4, r4, #2
 8002a52:	2600      	movs	r6, #0
 8002a54:	42a6      	cmp	r6, r4
 8002a56:	d109      	bne.n	8002a6c <__libc_init_array+0x24>
 8002a58:	4d0b      	ldr	r5, [pc, #44]	; (8002a88 <__libc_init_array+0x40>)
 8002a5a:	4c0c      	ldr	r4, [pc, #48]	; (8002a8c <__libc_init_array+0x44>)
 8002a5c:	f000 fc8e 	bl	800337c <_init>
 8002a60:	1b64      	subs	r4, r4, r5
 8002a62:	10a4      	asrs	r4, r4, #2
 8002a64:	2600      	movs	r6, #0
 8002a66:	42a6      	cmp	r6, r4
 8002a68:	d105      	bne.n	8002a76 <__libc_init_array+0x2e>
 8002a6a:	bd70      	pop	{r4, r5, r6, pc}
 8002a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a70:	4798      	blx	r3
 8002a72:	3601      	adds	r6, #1
 8002a74:	e7ee      	b.n	8002a54 <__libc_init_array+0xc>
 8002a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a7a:	4798      	blx	r3
 8002a7c:	3601      	adds	r6, #1
 8002a7e:	e7f2      	b.n	8002a66 <__libc_init_array+0x1e>
 8002a80:	08003408 	.word	0x08003408
 8002a84:	08003408 	.word	0x08003408
 8002a88:	08003408 	.word	0x08003408
 8002a8c:	0800340c 	.word	0x0800340c

08002a90 <memset>:
 8002a90:	4402      	add	r2, r0
 8002a92:	4603      	mov	r3, r0
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d100      	bne.n	8002a9a <memset+0xa>
 8002a98:	4770      	bx	lr
 8002a9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002a9e:	e7f9      	b.n	8002a94 <memset+0x4>

08002aa0 <siprintf>:
 8002aa0:	b40e      	push	{r1, r2, r3}
 8002aa2:	b500      	push	{lr}
 8002aa4:	b09c      	sub	sp, #112	; 0x70
 8002aa6:	ab1d      	add	r3, sp, #116	; 0x74
 8002aa8:	9002      	str	r0, [sp, #8]
 8002aaa:	9006      	str	r0, [sp, #24]
 8002aac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002ab0:	4809      	ldr	r0, [pc, #36]	; (8002ad8 <siprintf+0x38>)
 8002ab2:	9107      	str	r1, [sp, #28]
 8002ab4:	9104      	str	r1, [sp, #16]
 8002ab6:	4909      	ldr	r1, [pc, #36]	; (8002adc <siprintf+0x3c>)
 8002ab8:	f853 2b04 	ldr.w	r2, [r3], #4
 8002abc:	9105      	str	r1, [sp, #20]
 8002abe:	6800      	ldr	r0, [r0, #0]
 8002ac0:	9301      	str	r3, [sp, #4]
 8002ac2:	a902      	add	r1, sp, #8
 8002ac4:	f000 f868 	bl	8002b98 <_svfiprintf_r>
 8002ac8:	9b02      	ldr	r3, [sp, #8]
 8002aca:	2200      	movs	r2, #0
 8002acc:	701a      	strb	r2, [r3, #0]
 8002ace:	b01c      	add	sp, #112	; 0x70
 8002ad0:	f85d eb04 	ldr.w	lr, [sp], #4
 8002ad4:	b003      	add	sp, #12
 8002ad6:	4770      	bx	lr
 8002ad8:	2000000c 	.word	0x2000000c
 8002adc:	ffff0208 	.word	0xffff0208

08002ae0 <__ssputs_r>:
 8002ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ae4:	688e      	ldr	r6, [r1, #8]
 8002ae6:	429e      	cmp	r6, r3
 8002ae8:	4682      	mov	sl, r0
 8002aea:	460c      	mov	r4, r1
 8002aec:	4690      	mov	r8, r2
 8002aee:	461f      	mov	r7, r3
 8002af0:	d838      	bhi.n	8002b64 <__ssputs_r+0x84>
 8002af2:	898a      	ldrh	r2, [r1, #12]
 8002af4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002af8:	d032      	beq.n	8002b60 <__ssputs_r+0x80>
 8002afa:	6825      	ldr	r5, [r4, #0]
 8002afc:	6909      	ldr	r1, [r1, #16]
 8002afe:	eba5 0901 	sub.w	r9, r5, r1
 8002b02:	6965      	ldr	r5, [r4, #20]
 8002b04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	444b      	add	r3, r9
 8002b10:	106d      	asrs	r5, r5, #1
 8002b12:	429d      	cmp	r5, r3
 8002b14:	bf38      	it	cc
 8002b16:	461d      	movcc	r5, r3
 8002b18:	0553      	lsls	r3, r2, #21
 8002b1a:	d531      	bpl.n	8002b80 <__ssputs_r+0xa0>
 8002b1c:	4629      	mov	r1, r5
 8002b1e:	f000 fb63 	bl	80031e8 <_malloc_r>
 8002b22:	4606      	mov	r6, r0
 8002b24:	b950      	cbnz	r0, 8002b3c <__ssputs_r+0x5c>
 8002b26:	230c      	movs	r3, #12
 8002b28:	f8ca 3000 	str.w	r3, [sl]
 8002b2c:	89a3      	ldrh	r3, [r4, #12]
 8002b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b32:	81a3      	strh	r3, [r4, #12]
 8002b34:	f04f 30ff 	mov.w	r0, #4294967295
 8002b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b3c:	6921      	ldr	r1, [r4, #16]
 8002b3e:	464a      	mov	r2, r9
 8002b40:	f000 fabe 	bl	80030c0 <memcpy>
 8002b44:	89a3      	ldrh	r3, [r4, #12]
 8002b46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b4e:	81a3      	strh	r3, [r4, #12]
 8002b50:	6126      	str	r6, [r4, #16]
 8002b52:	6165      	str	r5, [r4, #20]
 8002b54:	444e      	add	r6, r9
 8002b56:	eba5 0509 	sub.w	r5, r5, r9
 8002b5a:	6026      	str	r6, [r4, #0]
 8002b5c:	60a5      	str	r5, [r4, #8]
 8002b5e:	463e      	mov	r6, r7
 8002b60:	42be      	cmp	r6, r7
 8002b62:	d900      	bls.n	8002b66 <__ssputs_r+0x86>
 8002b64:	463e      	mov	r6, r7
 8002b66:	6820      	ldr	r0, [r4, #0]
 8002b68:	4632      	mov	r2, r6
 8002b6a:	4641      	mov	r1, r8
 8002b6c:	f000 fab6 	bl	80030dc <memmove>
 8002b70:	68a3      	ldr	r3, [r4, #8]
 8002b72:	1b9b      	subs	r3, r3, r6
 8002b74:	60a3      	str	r3, [r4, #8]
 8002b76:	6823      	ldr	r3, [r4, #0]
 8002b78:	4433      	add	r3, r6
 8002b7a:	6023      	str	r3, [r4, #0]
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	e7db      	b.n	8002b38 <__ssputs_r+0x58>
 8002b80:	462a      	mov	r2, r5
 8002b82:	f000 fba5 	bl	80032d0 <_realloc_r>
 8002b86:	4606      	mov	r6, r0
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	d1e1      	bne.n	8002b50 <__ssputs_r+0x70>
 8002b8c:	6921      	ldr	r1, [r4, #16]
 8002b8e:	4650      	mov	r0, sl
 8002b90:	f000 fabe 	bl	8003110 <_free_r>
 8002b94:	e7c7      	b.n	8002b26 <__ssputs_r+0x46>
	...

08002b98 <_svfiprintf_r>:
 8002b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b9c:	4698      	mov	r8, r3
 8002b9e:	898b      	ldrh	r3, [r1, #12]
 8002ba0:	061b      	lsls	r3, r3, #24
 8002ba2:	b09d      	sub	sp, #116	; 0x74
 8002ba4:	4607      	mov	r7, r0
 8002ba6:	460d      	mov	r5, r1
 8002ba8:	4614      	mov	r4, r2
 8002baa:	d50e      	bpl.n	8002bca <_svfiprintf_r+0x32>
 8002bac:	690b      	ldr	r3, [r1, #16]
 8002bae:	b963      	cbnz	r3, 8002bca <_svfiprintf_r+0x32>
 8002bb0:	2140      	movs	r1, #64	; 0x40
 8002bb2:	f000 fb19 	bl	80031e8 <_malloc_r>
 8002bb6:	6028      	str	r0, [r5, #0]
 8002bb8:	6128      	str	r0, [r5, #16]
 8002bba:	b920      	cbnz	r0, 8002bc6 <_svfiprintf_r+0x2e>
 8002bbc:	230c      	movs	r3, #12
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc4:	e0d1      	b.n	8002d6a <_svfiprintf_r+0x1d2>
 8002bc6:	2340      	movs	r3, #64	; 0x40
 8002bc8:	616b      	str	r3, [r5, #20]
 8002bca:	2300      	movs	r3, #0
 8002bcc:	9309      	str	r3, [sp, #36]	; 0x24
 8002bce:	2320      	movs	r3, #32
 8002bd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002bd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8002bd8:	2330      	movs	r3, #48	; 0x30
 8002bda:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002d84 <_svfiprintf_r+0x1ec>
 8002bde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002be2:	f04f 0901 	mov.w	r9, #1
 8002be6:	4623      	mov	r3, r4
 8002be8:	469a      	mov	sl, r3
 8002bea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002bee:	b10a      	cbz	r2, 8002bf4 <_svfiprintf_r+0x5c>
 8002bf0:	2a25      	cmp	r2, #37	; 0x25
 8002bf2:	d1f9      	bne.n	8002be8 <_svfiprintf_r+0x50>
 8002bf4:	ebba 0b04 	subs.w	fp, sl, r4
 8002bf8:	d00b      	beq.n	8002c12 <_svfiprintf_r+0x7a>
 8002bfa:	465b      	mov	r3, fp
 8002bfc:	4622      	mov	r2, r4
 8002bfe:	4629      	mov	r1, r5
 8002c00:	4638      	mov	r0, r7
 8002c02:	f7ff ff6d 	bl	8002ae0 <__ssputs_r>
 8002c06:	3001      	adds	r0, #1
 8002c08:	f000 80aa 	beq.w	8002d60 <_svfiprintf_r+0x1c8>
 8002c0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002c0e:	445a      	add	r2, fp
 8002c10:	9209      	str	r2, [sp, #36]	; 0x24
 8002c12:	f89a 3000 	ldrb.w	r3, [sl]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f000 80a2 	beq.w	8002d60 <_svfiprintf_r+0x1c8>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8002c22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c26:	f10a 0a01 	add.w	sl, sl, #1
 8002c2a:	9304      	str	r3, [sp, #16]
 8002c2c:	9307      	str	r3, [sp, #28]
 8002c2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c32:	931a      	str	r3, [sp, #104]	; 0x68
 8002c34:	4654      	mov	r4, sl
 8002c36:	2205      	movs	r2, #5
 8002c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c3c:	4851      	ldr	r0, [pc, #324]	; (8002d84 <_svfiprintf_r+0x1ec>)
 8002c3e:	f7fd fac7 	bl	80001d0 <memchr>
 8002c42:	9a04      	ldr	r2, [sp, #16]
 8002c44:	b9d8      	cbnz	r0, 8002c7e <_svfiprintf_r+0xe6>
 8002c46:	06d0      	lsls	r0, r2, #27
 8002c48:	bf44      	itt	mi
 8002c4a:	2320      	movmi	r3, #32
 8002c4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c50:	0711      	lsls	r1, r2, #28
 8002c52:	bf44      	itt	mi
 8002c54:	232b      	movmi	r3, #43	; 0x2b
 8002c56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c5a:	f89a 3000 	ldrb.w	r3, [sl]
 8002c5e:	2b2a      	cmp	r3, #42	; 0x2a
 8002c60:	d015      	beq.n	8002c8e <_svfiprintf_r+0xf6>
 8002c62:	9a07      	ldr	r2, [sp, #28]
 8002c64:	4654      	mov	r4, sl
 8002c66:	2000      	movs	r0, #0
 8002c68:	f04f 0c0a 	mov.w	ip, #10
 8002c6c:	4621      	mov	r1, r4
 8002c6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c72:	3b30      	subs	r3, #48	; 0x30
 8002c74:	2b09      	cmp	r3, #9
 8002c76:	d94e      	bls.n	8002d16 <_svfiprintf_r+0x17e>
 8002c78:	b1b0      	cbz	r0, 8002ca8 <_svfiprintf_r+0x110>
 8002c7a:	9207      	str	r2, [sp, #28]
 8002c7c:	e014      	b.n	8002ca8 <_svfiprintf_r+0x110>
 8002c7e:	eba0 0308 	sub.w	r3, r0, r8
 8002c82:	fa09 f303 	lsl.w	r3, r9, r3
 8002c86:	4313      	orrs	r3, r2
 8002c88:	9304      	str	r3, [sp, #16]
 8002c8a:	46a2      	mov	sl, r4
 8002c8c:	e7d2      	b.n	8002c34 <_svfiprintf_r+0x9c>
 8002c8e:	9b03      	ldr	r3, [sp, #12]
 8002c90:	1d19      	adds	r1, r3, #4
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	9103      	str	r1, [sp, #12]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	bfbb      	ittet	lt
 8002c9a:	425b      	neglt	r3, r3
 8002c9c:	f042 0202 	orrlt.w	r2, r2, #2
 8002ca0:	9307      	strge	r3, [sp, #28]
 8002ca2:	9307      	strlt	r3, [sp, #28]
 8002ca4:	bfb8      	it	lt
 8002ca6:	9204      	strlt	r2, [sp, #16]
 8002ca8:	7823      	ldrb	r3, [r4, #0]
 8002caa:	2b2e      	cmp	r3, #46	; 0x2e
 8002cac:	d10c      	bne.n	8002cc8 <_svfiprintf_r+0x130>
 8002cae:	7863      	ldrb	r3, [r4, #1]
 8002cb0:	2b2a      	cmp	r3, #42	; 0x2a
 8002cb2:	d135      	bne.n	8002d20 <_svfiprintf_r+0x188>
 8002cb4:	9b03      	ldr	r3, [sp, #12]
 8002cb6:	1d1a      	adds	r2, r3, #4
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	9203      	str	r2, [sp, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	bfb8      	it	lt
 8002cc0:	f04f 33ff 	movlt.w	r3, #4294967295
 8002cc4:	3402      	adds	r4, #2
 8002cc6:	9305      	str	r3, [sp, #20]
 8002cc8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002d94 <_svfiprintf_r+0x1fc>
 8002ccc:	7821      	ldrb	r1, [r4, #0]
 8002cce:	2203      	movs	r2, #3
 8002cd0:	4650      	mov	r0, sl
 8002cd2:	f7fd fa7d 	bl	80001d0 <memchr>
 8002cd6:	b140      	cbz	r0, 8002cea <_svfiprintf_r+0x152>
 8002cd8:	2340      	movs	r3, #64	; 0x40
 8002cda:	eba0 000a 	sub.w	r0, r0, sl
 8002cde:	fa03 f000 	lsl.w	r0, r3, r0
 8002ce2:	9b04      	ldr	r3, [sp, #16]
 8002ce4:	4303      	orrs	r3, r0
 8002ce6:	3401      	adds	r4, #1
 8002ce8:	9304      	str	r3, [sp, #16]
 8002cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cee:	4826      	ldr	r0, [pc, #152]	; (8002d88 <_svfiprintf_r+0x1f0>)
 8002cf0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002cf4:	2206      	movs	r2, #6
 8002cf6:	f7fd fa6b 	bl	80001d0 <memchr>
 8002cfa:	2800      	cmp	r0, #0
 8002cfc:	d038      	beq.n	8002d70 <_svfiprintf_r+0x1d8>
 8002cfe:	4b23      	ldr	r3, [pc, #140]	; (8002d8c <_svfiprintf_r+0x1f4>)
 8002d00:	bb1b      	cbnz	r3, 8002d4a <_svfiprintf_r+0x1b2>
 8002d02:	9b03      	ldr	r3, [sp, #12]
 8002d04:	3307      	adds	r3, #7
 8002d06:	f023 0307 	bic.w	r3, r3, #7
 8002d0a:	3308      	adds	r3, #8
 8002d0c:	9303      	str	r3, [sp, #12]
 8002d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d10:	4433      	add	r3, r6
 8002d12:	9309      	str	r3, [sp, #36]	; 0x24
 8002d14:	e767      	b.n	8002be6 <_svfiprintf_r+0x4e>
 8002d16:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d1a:	460c      	mov	r4, r1
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	e7a5      	b.n	8002c6c <_svfiprintf_r+0xd4>
 8002d20:	2300      	movs	r3, #0
 8002d22:	3401      	adds	r4, #1
 8002d24:	9305      	str	r3, [sp, #20]
 8002d26:	4619      	mov	r1, r3
 8002d28:	f04f 0c0a 	mov.w	ip, #10
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d32:	3a30      	subs	r2, #48	; 0x30
 8002d34:	2a09      	cmp	r2, #9
 8002d36:	d903      	bls.n	8002d40 <_svfiprintf_r+0x1a8>
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0c5      	beq.n	8002cc8 <_svfiprintf_r+0x130>
 8002d3c:	9105      	str	r1, [sp, #20]
 8002d3e:	e7c3      	b.n	8002cc8 <_svfiprintf_r+0x130>
 8002d40:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d44:	4604      	mov	r4, r0
 8002d46:	2301      	movs	r3, #1
 8002d48:	e7f0      	b.n	8002d2c <_svfiprintf_r+0x194>
 8002d4a:	ab03      	add	r3, sp, #12
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	462a      	mov	r2, r5
 8002d50:	4b0f      	ldr	r3, [pc, #60]	; (8002d90 <_svfiprintf_r+0x1f8>)
 8002d52:	a904      	add	r1, sp, #16
 8002d54:	4638      	mov	r0, r7
 8002d56:	f3af 8000 	nop.w
 8002d5a:	1c42      	adds	r2, r0, #1
 8002d5c:	4606      	mov	r6, r0
 8002d5e:	d1d6      	bne.n	8002d0e <_svfiprintf_r+0x176>
 8002d60:	89ab      	ldrh	r3, [r5, #12]
 8002d62:	065b      	lsls	r3, r3, #25
 8002d64:	f53f af2c 	bmi.w	8002bc0 <_svfiprintf_r+0x28>
 8002d68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d6a:	b01d      	add	sp, #116	; 0x74
 8002d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d70:	ab03      	add	r3, sp, #12
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	462a      	mov	r2, r5
 8002d76:	4b06      	ldr	r3, [pc, #24]	; (8002d90 <_svfiprintf_r+0x1f8>)
 8002d78:	a904      	add	r1, sp, #16
 8002d7a:	4638      	mov	r0, r7
 8002d7c:	f000 f87a 	bl	8002e74 <_printf_i>
 8002d80:	e7eb      	b.n	8002d5a <_svfiprintf_r+0x1c2>
 8002d82:	bf00      	nop
 8002d84:	080033d4 	.word	0x080033d4
 8002d88:	080033de 	.word	0x080033de
 8002d8c:	00000000 	.word	0x00000000
 8002d90:	08002ae1 	.word	0x08002ae1
 8002d94:	080033da 	.word	0x080033da

08002d98 <_printf_common>:
 8002d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d9c:	4616      	mov	r6, r2
 8002d9e:	4699      	mov	r9, r3
 8002da0:	688a      	ldr	r2, [r1, #8]
 8002da2:	690b      	ldr	r3, [r1, #16]
 8002da4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002da8:	4293      	cmp	r3, r2
 8002daa:	bfb8      	it	lt
 8002dac:	4613      	movlt	r3, r2
 8002dae:	6033      	str	r3, [r6, #0]
 8002db0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002db4:	4607      	mov	r7, r0
 8002db6:	460c      	mov	r4, r1
 8002db8:	b10a      	cbz	r2, 8002dbe <_printf_common+0x26>
 8002dba:	3301      	adds	r3, #1
 8002dbc:	6033      	str	r3, [r6, #0]
 8002dbe:	6823      	ldr	r3, [r4, #0]
 8002dc0:	0699      	lsls	r1, r3, #26
 8002dc2:	bf42      	ittt	mi
 8002dc4:	6833      	ldrmi	r3, [r6, #0]
 8002dc6:	3302      	addmi	r3, #2
 8002dc8:	6033      	strmi	r3, [r6, #0]
 8002dca:	6825      	ldr	r5, [r4, #0]
 8002dcc:	f015 0506 	ands.w	r5, r5, #6
 8002dd0:	d106      	bne.n	8002de0 <_printf_common+0x48>
 8002dd2:	f104 0a19 	add.w	sl, r4, #25
 8002dd6:	68e3      	ldr	r3, [r4, #12]
 8002dd8:	6832      	ldr	r2, [r6, #0]
 8002dda:	1a9b      	subs	r3, r3, r2
 8002ddc:	42ab      	cmp	r3, r5
 8002dde:	dc26      	bgt.n	8002e2e <_printf_common+0x96>
 8002de0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002de4:	1e13      	subs	r3, r2, #0
 8002de6:	6822      	ldr	r2, [r4, #0]
 8002de8:	bf18      	it	ne
 8002dea:	2301      	movne	r3, #1
 8002dec:	0692      	lsls	r2, r2, #26
 8002dee:	d42b      	bmi.n	8002e48 <_printf_common+0xb0>
 8002df0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002df4:	4649      	mov	r1, r9
 8002df6:	4638      	mov	r0, r7
 8002df8:	47c0      	blx	r8
 8002dfa:	3001      	adds	r0, #1
 8002dfc:	d01e      	beq.n	8002e3c <_printf_common+0xa4>
 8002dfe:	6823      	ldr	r3, [r4, #0]
 8002e00:	68e5      	ldr	r5, [r4, #12]
 8002e02:	6832      	ldr	r2, [r6, #0]
 8002e04:	f003 0306 	and.w	r3, r3, #6
 8002e08:	2b04      	cmp	r3, #4
 8002e0a:	bf08      	it	eq
 8002e0c:	1aad      	subeq	r5, r5, r2
 8002e0e:	68a3      	ldr	r3, [r4, #8]
 8002e10:	6922      	ldr	r2, [r4, #16]
 8002e12:	bf0c      	ite	eq
 8002e14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e18:	2500      	movne	r5, #0
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	bfc4      	itt	gt
 8002e1e:	1a9b      	subgt	r3, r3, r2
 8002e20:	18ed      	addgt	r5, r5, r3
 8002e22:	2600      	movs	r6, #0
 8002e24:	341a      	adds	r4, #26
 8002e26:	42b5      	cmp	r5, r6
 8002e28:	d11a      	bne.n	8002e60 <_printf_common+0xc8>
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	e008      	b.n	8002e40 <_printf_common+0xa8>
 8002e2e:	2301      	movs	r3, #1
 8002e30:	4652      	mov	r2, sl
 8002e32:	4649      	mov	r1, r9
 8002e34:	4638      	mov	r0, r7
 8002e36:	47c0      	blx	r8
 8002e38:	3001      	adds	r0, #1
 8002e3a:	d103      	bne.n	8002e44 <_printf_common+0xac>
 8002e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e44:	3501      	adds	r5, #1
 8002e46:	e7c6      	b.n	8002dd6 <_printf_common+0x3e>
 8002e48:	18e1      	adds	r1, r4, r3
 8002e4a:	1c5a      	adds	r2, r3, #1
 8002e4c:	2030      	movs	r0, #48	; 0x30
 8002e4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e52:	4422      	add	r2, r4
 8002e54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e5c:	3302      	adds	r3, #2
 8002e5e:	e7c7      	b.n	8002df0 <_printf_common+0x58>
 8002e60:	2301      	movs	r3, #1
 8002e62:	4622      	mov	r2, r4
 8002e64:	4649      	mov	r1, r9
 8002e66:	4638      	mov	r0, r7
 8002e68:	47c0      	blx	r8
 8002e6a:	3001      	adds	r0, #1
 8002e6c:	d0e6      	beq.n	8002e3c <_printf_common+0xa4>
 8002e6e:	3601      	adds	r6, #1
 8002e70:	e7d9      	b.n	8002e26 <_printf_common+0x8e>
	...

08002e74 <_printf_i>:
 8002e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e78:	7e0f      	ldrb	r7, [r1, #24]
 8002e7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002e7c:	2f78      	cmp	r7, #120	; 0x78
 8002e7e:	4691      	mov	r9, r2
 8002e80:	4680      	mov	r8, r0
 8002e82:	460c      	mov	r4, r1
 8002e84:	469a      	mov	sl, r3
 8002e86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002e8a:	d807      	bhi.n	8002e9c <_printf_i+0x28>
 8002e8c:	2f62      	cmp	r7, #98	; 0x62
 8002e8e:	d80a      	bhi.n	8002ea6 <_printf_i+0x32>
 8002e90:	2f00      	cmp	r7, #0
 8002e92:	f000 80d8 	beq.w	8003046 <_printf_i+0x1d2>
 8002e96:	2f58      	cmp	r7, #88	; 0x58
 8002e98:	f000 80a3 	beq.w	8002fe2 <_printf_i+0x16e>
 8002e9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ea0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ea4:	e03a      	b.n	8002f1c <_printf_i+0xa8>
 8002ea6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002eaa:	2b15      	cmp	r3, #21
 8002eac:	d8f6      	bhi.n	8002e9c <_printf_i+0x28>
 8002eae:	a101      	add	r1, pc, #4	; (adr r1, 8002eb4 <_printf_i+0x40>)
 8002eb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002eb4:	08002f0d 	.word	0x08002f0d
 8002eb8:	08002f21 	.word	0x08002f21
 8002ebc:	08002e9d 	.word	0x08002e9d
 8002ec0:	08002e9d 	.word	0x08002e9d
 8002ec4:	08002e9d 	.word	0x08002e9d
 8002ec8:	08002e9d 	.word	0x08002e9d
 8002ecc:	08002f21 	.word	0x08002f21
 8002ed0:	08002e9d 	.word	0x08002e9d
 8002ed4:	08002e9d 	.word	0x08002e9d
 8002ed8:	08002e9d 	.word	0x08002e9d
 8002edc:	08002e9d 	.word	0x08002e9d
 8002ee0:	0800302d 	.word	0x0800302d
 8002ee4:	08002f51 	.word	0x08002f51
 8002ee8:	0800300f 	.word	0x0800300f
 8002eec:	08002e9d 	.word	0x08002e9d
 8002ef0:	08002e9d 	.word	0x08002e9d
 8002ef4:	0800304f 	.word	0x0800304f
 8002ef8:	08002e9d 	.word	0x08002e9d
 8002efc:	08002f51 	.word	0x08002f51
 8002f00:	08002e9d 	.word	0x08002e9d
 8002f04:	08002e9d 	.word	0x08002e9d
 8002f08:	08003017 	.word	0x08003017
 8002f0c:	682b      	ldr	r3, [r5, #0]
 8002f0e:	1d1a      	adds	r2, r3, #4
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	602a      	str	r2, [r5, #0]
 8002f14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e0a3      	b.n	8003068 <_printf_i+0x1f4>
 8002f20:	6820      	ldr	r0, [r4, #0]
 8002f22:	6829      	ldr	r1, [r5, #0]
 8002f24:	0606      	lsls	r6, r0, #24
 8002f26:	f101 0304 	add.w	r3, r1, #4
 8002f2a:	d50a      	bpl.n	8002f42 <_printf_i+0xce>
 8002f2c:	680e      	ldr	r6, [r1, #0]
 8002f2e:	602b      	str	r3, [r5, #0]
 8002f30:	2e00      	cmp	r6, #0
 8002f32:	da03      	bge.n	8002f3c <_printf_i+0xc8>
 8002f34:	232d      	movs	r3, #45	; 0x2d
 8002f36:	4276      	negs	r6, r6
 8002f38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f3c:	485e      	ldr	r0, [pc, #376]	; (80030b8 <_printf_i+0x244>)
 8002f3e:	230a      	movs	r3, #10
 8002f40:	e019      	b.n	8002f76 <_printf_i+0x102>
 8002f42:	680e      	ldr	r6, [r1, #0]
 8002f44:	602b      	str	r3, [r5, #0]
 8002f46:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f4a:	bf18      	it	ne
 8002f4c:	b236      	sxthne	r6, r6
 8002f4e:	e7ef      	b.n	8002f30 <_printf_i+0xbc>
 8002f50:	682b      	ldr	r3, [r5, #0]
 8002f52:	6820      	ldr	r0, [r4, #0]
 8002f54:	1d19      	adds	r1, r3, #4
 8002f56:	6029      	str	r1, [r5, #0]
 8002f58:	0601      	lsls	r1, r0, #24
 8002f5a:	d501      	bpl.n	8002f60 <_printf_i+0xec>
 8002f5c:	681e      	ldr	r6, [r3, #0]
 8002f5e:	e002      	b.n	8002f66 <_printf_i+0xf2>
 8002f60:	0646      	lsls	r6, r0, #25
 8002f62:	d5fb      	bpl.n	8002f5c <_printf_i+0xe8>
 8002f64:	881e      	ldrh	r6, [r3, #0]
 8002f66:	4854      	ldr	r0, [pc, #336]	; (80030b8 <_printf_i+0x244>)
 8002f68:	2f6f      	cmp	r7, #111	; 0x6f
 8002f6a:	bf0c      	ite	eq
 8002f6c:	2308      	moveq	r3, #8
 8002f6e:	230a      	movne	r3, #10
 8002f70:	2100      	movs	r1, #0
 8002f72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f76:	6865      	ldr	r5, [r4, #4]
 8002f78:	60a5      	str	r5, [r4, #8]
 8002f7a:	2d00      	cmp	r5, #0
 8002f7c:	bfa2      	ittt	ge
 8002f7e:	6821      	ldrge	r1, [r4, #0]
 8002f80:	f021 0104 	bicge.w	r1, r1, #4
 8002f84:	6021      	strge	r1, [r4, #0]
 8002f86:	b90e      	cbnz	r6, 8002f8c <_printf_i+0x118>
 8002f88:	2d00      	cmp	r5, #0
 8002f8a:	d04d      	beq.n	8003028 <_printf_i+0x1b4>
 8002f8c:	4615      	mov	r5, r2
 8002f8e:	fbb6 f1f3 	udiv	r1, r6, r3
 8002f92:	fb03 6711 	mls	r7, r3, r1, r6
 8002f96:	5dc7      	ldrb	r7, [r0, r7]
 8002f98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002f9c:	4637      	mov	r7, r6
 8002f9e:	42bb      	cmp	r3, r7
 8002fa0:	460e      	mov	r6, r1
 8002fa2:	d9f4      	bls.n	8002f8e <_printf_i+0x11a>
 8002fa4:	2b08      	cmp	r3, #8
 8002fa6:	d10b      	bne.n	8002fc0 <_printf_i+0x14c>
 8002fa8:	6823      	ldr	r3, [r4, #0]
 8002faa:	07de      	lsls	r6, r3, #31
 8002fac:	d508      	bpl.n	8002fc0 <_printf_i+0x14c>
 8002fae:	6923      	ldr	r3, [r4, #16]
 8002fb0:	6861      	ldr	r1, [r4, #4]
 8002fb2:	4299      	cmp	r1, r3
 8002fb4:	bfde      	ittt	le
 8002fb6:	2330      	movle	r3, #48	; 0x30
 8002fb8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002fbc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002fc0:	1b52      	subs	r2, r2, r5
 8002fc2:	6122      	str	r2, [r4, #16]
 8002fc4:	f8cd a000 	str.w	sl, [sp]
 8002fc8:	464b      	mov	r3, r9
 8002fca:	aa03      	add	r2, sp, #12
 8002fcc:	4621      	mov	r1, r4
 8002fce:	4640      	mov	r0, r8
 8002fd0:	f7ff fee2 	bl	8002d98 <_printf_common>
 8002fd4:	3001      	adds	r0, #1
 8002fd6:	d14c      	bne.n	8003072 <_printf_i+0x1fe>
 8002fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fdc:	b004      	add	sp, #16
 8002fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fe2:	4835      	ldr	r0, [pc, #212]	; (80030b8 <_printf_i+0x244>)
 8002fe4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002fe8:	6829      	ldr	r1, [r5, #0]
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	f851 6b04 	ldr.w	r6, [r1], #4
 8002ff0:	6029      	str	r1, [r5, #0]
 8002ff2:	061d      	lsls	r5, r3, #24
 8002ff4:	d514      	bpl.n	8003020 <_printf_i+0x1ac>
 8002ff6:	07df      	lsls	r7, r3, #31
 8002ff8:	bf44      	itt	mi
 8002ffa:	f043 0320 	orrmi.w	r3, r3, #32
 8002ffe:	6023      	strmi	r3, [r4, #0]
 8003000:	b91e      	cbnz	r6, 800300a <_printf_i+0x196>
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	f023 0320 	bic.w	r3, r3, #32
 8003008:	6023      	str	r3, [r4, #0]
 800300a:	2310      	movs	r3, #16
 800300c:	e7b0      	b.n	8002f70 <_printf_i+0xfc>
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	f043 0320 	orr.w	r3, r3, #32
 8003014:	6023      	str	r3, [r4, #0]
 8003016:	2378      	movs	r3, #120	; 0x78
 8003018:	4828      	ldr	r0, [pc, #160]	; (80030bc <_printf_i+0x248>)
 800301a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800301e:	e7e3      	b.n	8002fe8 <_printf_i+0x174>
 8003020:	0659      	lsls	r1, r3, #25
 8003022:	bf48      	it	mi
 8003024:	b2b6      	uxthmi	r6, r6
 8003026:	e7e6      	b.n	8002ff6 <_printf_i+0x182>
 8003028:	4615      	mov	r5, r2
 800302a:	e7bb      	b.n	8002fa4 <_printf_i+0x130>
 800302c:	682b      	ldr	r3, [r5, #0]
 800302e:	6826      	ldr	r6, [r4, #0]
 8003030:	6961      	ldr	r1, [r4, #20]
 8003032:	1d18      	adds	r0, r3, #4
 8003034:	6028      	str	r0, [r5, #0]
 8003036:	0635      	lsls	r5, r6, #24
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	d501      	bpl.n	8003040 <_printf_i+0x1cc>
 800303c:	6019      	str	r1, [r3, #0]
 800303e:	e002      	b.n	8003046 <_printf_i+0x1d2>
 8003040:	0670      	lsls	r0, r6, #25
 8003042:	d5fb      	bpl.n	800303c <_printf_i+0x1c8>
 8003044:	8019      	strh	r1, [r3, #0]
 8003046:	2300      	movs	r3, #0
 8003048:	6123      	str	r3, [r4, #16]
 800304a:	4615      	mov	r5, r2
 800304c:	e7ba      	b.n	8002fc4 <_printf_i+0x150>
 800304e:	682b      	ldr	r3, [r5, #0]
 8003050:	1d1a      	adds	r2, r3, #4
 8003052:	602a      	str	r2, [r5, #0]
 8003054:	681d      	ldr	r5, [r3, #0]
 8003056:	6862      	ldr	r2, [r4, #4]
 8003058:	2100      	movs	r1, #0
 800305a:	4628      	mov	r0, r5
 800305c:	f7fd f8b8 	bl	80001d0 <memchr>
 8003060:	b108      	cbz	r0, 8003066 <_printf_i+0x1f2>
 8003062:	1b40      	subs	r0, r0, r5
 8003064:	6060      	str	r0, [r4, #4]
 8003066:	6863      	ldr	r3, [r4, #4]
 8003068:	6123      	str	r3, [r4, #16]
 800306a:	2300      	movs	r3, #0
 800306c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003070:	e7a8      	b.n	8002fc4 <_printf_i+0x150>
 8003072:	6923      	ldr	r3, [r4, #16]
 8003074:	462a      	mov	r2, r5
 8003076:	4649      	mov	r1, r9
 8003078:	4640      	mov	r0, r8
 800307a:	47d0      	blx	sl
 800307c:	3001      	adds	r0, #1
 800307e:	d0ab      	beq.n	8002fd8 <_printf_i+0x164>
 8003080:	6823      	ldr	r3, [r4, #0]
 8003082:	079b      	lsls	r3, r3, #30
 8003084:	d413      	bmi.n	80030ae <_printf_i+0x23a>
 8003086:	68e0      	ldr	r0, [r4, #12]
 8003088:	9b03      	ldr	r3, [sp, #12]
 800308a:	4298      	cmp	r0, r3
 800308c:	bfb8      	it	lt
 800308e:	4618      	movlt	r0, r3
 8003090:	e7a4      	b.n	8002fdc <_printf_i+0x168>
 8003092:	2301      	movs	r3, #1
 8003094:	4632      	mov	r2, r6
 8003096:	4649      	mov	r1, r9
 8003098:	4640      	mov	r0, r8
 800309a:	47d0      	blx	sl
 800309c:	3001      	adds	r0, #1
 800309e:	d09b      	beq.n	8002fd8 <_printf_i+0x164>
 80030a0:	3501      	adds	r5, #1
 80030a2:	68e3      	ldr	r3, [r4, #12]
 80030a4:	9903      	ldr	r1, [sp, #12]
 80030a6:	1a5b      	subs	r3, r3, r1
 80030a8:	42ab      	cmp	r3, r5
 80030aa:	dcf2      	bgt.n	8003092 <_printf_i+0x21e>
 80030ac:	e7eb      	b.n	8003086 <_printf_i+0x212>
 80030ae:	2500      	movs	r5, #0
 80030b0:	f104 0619 	add.w	r6, r4, #25
 80030b4:	e7f5      	b.n	80030a2 <_printf_i+0x22e>
 80030b6:	bf00      	nop
 80030b8:	080033e5 	.word	0x080033e5
 80030bc:	080033f6 	.word	0x080033f6

080030c0 <memcpy>:
 80030c0:	440a      	add	r2, r1
 80030c2:	4291      	cmp	r1, r2
 80030c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80030c8:	d100      	bne.n	80030cc <memcpy+0xc>
 80030ca:	4770      	bx	lr
 80030cc:	b510      	push	{r4, lr}
 80030ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80030d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80030d6:	4291      	cmp	r1, r2
 80030d8:	d1f9      	bne.n	80030ce <memcpy+0xe>
 80030da:	bd10      	pop	{r4, pc}

080030dc <memmove>:
 80030dc:	4288      	cmp	r0, r1
 80030de:	b510      	push	{r4, lr}
 80030e0:	eb01 0402 	add.w	r4, r1, r2
 80030e4:	d902      	bls.n	80030ec <memmove+0x10>
 80030e6:	4284      	cmp	r4, r0
 80030e8:	4623      	mov	r3, r4
 80030ea:	d807      	bhi.n	80030fc <memmove+0x20>
 80030ec:	1e43      	subs	r3, r0, #1
 80030ee:	42a1      	cmp	r1, r4
 80030f0:	d008      	beq.n	8003104 <memmove+0x28>
 80030f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80030f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80030fa:	e7f8      	b.n	80030ee <memmove+0x12>
 80030fc:	4402      	add	r2, r0
 80030fe:	4601      	mov	r1, r0
 8003100:	428a      	cmp	r2, r1
 8003102:	d100      	bne.n	8003106 <memmove+0x2a>
 8003104:	bd10      	pop	{r4, pc}
 8003106:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800310a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800310e:	e7f7      	b.n	8003100 <memmove+0x24>

08003110 <_free_r>:
 8003110:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003112:	2900      	cmp	r1, #0
 8003114:	d044      	beq.n	80031a0 <_free_r+0x90>
 8003116:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800311a:	9001      	str	r0, [sp, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	f1a1 0404 	sub.w	r4, r1, #4
 8003122:	bfb8      	it	lt
 8003124:	18e4      	addlt	r4, r4, r3
 8003126:	f000 f913 	bl	8003350 <__malloc_lock>
 800312a:	4a1e      	ldr	r2, [pc, #120]	; (80031a4 <_free_r+0x94>)
 800312c:	9801      	ldr	r0, [sp, #4]
 800312e:	6813      	ldr	r3, [r2, #0]
 8003130:	b933      	cbnz	r3, 8003140 <_free_r+0x30>
 8003132:	6063      	str	r3, [r4, #4]
 8003134:	6014      	str	r4, [r2, #0]
 8003136:	b003      	add	sp, #12
 8003138:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800313c:	f000 b90e 	b.w	800335c <__malloc_unlock>
 8003140:	42a3      	cmp	r3, r4
 8003142:	d908      	bls.n	8003156 <_free_r+0x46>
 8003144:	6825      	ldr	r5, [r4, #0]
 8003146:	1961      	adds	r1, r4, r5
 8003148:	428b      	cmp	r3, r1
 800314a:	bf01      	itttt	eq
 800314c:	6819      	ldreq	r1, [r3, #0]
 800314e:	685b      	ldreq	r3, [r3, #4]
 8003150:	1949      	addeq	r1, r1, r5
 8003152:	6021      	streq	r1, [r4, #0]
 8003154:	e7ed      	b.n	8003132 <_free_r+0x22>
 8003156:	461a      	mov	r2, r3
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	b10b      	cbz	r3, 8003160 <_free_r+0x50>
 800315c:	42a3      	cmp	r3, r4
 800315e:	d9fa      	bls.n	8003156 <_free_r+0x46>
 8003160:	6811      	ldr	r1, [r2, #0]
 8003162:	1855      	adds	r5, r2, r1
 8003164:	42a5      	cmp	r5, r4
 8003166:	d10b      	bne.n	8003180 <_free_r+0x70>
 8003168:	6824      	ldr	r4, [r4, #0]
 800316a:	4421      	add	r1, r4
 800316c:	1854      	adds	r4, r2, r1
 800316e:	42a3      	cmp	r3, r4
 8003170:	6011      	str	r1, [r2, #0]
 8003172:	d1e0      	bne.n	8003136 <_free_r+0x26>
 8003174:	681c      	ldr	r4, [r3, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	6053      	str	r3, [r2, #4]
 800317a:	4421      	add	r1, r4
 800317c:	6011      	str	r1, [r2, #0]
 800317e:	e7da      	b.n	8003136 <_free_r+0x26>
 8003180:	d902      	bls.n	8003188 <_free_r+0x78>
 8003182:	230c      	movs	r3, #12
 8003184:	6003      	str	r3, [r0, #0]
 8003186:	e7d6      	b.n	8003136 <_free_r+0x26>
 8003188:	6825      	ldr	r5, [r4, #0]
 800318a:	1961      	adds	r1, r4, r5
 800318c:	428b      	cmp	r3, r1
 800318e:	bf04      	itt	eq
 8003190:	6819      	ldreq	r1, [r3, #0]
 8003192:	685b      	ldreq	r3, [r3, #4]
 8003194:	6063      	str	r3, [r4, #4]
 8003196:	bf04      	itt	eq
 8003198:	1949      	addeq	r1, r1, r5
 800319a:	6021      	streq	r1, [r4, #0]
 800319c:	6054      	str	r4, [r2, #4]
 800319e:	e7ca      	b.n	8003136 <_free_r+0x26>
 80031a0:	b003      	add	sp, #12
 80031a2:	bd30      	pop	{r4, r5, pc}
 80031a4:	20003118 	.word	0x20003118

080031a8 <sbrk_aligned>:
 80031a8:	b570      	push	{r4, r5, r6, lr}
 80031aa:	4e0e      	ldr	r6, [pc, #56]	; (80031e4 <sbrk_aligned+0x3c>)
 80031ac:	460c      	mov	r4, r1
 80031ae:	6831      	ldr	r1, [r6, #0]
 80031b0:	4605      	mov	r5, r0
 80031b2:	b911      	cbnz	r1, 80031ba <sbrk_aligned+0x12>
 80031b4:	f000 f8bc 	bl	8003330 <_sbrk_r>
 80031b8:	6030      	str	r0, [r6, #0]
 80031ba:	4621      	mov	r1, r4
 80031bc:	4628      	mov	r0, r5
 80031be:	f000 f8b7 	bl	8003330 <_sbrk_r>
 80031c2:	1c43      	adds	r3, r0, #1
 80031c4:	d00a      	beq.n	80031dc <sbrk_aligned+0x34>
 80031c6:	1cc4      	adds	r4, r0, #3
 80031c8:	f024 0403 	bic.w	r4, r4, #3
 80031cc:	42a0      	cmp	r0, r4
 80031ce:	d007      	beq.n	80031e0 <sbrk_aligned+0x38>
 80031d0:	1a21      	subs	r1, r4, r0
 80031d2:	4628      	mov	r0, r5
 80031d4:	f000 f8ac 	bl	8003330 <_sbrk_r>
 80031d8:	3001      	adds	r0, #1
 80031da:	d101      	bne.n	80031e0 <sbrk_aligned+0x38>
 80031dc:	f04f 34ff 	mov.w	r4, #4294967295
 80031e0:	4620      	mov	r0, r4
 80031e2:	bd70      	pop	{r4, r5, r6, pc}
 80031e4:	2000311c 	.word	0x2000311c

080031e8 <_malloc_r>:
 80031e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031ec:	1ccd      	adds	r5, r1, #3
 80031ee:	f025 0503 	bic.w	r5, r5, #3
 80031f2:	3508      	adds	r5, #8
 80031f4:	2d0c      	cmp	r5, #12
 80031f6:	bf38      	it	cc
 80031f8:	250c      	movcc	r5, #12
 80031fa:	2d00      	cmp	r5, #0
 80031fc:	4607      	mov	r7, r0
 80031fe:	db01      	blt.n	8003204 <_malloc_r+0x1c>
 8003200:	42a9      	cmp	r1, r5
 8003202:	d905      	bls.n	8003210 <_malloc_r+0x28>
 8003204:	230c      	movs	r3, #12
 8003206:	603b      	str	r3, [r7, #0]
 8003208:	2600      	movs	r6, #0
 800320a:	4630      	mov	r0, r6
 800320c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003210:	4e2e      	ldr	r6, [pc, #184]	; (80032cc <_malloc_r+0xe4>)
 8003212:	f000 f89d 	bl	8003350 <__malloc_lock>
 8003216:	6833      	ldr	r3, [r6, #0]
 8003218:	461c      	mov	r4, r3
 800321a:	bb34      	cbnz	r4, 800326a <_malloc_r+0x82>
 800321c:	4629      	mov	r1, r5
 800321e:	4638      	mov	r0, r7
 8003220:	f7ff ffc2 	bl	80031a8 <sbrk_aligned>
 8003224:	1c43      	adds	r3, r0, #1
 8003226:	4604      	mov	r4, r0
 8003228:	d14d      	bne.n	80032c6 <_malloc_r+0xde>
 800322a:	6834      	ldr	r4, [r6, #0]
 800322c:	4626      	mov	r6, r4
 800322e:	2e00      	cmp	r6, #0
 8003230:	d140      	bne.n	80032b4 <_malloc_r+0xcc>
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	4631      	mov	r1, r6
 8003236:	4638      	mov	r0, r7
 8003238:	eb04 0803 	add.w	r8, r4, r3
 800323c:	f000 f878 	bl	8003330 <_sbrk_r>
 8003240:	4580      	cmp	r8, r0
 8003242:	d13a      	bne.n	80032ba <_malloc_r+0xd2>
 8003244:	6821      	ldr	r1, [r4, #0]
 8003246:	3503      	adds	r5, #3
 8003248:	1a6d      	subs	r5, r5, r1
 800324a:	f025 0503 	bic.w	r5, r5, #3
 800324e:	3508      	adds	r5, #8
 8003250:	2d0c      	cmp	r5, #12
 8003252:	bf38      	it	cc
 8003254:	250c      	movcc	r5, #12
 8003256:	4629      	mov	r1, r5
 8003258:	4638      	mov	r0, r7
 800325a:	f7ff ffa5 	bl	80031a8 <sbrk_aligned>
 800325e:	3001      	adds	r0, #1
 8003260:	d02b      	beq.n	80032ba <_malloc_r+0xd2>
 8003262:	6823      	ldr	r3, [r4, #0]
 8003264:	442b      	add	r3, r5
 8003266:	6023      	str	r3, [r4, #0]
 8003268:	e00e      	b.n	8003288 <_malloc_r+0xa0>
 800326a:	6822      	ldr	r2, [r4, #0]
 800326c:	1b52      	subs	r2, r2, r5
 800326e:	d41e      	bmi.n	80032ae <_malloc_r+0xc6>
 8003270:	2a0b      	cmp	r2, #11
 8003272:	d916      	bls.n	80032a2 <_malloc_r+0xba>
 8003274:	1961      	adds	r1, r4, r5
 8003276:	42a3      	cmp	r3, r4
 8003278:	6025      	str	r5, [r4, #0]
 800327a:	bf18      	it	ne
 800327c:	6059      	strne	r1, [r3, #4]
 800327e:	6863      	ldr	r3, [r4, #4]
 8003280:	bf08      	it	eq
 8003282:	6031      	streq	r1, [r6, #0]
 8003284:	5162      	str	r2, [r4, r5]
 8003286:	604b      	str	r3, [r1, #4]
 8003288:	4638      	mov	r0, r7
 800328a:	f104 060b 	add.w	r6, r4, #11
 800328e:	f000 f865 	bl	800335c <__malloc_unlock>
 8003292:	f026 0607 	bic.w	r6, r6, #7
 8003296:	1d23      	adds	r3, r4, #4
 8003298:	1af2      	subs	r2, r6, r3
 800329a:	d0b6      	beq.n	800320a <_malloc_r+0x22>
 800329c:	1b9b      	subs	r3, r3, r6
 800329e:	50a3      	str	r3, [r4, r2]
 80032a0:	e7b3      	b.n	800320a <_malloc_r+0x22>
 80032a2:	6862      	ldr	r2, [r4, #4]
 80032a4:	42a3      	cmp	r3, r4
 80032a6:	bf0c      	ite	eq
 80032a8:	6032      	streq	r2, [r6, #0]
 80032aa:	605a      	strne	r2, [r3, #4]
 80032ac:	e7ec      	b.n	8003288 <_malloc_r+0xa0>
 80032ae:	4623      	mov	r3, r4
 80032b0:	6864      	ldr	r4, [r4, #4]
 80032b2:	e7b2      	b.n	800321a <_malloc_r+0x32>
 80032b4:	4634      	mov	r4, r6
 80032b6:	6876      	ldr	r6, [r6, #4]
 80032b8:	e7b9      	b.n	800322e <_malloc_r+0x46>
 80032ba:	230c      	movs	r3, #12
 80032bc:	603b      	str	r3, [r7, #0]
 80032be:	4638      	mov	r0, r7
 80032c0:	f000 f84c 	bl	800335c <__malloc_unlock>
 80032c4:	e7a1      	b.n	800320a <_malloc_r+0x22>
 80032c6:	6025      	str	r5, [r4, #0]
 80032c8:	e7de      	b.n	8003288 <_malloc_r+0xa0>
 80032ca:	bf00      	nop
 80032cc:	20003118 	.word	0x20003118

080032d0 <_realloc_r>:
 80032d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032d4:	4680      	mov	r8, r0
 80032d6:	4614      	mov	r4, r2
 80032d8:	460e      	mov	r6, r1
 80032da:	b921      	cbnz	r1, 80032e6 <_realloc_r+0x16>
 80032dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032e0:	4611      	mov	r1, r2
 80032e2:	f7ff bf81 	b.w	80031e8 <_malloc_r>
 80032e6:	b92a      	cbnz	r2, 80032f4 <_realloc_r+0x24>
 80032e8:	f7ff ff12 	bl	8003110 <_free_r>
 80032ec:	4625      	mov	r5, r4
 80032ee:	4628      	mov	r0, r5
 80032f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032f4:	f000 f838 	bl	8003368 <_malloc_usable_size_r>
 80032f8:	4284      	cmp	r4, r0
 80032fa:	4607      	mov	r7, r0
 80032fc:	d802      	bhi.n	8003304 <_realloc_r+0x34>
 80032fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003302:	d812      	bhi.n	800332a <_realloc_r+0x5a>
 8003304:	4621      	mov	r1, r4
 8003306:	4640      	mov	r0, r8
 8003308:	f7ff ff6e 	bl	80031e8 <_malloc_r>
 800330c:	4605      	mov	r5, r0
 800330e:	2800      	cmp	r0, #0
 8003310:	d0ed      	beq.n	80032ee <_realloc_r+0x1e>
 8003312:	42bc      	cmp	r4, r7
 8003314:	4622      	mov	r2, r4
 8003316:	4631      	mov	r1, r6
 8003318:	bf28      	it	cs
 800331a:	463a      	movcs	r2, r7
 800331c:	f7ff fed0 	bl	80030c0 <memcpy>
 8003320:	4631      	mov	r1, r6
 8003322:	4640      	mov	r0, r8
 8003324:	f7ff fef4 	bl	8003110 <_free_r>
 8003328:	e7e1      	b.n	80032ee <_realloc_r+0x1e>
 800332a:	4635      	mov	r5, r6
 800332c:	e7df      	b.n	80032ee <_realloc_r+0x1e>
	...

08003330 <_sbrk_r>:
 8003330:	b538      	push	{r3, r4, r5, lr}
 8003332:	4d06      	ldr	r5, [pc, #24]	; (800334c <_sbrk_r+0x1c>)
 8003334:	2300      	movs	r3, #0
 8003336:	4604      	mov	r4, r0
 8003338:	4608      	mov	r0, r1
 800333a:	602b      	str	r3, [r5, #0]
 800333c:	f7fd fa38 	bl	80007b0 <_sbrk>
 8003340:	1c43      	adds	r3, r0, #1
 8003342:	d102      	bne.n	800334a <_sbrk_r+0x1a>
 8003344:	682b      	ldr	r3, [r5, #0]
 8003346:	b103      	cbz	r3, 800334a <_sbrk_r+0x1a>
 8003348:	6023      	str	r3, [r4, #0]
 800334a:	bd38      	pop	{r3, r4, r5, pc}
 800334c:	20003120 	.word	0x20003120

08003350 <__malloc_lock>:
 8003350:	4801      	ldr	r0, [pc, #4]	; (8003358 <__malloc_lock+0x8>)
 8003352:	f000 b811 	b.w	8003378 <__retarget_lock_acquire_recursive>
 8003356:	bf00      	nop
 8003358:	20003124 	.word	0x20003124

0800335c <__malloc_unlock>:
 800335c:	4801      	ldr	r0, [pc, #4]	; (8003364 <__malloc_unlock+0x8>)
 800335e:	f000 b80c 	b.w	800337a <__retarget_lock_release_recursive>
 8003362:	bf00      	nop
 8003364:	20003124 	.word	0x20003124

08003368 <_malloc_usable_size_r>:
 8003368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800336c:	1f18      	subs	r0, r3, #4
 800336e:	2b00      	cmp	r3, #0
 8003370:	bfbc      	itt	lt
 8003372:	580b      	ldrlt	r3, [r1, r0]
 8003374:	18c0      	addlt	r0, r0, r3
 8003376:	4770      	bx	lr

08003378 <__retarget_lock_acquire_recursive>:
 8003378:	4770      	bx	lr

0800337a <__retarget_lock_release_recursive>:
 800337a:	4770      	bx	lr

0800337c <_init>:
 800337c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800337e:	bf00      	nop
 8003380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003382:	bc08      	pop	{r3}
 8003384:	469e      	mov	lr, r3
 8003386:	4770      	bx	lr

08003388 <_fini>:
 8003388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800338a:	bf00      	nop
 800338c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800338e:	bc08      	pop	{r3}
 8003390:	469e      	mov	lr, r3
 8003392:	4770      	bx	lr
