TEST                                    II ALUTs Regs  Logic RAM DSP   Freq
v_all_v0_alteraMult/comp_bin_17     	 1 45431 91487 45311 442 25 94.1299999753
v_all_v0_vivMult/comp_bin_17        	 1 41135 72704 37543 366 25 88.159999748
v_all_v0_vivOne/comp_bin_17         	 1 45503 81785 41305 430 25 84.7399999698
v_all_v1_vivMult/comp_bin_17        	 1 40479 72962 37489 366 25 95.8399996162
v_altMult/comp_bin_17               	 1 47202 91385 45934 442 25 95.3499997655
v_altOne/comp_bin_17                	 1 42972 83131 40970 426 25 92.1399995685
v_noswin/comp_bin_17                	 1 40924 76240 36455 389 25 94.1599999865
v_vect_noswin/comp_bin_17           	 1 56089 105259 49577 453 50 90.519999961
v_vect_viv_cap/comp_bin_17          	 1 57542 108572 51726 395 50 84.3999996782
v_vect_viv/comp_bin_17              	 1 57227 108683 51677 394 50 87.599999706
v_vect_viv_fac/comp_bin_17          	 1 57574 108286 51627 394 50 85.7399995128
v_vect_viv_fac_v1/comp_bin_17       	 1 57502 108513 51657 394 50 90.5299996337
v_viv/comp_bin_17                   	 1 40297 72573 37154 365 25 94.169999659
v_viv_s1/comp_bin_17                	 1 40326 72489 37489 365 25 93.7899996837
