<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p353" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_353{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_353{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_353{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_353{left:82px;bottom:979px;letter-spacing:-0.16px;}
#t5_353{left:143px;bottom:979px;letter-spacing:-0.17px;}
#t6_353{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t7_353{left:436px;bottom:979px;letter-spacing:-0.12px;}
#t8_353{left:530px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t9_353{left:82px;bottom:955px;letter-spacing:-0.16px;}
#ta_353{left:143px;bottom:955px;letter-spacing:-0.17px;}
#tb_353{left:190px;bottom:955px;letter-spacing:-0.14px;}
#tc_353{left:436px;bottom:955px;letter-spacing:-0.12px;}
#td_353{left:530px;bottom:955px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_353{left:82px;bottom:930px;letter-spacing:-0.16px;}
#tf_353{left:139px;bottom:930px;letter-spacing:-0.15px;}
#tg_353{left:190px;bottom:930px;letter-spacing:-0.14px;}
#th_353{left:436px;bottom:930px;letter-spacing:-0.12px;}
#ti_353{left:530px;bottom:930px;letter-spacing:-0.12px;}
#tj_353{left:712px;bottom:930px;}
#tk_353{left:716px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_353{left:529px;bottom:914px;letter-spacing:-0.12px;}
#tm_353{left:687px;bottom:913px;}
#tn_353{left:691px;bottom:914px;letter-spacing:-0.12px;}
#to_353{left:529px;bottom:892px;letter-spacing:-0.12px;}
#tp_353{left:82px;bottom:906px;letter-spacing:-0.16px;}
#tq_353{left:139px;bottom:906px;letter-spacing:-0.16px;}
#tr_353{left:190px;bottom:906px;letter-spacing:-0.14px;}
#ts_353{left:436px;bottom:906px;letter-spacing:-0.13px;}
#tt_353{left:82px;bottom:881px;letter-spacing:-0.16px;}
#tu_353{left:139px;bottom:881px;letter-spacing:-0.16px;}
#tv_353{left:190px;bottom:881px;letter-spacing:-0.14px;}
#tw_353{left:436px;bottom:881px;letter-spacing:-0.14px;}
#tx_353{left:82px;bottom:857px;letter-spacing:-0.16px;}
#ty_353{left:139px;bottom:857px;letter-spacing:-0.15px;}
#tz_353{left:190px;bottom:857px;letter-spacing:-0.13px;}
#t10_353{left:436px;bottom:857px;letter-spacing:-0.13px;}
#t11_353{left:82px;bottom:833px;letter-spacing:-0.16px;}
#t12_353{left:139px;bottom:833px;letter-spacing:-0.15px;}
#t13_353{left:190px;bottom:833px;letter-spacing:-0.14px;}
#t14_353{left:436px;bottom:833px;letter-spacing:-0.12px;}
#t15_353{left:530px;bottom:833px;letter-spacing:-0.12px;}
#t16_353{left:712px;bottom:832px;}
#t17_353{left:716px;bottom:833px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_353{left:529px;bottom:816px;letter-spacing:-0.12px;}
#t19_353{left:687px;bottom:815px;}
#t1a_353{left:691px;bottom:816px;letter-spacing:-0.12px;}
#t1b_353{left:529px;bottom:794px;letter-spacing:-0.12px;}
#t1c_353{left:82px;bottom:808px;letter-spacing:-0.16px;}
#t1d_353{left:139px;bottom:808px;letter-spacing:-0.16px;}
#t1e_353{left:190px;bottom:808px;letter-spacing:-0.14px;}
#t1f_353{left:436px;bottom:808px;letter-spacing:-0.13px;}
#t1g_353{left:82px;bottom:784px;letter-spacing:-0.16px;}
#t1h_353{left:139px;bottom:784px;letter-spacing:-0.16px;}
#t1i_353{left:190px;bottom:784px;letter-spacing:-0.14px;}
#t1j_353{left:436px;bottom:784px;letter-spacing:-0.14px;}
#t1k_353{left:82px;bottom:759px;letter-spacing:-0.16px;}
#t1l_353{left:139px;bottom:759px;letter-spacing:-0.15px;}
#t1m_353{left:190px;bottom:759px;letter-spacing:-0.13px;}
#t1n_353{left:436px;bottom:759px;letter-spacing:-0.13px;}
#t1o_353{left:82px;bottom:735px;letter-spacing:-0.16px;}
#t1p_353{left:139px;bottom:735px;letter-spacing:-0.15px;}
#t1q_353{left:190px;bottom:735px;letter-spacing:-0.14px;}
#t1r_353{left:436px;bottom:735px;letter-spacing:-0.12px;}
#t1s_353{left:530px;bottom:735px;letter-spacing:-0.12px;}
#t1t_353{left:712px;bottom:734px;}
#t1u_353{left:716px;bottom:735px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_353{left:529px;bottom:718px;letter-spacing:-0.12px;}
#t1w_353{left:687px;bottom:717px;}
#t1x_353{left:691px;bottom:718px;letter-spacing:-0.12px;}
#t1y_353{left:529px;bottom:697px;letter-spacing:-0.12px;}
#t1z_353{left:82px;bottom:710px;letter-spacing:-0.16px;}
#t20_353{left:139px;bottom:710px;letter-spacing:-0.16px;}
#t21_353{left:190px;bottom:710px;letter-spacing:-0.14px;}
#t22_353{left:436px;bottom:710px;letter-spacing:-0.13px;}
#t23_353{left:82px;bottom:686px;letter-spacing:-0.14px;}
#t24_353{left:139px;bottom:686px;letter-spacing:-0.16px;}
#t25_353{left:190px;bottom:686px;letter-spacing:-0.14px;}
#t26_353{left:436px;bottom:686px;letter-spacing:-0.14px;}
#t27_353{left:82px;bottom:661px;letter-spacing:-0.16px;}
#t28_353{left:139px;bottom:661px;letter-spacing:-0.15px;}
#t29_353{left:190px;bottom:661px;letter-spacing:-0.13px;}
#t2a_353{left:436px;bottom:661px;letter-spacing:-0.13px;}
#t2b_353{left:83px;bottom:637px;letter-spacing:-0.15px;}
#t2c_353{left:139px;bottom:637px;letter-spacing:-0.15px;}
#t2d_353{left:190px;bottom:637px;letter-spacing:-0.14px;}
#t2e_353{left:436px;bottom:637px;letter-spacing:-0.12px;}
#t2f_353{left:530px;bottom:637px;letter-spacing:-0.12px;}
#t2g_353{left:712px;bottom:636px;}
#t2h_353{left:716px;bottom:637px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_353{left:529px;bottom:620px;letter-spacing:-0.12px;}
#t2j_353{left:687px;bottom:620px;}
#t2k_353{left:691px;bottom:620px;letter-spacing:-0.12px;}
#t2l_353{left:529px;bottom:599px;letter-spacing:-0.12px;}
#t2m_353{left:82px;bottom:613px;letter-spacing:-0.17px;}
#t2n_353{left:139px;bottom:613px;letter-spacing:-0.16px;}
#t2o_353{left:190px;bottom:613px;letter-spacing:-0.14px;}
#t2p_353{left:436px;bottom:613px;letter-spacing:-0.14px;}
#t2q_353{left:83px;bottom:588px;letter-spacing:-0.16px;}
#t2r_353{left:139px;bottom:588px;letter-spacing:-0.16px;}
#t2s_353{left:190px;bottom:588px;letter-spacing:-0.14px;}
#t2t_353{left:436px;bottom:588px;letter-spacing:-0.14px;}
#t2u_353{left:83px;bottom:564px;letter-spacing:-0.15px;}
#t2v_353{left:139px;bottom:564px;letter-spacing:-0.15px;}
#t2w_353{left:190px;bottom:564px;letter-spacing:-0.13px;}
#t2x_353{left:436px;bottom:564px;letter-spacing:-0.13px;}
#t2y_353{left:82px;bottom:539px;letter-spacing:-0.17px;}
#t2z_353{left:139px;bottom:539px;letter-spacing:-0.16px;}
#t30_353{left:190px;bottom:539px;letter-spacing:-0.14px;}
#t31_353{left:436px;bottom:539px;letter-spacing:-0.13px;}
#t32_353{left:529px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t33_353{left:712px;bottom:539px;}
#t34_353{left:716px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t35_353{left:529px;bottom:522px;letter-spacing:-0.12px;}
#t36_353{left:687px;bottom:522px;}
#t37_353{left:691px;bottom:522px;letter-spacing:-0.12px;}
#t38_353{left:529px;bottom:501px;letter-spacing:-0.12px;}
#t39_353{left:82px;bottom:515px;letter-spacing:-0.17px;}
#t3a_353{left:139px;bottom:515px;letter-spacing:-0.16px;}
#t3b_353{left:190px;bottom:515px;letter-spacing:-0.14px;}
#t3c_353{left:436px;bottom:515px;letter-spacing:-0.13px;}
#t3d_353{left:82px;bottom:490px;letter-spacing:-0.17px;}
#t3e_353{left:139px;bottom:490px;letter-spacing:-0.16px;}
#t3f_353{left:190px;bottom:490px;letter-spacing:-0.15px;}
#t3g_353{left:436px;bottom:490px;letter-spacing:-0.13px;}
#t3h_353{left:82px;bottom:466px;letter-spacing:-0.16px;}
#t3i_353{left:139px;bottom:466px;letter-spacing:-0.16px;}
#t3j_353{left:190px;bottom:466px;letter-spacing:-0.14px;}
#t3k_353{left:436px;bottom:466px;letter-spacing:-0.12px;}
#t3l_353{left:82px;bottom:441px;letter-spacing:-0.17px;}
#t3m_353{left:139px;bottom:441px;letter-spacing:-0.16px;}
#t3n_353{left:190px;bottom:441px;letter-spacing:-0.14px;}
#t3o_353{left:436px;bottom:441px;letter-spacing:-0.13px;}
#t3p_353{left:529px;bottom:441px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t3q_353{left:712px;bottom:441px;}
#t3r_353{left:716px;bottom:441px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3s_353{left:529px;bottom:425px;letter-spacing:-0.12px;}
#t3t_353{left:687px;bottom:424px;}
#t3u_353{left:691px;bottom:425px;letter-spacing:-0.12px;}
#t3v_353{left:529px;bottom:403px;letter-spacing:-0.11px;}
#t3w_353{left:529px;bottom:386px;letter-spacing:-0.12px;}
#t3x_353{left:82px;bottom:417px;letter-spacing:-0.17px;}
#t3y_353{left:139px;bottom:417px;letter-spacing:-0.16px;}
#t3z_353{left:190px;bottom:417px;letter-spacing:-0.14px;}
#t40_353{left:436px;bottom:417px;letter-spacing:-0.13px;}
#t41_353{left:82px;bottom:393px;letter-spacing:-0.17px;}
#t42_353{left:139px;bottom:393px;letter-spacing:-0.16px;}
#t43_353{left:190px;bottom:393px;letter-spacing:-0.15px;}
#t44_353{left:436px;bottom:393px;letter-spacing:-0.13px;}
#t45_353{left:82px;bottom:368px;letter-spacing:-0.16px;}
#t46_353{left:139px;bottom:368px;letter-spacing:-0.16px;}
#t47_353{left:190px;bottom:368px;letter-spacing:-0.14px;}
#t48_353{left:436px;bottom:368px;letter-spacing:-0.12px;}
#t49_353{left:82px;bottom:344px;letter-spacing:-0.17px;}
#t4a_353{left:139px;bottom:344px;letter-spacing:-0.16px;}
#t4b_353{left:190px;bottom:344px;letter-spacing:-0.14px;}
#t4c_353{left:436px;bottom:344px;letter-spacing:-0.13px;}
#t4d_353{left:529px;bottom:344px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t4e_353{left:712px;bottom:343px;}
#t4f_353{left:716px;bottom:344px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4g_353{left:529px;bottom:327px;letter-spacing:-0.12px;}
#t4h_353{left:687px;bottom:326px;}
#t4i_353{left:691px;bottom:327px;letter-spacing:-0.12px;}
#t4j_353{left:529px;bottom:305px;letter-spacing:-0.11px;}
#t4k_353{left:529px;bottom:289px;letter-spacing:-0.12px;}
#t4l_353{left:82px;bottom:319px;letter-spacing:-0.17px;}
#t4m_353{left:139px;bottom:319px;letter-spacing:-0.16px;}
#t4n_353{left:190px;bottom:319px;letter-spacing:-0.14px;}
#t4o_353{left:436px;bottom:319px;letter-spacing:-0.13px;}
#t4p_353{left:82px;bottom:295px;letter-spacing:-0.15px;}
#t4q_353{left:139px;bottom:295px;letter-spacing:-0.17px;}
#t4r_353{left:190px;bottom:295px;letter-spacing:-0.15px;}
#t4s_353{left:436px;bottom:295px;letter-spacing:-0.13px;}
#t4t_353{left:82px;bottom:270px;letter-spacing:-0.16px;}
#t4u_353{left:139px;bottom:270px;letter-spacing:-0.16px;}
#t4v_353{left:190px;bottom:270px;letter-spacing:-0.14px;}
#t4w_353{left:436px;bottom:270px;letter-spacing:-0.12px;}
#t4x_353{left:83px;bottom:243px;letter-spacing:-0.16px;}
#t4y_353{left:139px;bottom:243px;letter-spacing:-0.16px;}
#t4z_353{left:190px;bottom:243px;letter-spacing:-0.14px;}
#t50_353{left:436px;bottom:243px;letter-spacing:-0.13px;}
#t51_353{left:529px;bottom:243px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t52_353{left:712px;bottom:242px;}
#t53_353{left:716px;bottom:243px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t54_353{left:529px;bottom:226px;letter-spacing:-0.12px;}
#t55_353{left:687px;bottom:225px;}
#t56_353{left:691px;bottom:226px;letter-spacing:-0.12px;}
#t57_353{left:529px;bottom:205px;letter-spacing:-0.12px;}
#t58_353{left:82px;bottom:218px;letter-spacing:-0.17px;}
#t59_353{left:139px;bottom:218px;letter-spacing:-0.16px;}
#t5a_353{left:190px;bottom:218px;letter-spacing:-0.14px;}
#t5b_353{left:436px;bottom:218px;letter-spacing:-0.13px;}
#t5c_353{left:83px;bottom:194px;letter-spacing:-0.16px;}
#t5d_353{left:139px;bottom:194px;letter-spacing:-0.17px;}
#t5e_353{left:190px;bottom:194px;letter-spacing:-0.15px;}
#t5f_353{left:436px;bottom:194px;letter-spacing:-0.13px;}
#t5g_353{left:83px;bottom:169px;letter-spacing:-0.16px;}
#t5h_353{left:139px;bottom:169px;letter-spacing:-0.16px;}
#t5i_353{left:190px;bottom:169px;letter-spacing:-0.14px;}
#t5j_353{left:436px;bottom:169px;letter-spacing:-0.12px;}
#t5k_353{left:123px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t5l_353{left:209px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t5m_353{left:273px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t5n_353{left:596px;bottom:1068px;letter-spacing:0.11px;}
#t5o_353{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t5p_353{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t5q_353{left:226px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5r_353{left:245px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5s_353{left:458px;bottom:1028px;letter-spacing:-0.16px;}
#t5t_353{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t5u_353{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t5v_353{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_353{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_353{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_353{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_353{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_353{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_353{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts353" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg353Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg353" style="-webkit-user-select: none;"><object width="935" height="1210" data="353/353.svg" type="image/svg+xml" id="pdf353" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_353" class="t s1_353">Vol. 4 </span><span id="t2_353" class="t s1_353">2-337 </span>
<span id="t3_353" class="t s2_353">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_353" class="t s3_353">292H </span><span id="t5_353" class="t s3_353">658 </span><span id="t6_353" class="t s3_353">IA32_MC18_CTL2 </span><span id="t7_353" class="t s3_353">Package </span><span id="t8_353" class="t s3_353">See Table 2-2. </span>
<span id="t9_353" class="t s3_353">293H </span><span id="ta_353" class="t s3_353">659 </span><span id="tb_353" class="t s3_353">IA32_MC19_CTL2 </span><span id="tc_353" class="t s3_353">Package </span><span id="td_353" class="t s3_353">See Table 2-2. </span>
<span id="te_353" class="t s3_353">400H </span><span id="tf_353" class="t s3_353">1024 </span><span id="tg_353" class="t s3_353">IA32_MC0_CTL </span><span id="th_353" class="t s3_353">Core </span><span id="ti_353" class="t s3_353">See Section 16.3.2.1, “IA32_MC</span><span id="tj_353" class="t s4_353">i</span><span id="tk_353" class="t s3_353">_CTL MSRs,” through </span>
<span id="tl_353" class="t s3_353">Section 16.3.2.4, “IA32_MC</span><span id="tm_353" class="t s4_353">i</span><span id="tn_353" class="t s3_353">_MISC MSRs.” </span>
<span id="to_353" class="t s3_353">Bank MC0 reports MC errors from the IFU module. </span>
<span id="tp_353" class="t s3_353">401H </span><span id="tq_353" class="t s3_353">1025 </span><span id="tr_353" class="t s3_353">IA32_MC0_STATUS </span><span id="ts_353" class="t s3_353">Core </span>
<span id="tt_353" class="t s3_353">402H </span><span id="tu_353" class="t s3_353">1026 </span><span id="tv_353" class="t s3_353">IA32_MC0_ADDR </span><span id="tw_353" class="t s3_353">Core </span>
<span id="tx_353" class="t s3_353">403H </span><span id="ty_353" class="t s3_353">1027 </span><span id="tz_353" class="t s3_353">IA32_MC0_MISC </span><span id="t10_353" class="t s3_353">Core </span>
<span id="t11_353" class="t s3_353">404H </span><span id="t12_353" class="t s3_353">1028 </span><span id="t13_353" class="t s3_353">IA32_MC1_CTL </span><span id="t14_353" class="t s3_353">Core </span><span id="t15_353" class="t s3_353">See Section 16.3.2.1, “IA32_MC</span><span id="t16_353" class="t s4_353">i</span><span id="t17_353" class="t s3_353">_CTL MSRs,” through </span>
<span id="t18_353" class="t s3_353">Section 16.3.2.4, “IA32_MC</span><span id="t19_353" class="t s4_353">i</span><span id="t1a_353" class="t s3_353">_MISC MSRs.” </span>
<span id="t1b_353" class="t s3_353">Bank MC1 reports MC errors from the DCU module. </span>
<span id="t1c_353" class="t s3_353">405H </span><span id="t1d_353" class="t s3_353">1029 </span><span id="t1e_353" class="t s3_353">IA32_MC1_STATUS </span><span id="t1f_353" class="t s3_353">Core </span>
<span id="t1g_353" class="t s3_353">406H </span><span id="t1h_353" class="t s3_353">1030 </span><span id="t1i_353" class="t s3_353">IA32_MC1_ADDR </span><span id="t1j_353" class="t s3_353">Core </span>
<span id="t1k_353" class="t s3_353">407H </span><span id="t1l_353" class="t s3_353">1031 </span><span id="t1m_353" class="t s3_353">IA32_MC1_MISC </span><span id="t1n_353" class="t s3_353">Core </span>
<span id="t1o_353" class="t s3_353">408H </span><span id="t1p_353" class="t s3_353">1032 </span><span id="t1q_353" class="t s3_353">IA32_MC2_CTL </span><span id="t1r_353" class="t s3_353">Core </span><span id="t1s_353" class="t s3_353">See Section 16.3.2.1, “IA32_MC</span><span id="t1t_353" class="t s4_353">i</span><span id="t1u_353" class="t s3_353">_CTL MSRs,” through </span>
<span id="t1v_353" class="t s3_353">Section 16.3.2.4, “IA32_MC</span><span id="t1w_353" class="t s4_353">i</span><span id="t1x_353" class="t s3_353">_MISC MSRs.” </span>
<span id="t1y_353" class="t s3_353">Bank MC2 reports MC errors from the DTLB module. </span>
<span id="t1z_353" class="t s3_353">409H </span><span id="t20_353" class="t s3_353">1033 </span><span id="t21_353" class="t s3_353">IA32_MC2_STATUS </span><span id="t22_353" class="t s3_353">Core </span>
<span id="t23_353" class="t s3_353">40AH </span><span id="t24_353" class="t s3_353">1034 </span><span id="t25_353" class="t s3_353">IA32_MC2_ADDR </span><span id="t26_353" class="t s3_353">Core </span>
<span id="t27_353" class="t s3_353">40BH </span><span id="t28_353" class="t s3_353">1035 </span><span id="t29_353" class="t s3_353">IA32_MC2_MISC </span><span id="t2a_353" class="t s3_353">Core </span>
<span id="t2b_353" class="t s3_353">40CH </span><span id="t2c_353" class="t s3_353">1036 </span><span id="t2d_353" class="t s3_353">IA32_MC3_CTL </span><span id="t2e_353" class="t s3_353">Core </span><span id="t2f_353" class="t s3_353">See Section 16.3.2.1, “IA32_MC</span><span id="t2g_353" class="t s4_353">i</span><span id="t2h_353" class="t s3_353">_CTL MSRs,” through </span>
<span id="t2i_353" class="t s3_353">Section 16.3.2.4, “IA32_MC</span><span id="t2j_353" class="t s4_353">i</span><span id="t2k_353" class="t s3_353">_MISC MSRs.” </span>
<span id="t2l_353" class="t s3_353">Bank MC3 reports MC errors from the MLC module. </span>
<span id="t2m_353" class="t s3_353">40DH </span><span id="t2n_353" class="t s3_353">1037 </span><span id="t2o_353" class="t s3_353">IA32_MC3_STATUS </span><span id="t2p_353" class="t s3_353">Core </span>
<span id="t2q_353" class="t s3_353">40EH </span><span id="t2r_353" class="t s3_353">1038 </span><span id="t2s_353" class="t s3_353">IA32_MC3_ADDR </span><span id="t2t_353" class="t s3_353">Core </span>
<span id="t2u_353" class="t s3_353">40FH </span><span id="t2v_353" class="t s3_353">1039 </span><span id="t2w_353" class="t s3_353">IA32_MC3_MISC </span><span id="t2x_353" class="t s3_353">Core </span>
<span id="t2y_353" class="t s3_353">410H </span><span id="t2z_353" class="t s3_353">1040 </span><span id="t30_353" class="t s3_353">IA32_MC4_CTL </span><span id="t31_353" class="t s3_353">Package </span><span id="t32_353" class="t s3_353">See Section 16.3.2.1, “IA32_MC</span><span id="t33_353" class="t s4_353">i</span><span id="t34_353" class="t s3_353">_CTL MSRs,” through </span>
<span id="t35_353" class="t s3_353">Section 16.3.2.4, “IA32_MC</span><span id="t36_353" class="t s4_353">i</span><span id="t37_353" class="t s3_353">_MISC MSRs.” </span>
<span id="t38_353" class="t s3_353">Bank MC4 reports MC errors from the PCU module. </span>
<span id="t39_353" class="t s3_353">411H </span><span id="t3a_353" class="t s3_353">1041 </span><span id="t3b_353" class="t s3_353">IA32_MC4_STATUS </span><span id="t3c_353" class="t s3_353">Package </span>
<span id="t3d_353" class="t s3_353">412H </span><span id="t3e_353" class="t s3_353">1042 </span><span id="t3f_353" class="t s3_353">IA32_MC4_ADDR </span><span id="t3g_353" class="t s3_353">Package </span>
<span id="t3h_353" class="t s3_353">413H </span><span id="t3i_353" class="t s3_353">1043 </span><span id="t3j_353" class="t s3_353">IA32_MC4_MISC </span><span id="t3k_353" class="t s3_353">Package </span>
<span id="t3l_353" class="t s3_353">414H </span><span id="t3m_353" class="t s3_353">1044 </span><span id="t3n_353" class="t s3_353">IA32_MC5_CTL </span><span id="t3o_353" class="t s3_353">Package </span><span id="t3p_353" class="t s3_353">See Section 16.3.2.1, “IA32_MC</span><span id="t3q_353" class="t s4_353">i</span><span id="t3r_353" class="t s3_353">_CTL MSRs,” through </span>
<span id="t3s_353" class="t s3_353">Section 16.3.2.4, “IA32_MC</span><span id="t3t_353" class="t s4_353">i</span><span id="t3u_353" class="t s3_353">_MISC MSRs.” </span>
<span id="t3v_353" class="t s3_353">Bank MC5 reports MC errors from a link interconnect </span>
<span id="t3w_353" class="t s3_353">module. </span>
<span id="t3x_353" class="t s3_353">415H </span><span id="t3y_353" class="t s3_353">1045 </span><span id="t3z_353" class="t s3_353">IA32_MC5_STATUS </span><span id="t40_353" class="t s3_353">Package </span>
<span id="t41_353" class="t s3_353">416H </span><span id="t42_353" class="t s3_353">1046 </span><span id="t43_353" class="t s3_353">IA32_MC5_ADDR </span><span id="t44_353" class="t s3_353">Package </span>
<span id="t45_353" class="t s3_353">417H </span><span id="t46_353" class="t s3_353">1047 </span><span id="t47_353" class="t s3_353">IA32_MC5_MISC </span><span id="t48_353" class="t s3_353">Package </span>
<span id="t49_353" class="t s3_353">418H </span><span id="t4a_353" class="t s3_353">1048 </span><span id="t4b_353" class="t s3_353">IA32_MC6_CTL </span><span id="t4c_353" class="t s3_353">Package </span><span id="t4d_353" class="t s3_353">See Section 16.3.2.1, “IA32_MC</span><span id="t4e_353" class="t s4_353">i</span><span id="t4f_353" class="t s3_353">_CTL MSRs,” through </span>
<span id="t4g_353" class="t s3_353">Section 16.3.2.4, “IA32_MC</span><span id="t4h_353" class="t s4_353">i</span><span id="t4i_353" class="t s3_353">_MISC MSRs.” </span>
<span id="t4j_353" class="t s3_353">Bank MC6 reports MC errors from the integrated I/O </span>
<span id="t4k_353" class="t s3_353">module. </span>
<span id="t4l_353" class="t s3_353">419H </span><span id="t4m_353" class="t s3_353">1049 </span><span id="t4n_353" class="t s3_353">IA32_MC6_STATUS </span><span id="t4o_353" class="t s3_353">Package </span>
<span id="t4p_353" class="t s3_353">41AH </span><span id="t4q_353" class="t s3_353">1050 </span><span id="t4r_353" class="t s3_353">IA32_MC6_ADDR </span><span id="t4s_353" class="t s3_353">Package </span>
<span id="t4t_353" class="t s3_353">41BH </span><span id="t4u_353" class="t s3_353">1051 </span><span id="t4v_353" class="t s3_353">IA32_MC6_MISC </span><span id="t4w_353" class="t s3_353">Package </span>
<span id="t4x_353" class="t s3_353">41CH </span><span id="t4y_353" class="t s3_353">1052 </span><span id="t4z_353" class="t s3_353">IA32_MC7_CTL </span><span id="t50_353" class="t s3_353">Package </span><span id="t51_353" class="t s3_353">See Section 16.3.2.1, “IA32_MC</span><span id="t52_353" class="t s4_353">i</span><span id="t53_353" class="t s3_353">_CTL MSRs,” through </span>
<span id="t54_353" class="t s3_353">Section 16.3.2.4, “IA32_MC</span><span id="t55_353" class="t s4_353">i</span><span id="t56_353" class="t s3_353">_MISC MSRs.” </span>
<span id="t57_353" class="t s3_353">Bank MC7 reports MC errors from the M2M 0. </span>
<span id="t58_353" class="t s3_353">41DH </span><span id="t59_353" class="t s3_353">1053 </span><span id="t5a_353" class="t s3_353">IA32_MC7_STATUS </span><span id="t5b_353" class="t s3_353">Package </span>
<span id="t5c_353" class="t s3_353">41EH </span><span id="t5d_353" class="t s3_353">1054 </span><span id="t5e_353" class="t s3_353">IA32_MC7_ADDR </span><span id="t5f_353" class="t s3_353">Package </span>
<span id="t5g_353" class="t s3_353">41FH </span><span id="t5h_353" class="t s3_353">1055 </span><span id="t5i_353" class="t s3_353">IA32_MC7_MISC </span><span id="t5j_353" class="t s3_353">Package </span>
<span id="t5k_353" class="t s5_353">Table 2-50. </span><span id="t5l_353" class="t s5_353">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t5m_353" class="t s5_353">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t5n_353" class="t s5_353">(Contd.) </span>
<span id="t5o_353" class="t s6_353">Register </span>
<span id="t5p_353" class="t s6_353">Address </span><span id="t5q_353" class="t s6_353">Register Name / Bit Fields </span>
<span id="t5r_353" class="t s6_353">(Former MSR Name) </span>
<span id="t5s_353" class="t s6_353">Scope </span><span id="t5t_353" class="t s6_353">Bit Description </span>
<span id="t5u_353" class="t s6_353">Hex </span><span id="t5v_353" class="t s6_353">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
