// Seed: 389761670
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4,
    output wand id_5,
    input wor id_6
);
  wor id_8;
  id_9(
      1, ((1 ^ id_8)), 1
  );
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    input supply0 id_5,
    output tri1 id_6,
    output uwire id_7
);
  assign id_0 = id_5;
  and primCall (id_1, id_3, id_4, id_2);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_5,
      id_3,
      id_6,
      id_5
  );
endmodule
