

================================================================
== Vivado HLS Report for 'gradient_weight_y'
================================================================
* Date:           Thu Aug 13 01:50:37 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  449570|  449570|  449570|  449570|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                           |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                 |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER  |  449568|  449568|        34|          1|          1|  449536|    yes   |
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 34, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 33 34 35 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	36  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	33  / true
32 --> 
	2  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	32  / true
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%buf_val_1_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 37 'alloca' 'buf_val_1_x' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 38 [1/1] (1.23ns)   --->   "%buf_val_2_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 38 'alloca' 'buf_val_2_x' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%buf_val_3_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 39 'alloca' 'buf_val_3_x' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%buf_val_4_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 40 'alloca' 'buf_val_4_x' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%buf_val_5_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 41 'alloca' 'buf_val_5_x' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 42 [1/1] (1.23ns)   --->   "%buf_val_6_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 42 'alloca' 'buf_val_6_x' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 43 [1/1] (1.23ns)   --->   "%buf_val_1_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 43 'alloca' 'buf_val_1_y' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "%buf_val_2_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 44 'alloca' 'buf_val_2_y' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%buf_val_3_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 45 'alloca' 'buf_val_3_y' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%buf_val_4_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 46 'alloca' 'buf_val_4_y' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%buf_val_5_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 47 'alloca' 'buf_val_5_y' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%buf_val_6_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 48 'alloca' 'buf_val_6_y' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%buf_val_1_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 49 'alloca' 'buf_val_1_z' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%buf_val_2_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 50 'alloca' 'buf_val_2_z' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%buf_val_3_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 51 'alloca' 'buf_val_3_z' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%buf_val_4_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 52 'alloca' 'buf_val_4_z' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%buf_val_5_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 53 'alloca' 'buf_val_5_z' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%buf_val_6_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 54 'alloca' 'buf_val_6_z' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_x, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_y, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @y_filtered_x, float* @y_filtered_y, float* @y_filtered_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 59 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"   --->   Operation 60 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:151]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%r = phi i9 [ 0, %0 ], [ %r_mid2, %ifBlock ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 63 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %0 ], [ %c, %ifBlock ]"   --->   Operation 64 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.88ns)   --->   "%tmp = icmp ult i9 %r, -76" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:157]   --->   Operation 65 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.88ns)   --->   "%tmp_36 = icmp ugt i9 %r, 5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 66 'icmp' 'tmp_36' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.28ns)   --->   "%or_cond = and i1 %tmp_36, %tmp" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 67 'and' 'or_cond' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -74752"   --->   Operation 68 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 69 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %5, label %.reset"   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i11 %col_assign, -1024" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 71 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%col_assign_mid2 = select i1 %exitcond, i11 0, i11 %col_assign" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 72 'select' 'col_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.77ns)   --->   "%r_s = add i9 %r, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:151]   --->   Operation 73 'add' 'r_s' <Predicate = (!exitcond_flatten)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.88ns)   --->   "%tmp_mid1 = icmp ult i9 %r_s, -76" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:157]   --->   Operation 74 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.17ns)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:157]   --->   Operation 75 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.88ns)   --->   "%tmp_36_mid1 = icmp ugt i9 %r_s, 5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 76 'icmp' 'tmp_36_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid2)   --->   "%or_cond_mid1 = and i1 %tmp_36_mid1, %tmp_mid1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 77 'and' 'or_cond_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond_mid2 = select i1 %exitcond, i1 %or_cond_mid1, i1 %or_cond" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 78 'select' 'or_cond_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_s, i32 1, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 79 'partselect' 'tmp_83' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.84ns)   --->   "%icmp = icmp ne i8 %tmp_83, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 80 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r, i32 1, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 81 'partselect' 'tmp_84' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.84ns)   --->   "%icmp7 = icmp ne i8 %tmp_84, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 82 'icmp' 'icmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.17ns)   --->   "%tmp_37_mid2 = select i1 %exitcond, i1 %icmp, i1 %icmp7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 83 'select' 'tmp_37_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.39ns)   --->   "%r_mid2 = select i1 %exitcond, i9 %r_s, i9 %r" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 84 'select' 'r_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:154]   --->   Operation 85 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_40 = zext i11 %col_assign_mid2 to i64" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 86 'zext' 'tmp_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%buf_val_1_x_addr = getelementptr [1024 x float]* %buf_val_1_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 87 'getelementptr' 'buf_val_1_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.23ns)   --->   "%buf_val_1_x_load = load float* %buf_val_1_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 88 'load' 'buf_val_1_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%buf_val_1_y_addr = getelementptr [1024 x float]* %buf_val_1_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 89 'getelementptr' 'buf_val_1_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.23ns)   --->   "%buf_val_1_y_load = load float* %buf_val_1_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 90 'load' 'buf_val_1_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%buf_val_1_z_addr = getelementptr [1024 x float]* %buf_val_1_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 91 'getelementptr' 'buf_val_1_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (1.23ns)   --->   "%buf_val_1_z_load = load float* %buf_val_1_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 92 'load' 'buf_val_1_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%buf_val_6_x_addr = getelementptr [1024 x float]* %buf_val_6_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 93 'getelementptr' 'buf_val_6_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%buf_val_6_x_load = load float* %buf_val_6_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 94 'load' 'buf_val_6_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%buf_val_6_y_addr = getelementptr [1024 x float]* %buf_val_6_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 95 'getelementptr' 'buf_val_6_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.23ns)   --->   "%buf_val_6_y_load = load float* %buf_val_6_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 96 'load' 'buf_val_6_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%buf_val_6_z_addr = getelementptr [1024 x float]* %buf_val_6_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 97 'getelementptr' 'buf_val_6_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%buf_val_6_z_load = load float* %buf_val_6_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 98 'load' 'buf_val_6_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %.preheader.preheader.i10, label %.preheader.preheader.i" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:157]   --->   Operation 99 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %or_cond_mid2, label %.preheader.0, label %3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 100 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_37_mid2, label %4, label %._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 101 'br' <Predicate = (!exitcond_flatten & !or_cond_mid2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 102 'br' <Predicate = (!exitcond_flatten & !or_cond_mid2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str10, i32 %tmp_s)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:194]   --->   Operation 103 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.79ns)   --->   "%c = add i11 %col_assign_mid2, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 104 'add' 'c' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 105 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%buf_val_1_x_load = load float* %buf_val_1_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 106 'load' 'buf_val_1_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%buf_val_1_y_load = load float* %buf_val_1_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 107 'load' 'buf_val_1_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%buf_val_1_z_load = load float* %buf_val_1_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 108 'load' 'buf_val_1_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 109 [1/2] (1.23ns)   --->   "%buf_val_6_x_load = load float* %buf_val_6_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 109 'load' 'buf_val_6_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%buf_val_6_y_load = load float* %buf_val_6_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 110 'load' 'buf_val_6_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 111 [1/2] (1.23ns)   --->   "%buf_val_6_z_load = load float* %buf_val_6_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 111 'load' 'buf_val_6_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 112 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %buf_val_6_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:173]   --->   Operation 112 'store' <Predicate = (!exitcond_flatten & !tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %buf_val_6_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:173]   --->   Operation 113 'store' <Predicate = (!exitcond_flatten & !tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 114 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %buf_val_6_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:173]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten & !tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 115 [1/1] (0.65ns)   --->   "br label %2"   --->   Operation 115 'br' <Predicate = (!exitcond_flatten & !tmp_mid2)> <Delay = 0.65>
ST_3 : Operation 116 [1/1] (1.83ns)   --->   "%tmp_x = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_x)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:161]   --->   Operation 116 'read' 'tmp_x' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 117 [1/1] (1.83ns)   --->   "%tmp_y = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_y)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:162]   --->   Operation 117 'read' 'tmp_y' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 118 [1/1] (1.83ns)   --->   "%tmp_z = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_z)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:163]   --->   Operation 118 'read' 'tmp_z' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "store float %tmp_x, float* %buf_val_6_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:164]   --->   Operation 119 'store' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 120 [1/1] (1.23ns)   --->   "store float %tmp_y, float* %buf_val_6_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:164]   --->   Operation 120 'store' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 121 [1/1] (1.23ns)   --->   "store float %tmp_z, float* %buf_val_6_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:164]   --->   Operation 121 'store' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 122 [3/3] (7.01ns)   --->   "%tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 122 'fmul' 'tmp_75' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [3/3] (7.01ns)   --->   "%tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 123 'fmul' 'tmp_76' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [3/3] (7.01ns)   --->   "%tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 124 'fmul' 'tmp_77' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 125 [2/3] (7.01ns)   --->   "%tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 125 'fmul' 'tmp_75' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [2/3] (7.01ns)   --->   "%tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 126 'fmul' 'tmp_76' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [2/3] (7.01ns)   --->   "%tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 127 'fmul' 'tmp_77' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%buf_val_2_x_addr = getelementptr [1024 x float]* %buf_val_2_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 128 'getelementptr' 'buf_val_2_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (1.23ns)   --->   "%buf_val_2_x_load = load float* %buf_val_2_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 129 'load' 'buf_val_2_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%buf_val_2_y_addr = getelementptr [1024 x float]* %buf_val_2_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 130 'getelementptr' 'buf_val_2_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (1.23ns)   --->   "%buf_val_2_y_load = load float* %buf_val_2_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 131 'load' 'buf_val_2_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%buf_val_2_z_addr = getelementptr [1024 x float]* %buf_val_2_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 132 'getelementptr' 'buf_val_2_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (1.23ns)   --->   "%buf_val_2_z_load = load float* %buf_val_2_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 133 'load' 'buf_val_2_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 134 [1/3] (7.01ns)   --->   "%tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 134 'fmul' 'tmp_75' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/3] (7.01ns)   --->   "%tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 135 'fmul' 'tmp_76' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/3] (7.01ns)   --->   "%tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 136 'fmul' 'tmp_77' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 137 [1/2] (1.23ns)   --->   "%buf_val_2_x_load = load float* %buf_val_2_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 137 'load' 'buf_val_2_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 138 [1/1] (1.23ns)   --->   "store float %buf_val_2_x_load, float* %buf_val_1_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 138 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 139 [1/2] (1.23ns)   --->   "%buf_val_2_y_load = load float* %buf_val_2_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 139 'load' 'buf_val_2_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 140 [1/1] (1.23ns)   --->   "store float %buf_val_2_y_load, float* %buf_val_1_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 140 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 141 [1/2] (1.23ns)   --->   "%buf_val_2_z_load = load float* %buf_val_2_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 141 'load' 'buf_val_2_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 142 [1/1] (1.23ns)   --->   "store float %buf_val_2_z_load, float* %buf_val_1_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 142 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 143 [4/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_75, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 143 'fadd' 'acc_x' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [4/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_76, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 144 'fadd' 'acc_y' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [4/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_77, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 145 'fadd' 'acc_z' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 146 [3/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_75, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 146 'fadd' 'acc_x' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [3/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_76, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 147 'fadd' 'acc_y' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [3/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_77, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 148 'fadd' 'acc_z' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [3/3] (7.01ns)   --->   "%tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 149 'fmul' 'tmp_126_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [3/3] (7.01ns)   --->   "%tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 150 'fmul' 'tmp_127_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [3/3] (7.01ns)   --->   "%tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 151 'fmul' 'tmp_128_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 152 [2/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_75, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 152 'fadd' 'acc_x' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [2/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_76, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 153 'fadd' 'acc_y' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [2/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_77, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 154 'fadd' 'acc_z' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [2/3] (7.01ns)   --->   "%tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 155 'fmul' 'tmp_126_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [2/3] (7.01ns)   --->   "%tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 156 'fmul' 'tmp_127_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [2/3] (7.01ns)   --->   "%tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 157 'fmul' 'tmp_128_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%buf_val_3_x_addr = getelementptr [1024 x float]* %buf_val_3_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 158 'getelementptr' 'buf_val_3_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 159 [2/2] (1.23ns)   --->   "%buf_val_3_x_load = load float* %buf_val_3_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 159 'load' 'buf_val_3_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%buf_val_3_y_addr = getelementptr [1024 x float]* %buf_val_3_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 160 'getelementptr' 'buf_val_3_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 161 [2/2] (1.23ns)   --->   "%buf_val_3_y_load = load float* %buf_val_3_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 161 'load' 'buf_val_3_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%buf_val_3_z_addr = getelementptr [1024 x float]* %buf_val_3_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 162 'getelementptr' 'buf_val_3_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 163 [2/2] (1.23ns)   --->   "%buf_val_3_z_load = load float* %buf_val_3_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 163 'load' 'buf_val_3_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%buf_val_4_x_addr = getelementptr [1024 x float]* %buf_val_4_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 164 'getelementptr' 'buf_val_4_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%buf_val_4_y_addr = getelementptr [1024 x float]* %buf_val_4_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 165 'getelementptr' 'buf_val_4_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%buf_val_4_z_addr = getelementptr [1024 x float]* %buf_val_4_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 166 'getelementptr' 'buf_val_4_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%buf_val_5_x_addr = getelementptr [1024 x float]* %buf_val_5_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 167 'getelementptr' 'buf_val_5_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%buf_val_5_y_addr = getelementptr [1024 x float]* %buf_val_5_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 168 'getelementptr' 'buf_val_5_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%buf_val_5_z_addr = getelementptr [1024 x float]* %buf_val_5_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 169 'getelementptr' 'buf_val_5_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 170 [1/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_75, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 170 'fadd' 'acc_x' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_76, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 171 'fadd' 'acc_y' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_77, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 172 'fadd' 'acc_z' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/3] (7.01ns)   --->   "%tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 173 'fmul' 'tmp_126_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/3] (7.01ns)   --->   "%tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 174 'fmul' 'tmp_127_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/3] (7.01ns)   --->   "%tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 175 'fmul' 'tmp_128_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 176 [1/2] (1.23ns)   --->   "%buf_val_3_x_load = load float* %buf_val_3_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 176 'load' 'buf_val_3_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 177 [1/1] (1.23ns)   --->   "store float %buf_val_3_x_load, float* %buf_val_2_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 177 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 178 [1/2] (1.23ns)   --->   "%buf_val_3_y_load = load float* %buf_val_3_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 178 'load' 'buf_val_3_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 179 [1/1] (1.23ns)   --->   "store float %buf_val_3_y_load, float* %buf_val_2_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 179 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 180 [1/2] (1.23ns)   --->   "%buf_val_3_z_load = load float* %buf_val_3_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 180 'load' 'buf_val_3_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 181 [1/1] (1.23ns)   --->   "store float %buf_val_3_z_load, float* %buf_val_2_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 181 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 182 [4/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_126_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 182 'fadd' 'acc_x_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [4/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_127_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 183 'fadd' 'acc_y_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [4/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_128_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 184 'fadd' 'acc_z_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 185 [3/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_126_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 185 'fadd' 'acc_x_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [3/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_127_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 186 'fadd' 'acc_y_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [3/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_128_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 187 'fadd' 'acc_z_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [3/3] (7.01ns)   --->   "%tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 188 'fmul' 'tmp_126_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [3/3] (7.01ns)   --->   "%tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 189 'fmul' 'tmp_127_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [3/3] (7.01ns)   --->   "%tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 190 'fmul' 'tmp_128_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 191 [2/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_126_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 191 'fadd' 'acc_x_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [2/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_127_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 192 'fadd' 'acc_y_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [2/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_128_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 193 'fadd' 'acc_z_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [2/3] (7.01ns)   --->   "%tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 194 'fmul' 'tmp_126_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [2/3] (7.01ns)   --->   "%tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 195 'fmul' 'tmp_127_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [2/3] (7.01ns)   --->   "%tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 196 'fmul' 'tmp_128_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 197 [2/2] (1.23ns)   --->   "%buf_val_4_x_load = load float* %buf_val_4_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 197 'load' 'buf_val_4_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 198 [2/2] (1.23ns)   --->   "%buf_val_4_y_load = load float* %buf_val_4_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 198 'load' 'buf_val_4_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 199 [2/2] (1.23ns)   --->   "%buf_val_4_z_load = load float* %buf_val_4_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 199 'load' 'buf_val_4_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 200 [1/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_126_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 200 'fadd' 'acc_x_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_127_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 201 'fadd' 'acc_y_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_128_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 202 'fadd' 'acc_z_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/3] (7.01ns)   --->   "%tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 203 'fmul' 'tmp_126_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/3] (7.01ns)   --->   "%tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 204 'fmul' 'tmp_127_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/3] (7.01ns)   --->   "%tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 205 'fmul' 'tmp_128_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 206 [1/2] (1.23ns)   --->   "%buf_val_4_x_load = load float* %buf_val_4_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 206 'load' 'buf_val_4_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 207 [1/1] (1.23ns)   --->   "store float %buf_val_4_x_load, float* %buf_val_3_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 207 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 208 [1/2] (1.23ns)   --->   "%buf_val_4_y_load = load float* %buf_val_4_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 208 'load' 'buf_val_4_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 209 [1/1] (1.23ns)   --->   "store float %buf_val_4_y_load, float* %buf_val_3_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 209 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 210 [1/2] (1.23ns)   --->   "%buf_val_4_z_load = load float* %buf_val_4_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 210 'load' 'buf_val_4_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 211 [1/1] (1.23ns)   --->   "store float %buf_val_4_z_load, float* %buf_val_3_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 211 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 212 [4/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_126_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 212 'fadd' 'acc_x_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [4/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_127_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 213 'fadd' 'acc_y_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 214 [4/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_128_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 214 'fadd' 'acc_z_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 215 [3/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_126_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 215 'fadd' 'acc_x_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [3/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_127_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 216 'fadd' 'acc_y_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [3/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_128_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 217 'fadd' 'acc_z_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [3/3] (7.01ns)   --->   "%tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 218 'fmul' 'tmp_126_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [3/3] (7.01ns)   --->   "%tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 219 'fmul' 'tmp_127_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [3/3] (7.01ns)   --->   "%tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 220 'fmul' 'tmp_128_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 221 [2/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_126_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 221 'fadd' 'acc_x_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [2/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_127_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 222 'fadd' 'acc_y_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [2/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_128_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 223 'fadd' 'acc_z_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [2/3] (7.01ns)   --->   "%tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 224 'fmul' 'tmp_126_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [2/3] (7.01ns)   --->   "%tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 225 'fmul' 'tmp_127_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [2/3] (7.01ns)   --->   "%tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 226 'fmul' 'tmp_128_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 227 [2/2] (1.23ns)   --->   "%buf_val_5_x_load = load float* %buf_val_5_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 227 'load' 'buf_val_5_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 228 [2/2] (1.23ns)   --->   "%buf_val_5_y_load = load float* %buf_val_5_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 228 'load' 'buf_val_5_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 229 [2/2] (1.23ns)   --->   "%buf_val_5_z_load = load float* %buf_val_5_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 229 'load' 'buf_val_5_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 230 [1/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_126_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 230 'fadd' 'acc_x_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_127_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 231 'fadd' 'acc_y_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_128_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 232 'fadd' 'acc_z_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 233 [1/3] (7.01ns)   --->   "%tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 233 'fmul' 'tmp_126_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/3] (7.01ns)   --->   "%tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 234 'fmul' 'tmp_127_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/3] (7.01ns)   --->   "%tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 235 'fmul' 'tmp_128_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @GRAD_WEIGHT_Y_OUTER_s)"   --->   Operation 236 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str10) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:154]   --->   Operation 237 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:155]   --->   Operation 238 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 239 [1/2] (1.23ns)   --->   "%buf_val_5_x_load = load float* %buf_val_5_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 239 'load' 'buf_val_5_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 240 [1/1] (1.23ns)   --->   "store float %buf_val_5_x_load, float* %buf_val_4_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 240 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 241 [1/2] (1.23ns)   --->   "%buf_val_5_y_load = load float* %buf_val_5_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 241 'load' 'buf_val_5_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 242 [1/1] (1.23ns)   --->   "store float %buf_val_5_y_load, float* %buf_val_4_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 242 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 243 [1/2] (1.23ns)   --->   "%buf_val_5_z_load = load float* %buf_val_5_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 243 'load' 'buf_val_5_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 244 [1/1] (1.23ns)   --->   "store float %buf_val_5_z_load, float* %buf_val_4_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 244 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 245 [1/1] (1.23ns)   --->   "store float %buf_val_6_x_load, float* %buf_val_5_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 245 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 246 [1/1] (1.23ns)   --->   "store float %buf_val_6_y_load, float* %buf_val_5_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 246 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 247 [1/1] (1.23ns)   --->   "store float %buf_val_6_z_load, float* %buf_val_5_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 247 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 248 [4/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_126_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 248 'fadd' 'acc_x_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [4/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_127_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 249 'fadd' 'acc_y_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [4/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_128_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 250 'fadd' 'acc_z_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 251 [3/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_126_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 251 'fadd' 'acc_x_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [3/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_127_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 252 'fadd' 'acc_y_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 253 [3/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_128_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 253 'fadd' 'acc_z_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 254 [3/3] (7.01ns)   --->   "%tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 254 'fmul' 'tmp_126_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [3/3] (7.01ns)   --->   "%tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 255 'fmul' 'tmp_127_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [3/3] (7.01ns)   --->   "%tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 256 'fmul' 'tmp_128_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 257 [2/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_126_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 257 'fadd' 'acc_x_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 258 [2/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_127_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 258 'fadd' 'acc_y_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [2/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_128_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 259 'fadd' 'acc_z_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [2/3] (7.01ns)   --->   "%tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 260 'fmul' 'tmp_126_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 261 [2/3] (7.01ns)   --->   "%tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 261 'fmul' 'tmp_127_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [2/3] (7.01ns)   --->   "%tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 262 'fmul' 'tmp_128_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 263 [1/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_126_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 263 'fadd' 'acc_x_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 264 [1/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_127_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 264 'fadd' 'acc_y_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [1/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_128_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 265 'fadd' 'acc_z_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [1/3] (7.01ns)   --->   "%tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 266 'fmul' 'tmp_126_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [1/3] (7.01ns)   --->   "%tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 267 'fmul' 'tmp_127_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 268 [1/3] (7.01ns)   --->   "%tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 268 'fmul' 'tmp_128_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 269 [4/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_126_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 269 'fadd' 'acc_x_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [4/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_127_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 270 'fadd' 'acc_y_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 271 [4/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_128_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 271 'fadd' 'acc_z_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 272 [3/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_126_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 272 'fadd' 'acc_x_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [3/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_127_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 273 'fadd' 'acc_y_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [3/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_128_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 274 'fadd' 'acc_z_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 275 [3/3] (7.01ns)   --->   "%tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 275 'fmul' 'tmp_126_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 276 [3/3] (7.01ns)   --->   "%tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 276 'fmul' 'tmp_127_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 277 [3/3] (7.01ns)   --->   "%tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 277 'fmul' 'tmp_128_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 278 [2/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_126_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 278 'fadd' 'acc_x_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 279 [2/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_127_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 279 'fadd' 'acc_y_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [2/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_128_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 280 'fadd' 'acc_z_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 281 [2/3] (7.01ns)   --->   "%tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 281 'fmul' 'tmp_126_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [2/3] (7.01ns)   --->   "%tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 282 'fmul' 'tmp_127_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [2/3] (7.01ns)   --->   "%tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 283 'fmul' 'tmp_128_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 284 [1/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_126_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 284 'fadd' 'acc_x_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 285 [1/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_127_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 285 'fadd' 'acc_y_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 286 [1/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_128_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 286 'fadd' 'acc_z_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [1/3] (7.01ns)   --->   "%tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 287 'fmul' 'tmp_126_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 288 [1/3] (7.01ns)   --->   "%tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 288 'fmul' 'tmp_127_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 289 [1/3] (7.01ns)   --->   "%tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 289 'fmul' 'tmp_128_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 290 [3/3] (7.01ns)   --->   "%phitmp = fmul float %tmp_x, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 290 'fmul' 'phitmp' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [3/3] (7.01ns)   --->   "%phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 291 'fmul' 'phitmp1' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [3/3] (7.01ns)   --->   "%phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 292 'fmul' 'phitmp2' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 293 [4/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_126_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 293 'fadd' 'acc_x_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 294 [4/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_127_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 294 'fadd' 'acc_y_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [4/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_128_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 295 'fadd' 'acc_z_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 296 [2/3] (7.01ns)   --->   "%phitmp = fmul float %tmp_x, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 296 'fmul' 'phitmp' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [2/3] (7.01ns)   --->   "%phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 297 'fmul' 'phitmp1' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 298 [2/3] (7.01ns)   --->   "%phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 298 'fmul' 'phitmp2' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 299 [3/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_126_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 299 'fadd' 'acc_x_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [3/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_127_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 300 'fadd' 'acc_y_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 301 [3/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_128_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 301 'fadd' 'acc_z_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 302 [1/3] (7.01ns)   --->   "%phitmp = fmul float %tmp_x, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 302 'fmul' 'phitmp' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [1/3] (7.01ns)   --->   "%phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 303 'fmul' 'phitmp1' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 304 [1/3] (7.01ns)   --->   "%phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 304 'fmul' 'phitmp2' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 305 [2/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_126_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 305 'fadd' 'acc_x_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 306 [2/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_127_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 306 'fadd' 'acc_y_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 307 [2/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_128_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 307 'fadd' 'acc_z_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 308 [1/1] (0.65ns)   --->   "br label %2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 308 'br' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 0.65>
ST_30 : Operation 309 [1/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_126_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 309 'fadd' 'acc_x_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 310 [1/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_127_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 310 'fadd' 'acc_y_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 311 [1/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_128_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 311 'fadd' 'acc_z_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%buf_val_z_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp2, %.preheader.preheader.i10 ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 312 'phi' 'buf_val_z_load_2_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%buf_val_y_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp1, %.preheader.preheader.i10 ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 313 'phi' 'buf_val_y_load_2_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (0.00ns)   --->   "%buf_val_x_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp, %.preheader.preheader.i10 ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 314 'phi' 'buf_val_x_load_2_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 315 [4/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 315 'fadd' 'acc_x_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 316 [4/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 316 'fadd' 'acc_y_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 317 [4/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 317 'fadd' 'acc_z_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 34> <Delay = 1.83>
ST_32 : Operation 318 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_x, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:192]   --->   Operation 318 'write' <Predicate = (!or_cond_mid2 & tmp_37_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 319 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_y, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:192]   --->   Operation 319 'write' <Predicate = (!or_cond_mid2 & tmp_37_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 320 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_z, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:192]   --->   Operation 320 'write' <Predicate = (!or_cond_mid2 & tmp_37_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 321 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:193]   --->   Operation 321 'br' <Predicate = (!or_cond_mid2 & tmp_37_mid2)> <Delay = 0.00>
ST_32 : Operation 322 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_x, float %acc_x_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:188]   --->   Operation 322 'write' <Predicate = (or_cond_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 323 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_y, float %acc_y_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:188]   --->   Operation 323 'write' <Predicate = (or_cond_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 324 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_z, float %acc_z_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:188]   --->   Operation 324 'write' <Predicate = (or_cond_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:189]   --->   Operation 325 'br' <Predicate = (or_cond_mid2)> <Delay = 0.00>

State 33 <SV = 31> <Delay = 6.43>
ST_33 : Operation 326 [3/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 326 'fadd' 'acc_x_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 327 [3/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 327 'fadd' 'acc_y_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 328 [3/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 328 'fadd' 'acc_z_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 6.43>
ST_34 : Operation 329 [2/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 329 'fadd' 'acc_x_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 330 [2/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 330 'fadd' 'acc_y_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 331 [2/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 331 'fadd' 'acc_z_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 6.43>
ST_35 : Operation 332 [1/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 332 'fadd' 'acc_x_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 333 [1/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 333 'fadd' 'acc_y_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 334 [1/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 334 'fadd' 'acc_z_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 2> <Delay = 0.00>
ST_36 : Operation 335 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:196]   --->   Operation 335 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradient_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gradient_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ gradient_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ y_filtered_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ y_filtered_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ y_filtered_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_val_1_x         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_2_x         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_3_x         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_4_x         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_5_x         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_6_x         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_1_y         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_2_y         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_3_y         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_4_y         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_5_y         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_6_y         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_1_z         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_2_z         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_3_z         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_4_z         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_5_z         (alloca         ) [ 0011111111111111111111111111111111110]
buf_val_6_z         (alloca         ) [ 0011111111111111111111111111111111110]
StgValue_55         (specinterface  ) [ 0000000000000000000000000000000000000]
StgValue_56         (specinterface  ) [ 0000000000000000000000000000000000000]
StgValue_57         (specinterface  ) [ 0000000000000000000000000000000000000]
StgValue_58         (specinterface  ) [ 0000000000000000000000000000000000000]
rbegin_i            (specregionbegin) [ 0000000000000000000000000000000000000]
rend_i              (specregionend  ) [ 0000000000000000000000000000000000000]
StgValue_61         (br             ) [ 0111111111111111111111111111111111110]
indvar_flatten      (phi            ) [ 0011111111111111111111111111111111110]
r                   (phi            ) [ 0011111111111111111111111111111111110]
col_assign          (phi            ) [ 0011111111111111111111111111111111110]
tmp                 (icmp           ) [ 0000000000000000000000000000000000000]
tmp_36              (icmp           ) [ 0000000000000000000000000000000000000]
or_cond             (and            ) [ 0000000000000000000000000000000000000]
exitcond_flatten    (icmp           ) [ 0011111111111111111111111111111111110]
indvar_flatten_next (add            ) [ 0111111111111111111111111111111111110]
StgValue_70         (br             ) [ 0000000000000000000000000000000000000]
exitcond            (icmp           ) [ 0000000000000000000000000000000000000]
col_assign_mid2     (select         ) [ 0000000000000000000000000000000000000]
r_s                 (add            ) [ 0000000000000000000000000000000000000]
tmp_mid1            (icmp           ) [ 0000000000000000000000000000000000000]
tmp_mid2            (select         ) [ 0011111111111111111111111111111111110]
tmp_36_mid1         (icmp           ) [ 0000000000000000000000000000000000000]
or_cond_mid1        (and            ) [ 0000000000000000000000000000000000000]
or_cond_mid2        (select         ) [ 0011111111111111111111111111111111110]
tmp_83              (partselect     ) [ 0000000000000000000000000000000000000]
icmp                (icmp           ) [ 0000000000000000000000000000000000000]
tmp_84              (partselect     ) [ 0000000000000000000000000000000000000]
icmp7               (icmp           ) [ 0000000000000000000000000000000000000]
tmp_37_mid2         (select         ) [ 0011111111111111111111111111111111110]
r_mid2              (select         ) [ 0111111111111111111111111111111111110]
tmp_s               (specregionbegin) [ 0000000000000000000000000000000000000]
tmp_40              (zext           ) [ 0011111111100000000000000000000000000]
buf_val_1_x_addr    (getelementptr  ) [ 0011111100000000000000000000000000000]
buf_val_1_y_addr    (getelementptr  ) [ 0011111100000000000000000000000000000]
buf_val_1_z_addr    (getelementptr  ) [ 0011111100000000000000000000000000000]
buf_val_6_x_addr    (getelementptr  ) [ 0011000000000000000000000000000000000]
buf_val_6_y_addr    (getelementptr  ) [ 0011000000000000000000000000000000000]
buf_val_6_z_addr    (getelementptr  ) [ 0011000000000000000000000000000000000]
StgValue_99         (br             ) [ 0000000000000000000000000000000000000]
StgValue_100        (br             ) [ 0000000000000000000000000000000000000]
StgValue_101        (br             ) [ 0000000000000000000000000000000000000]
StgValue_102        (br             ) [ 0000000000000000000000000000000000000]
empty               (specregionend  ) [ 0000000000000000000000000000000000000]
c                   (add            ) [ 0111111111111111111111111111111111110]
StgValue_105        (br             ) [ 0111111111111111111111111111111111110]
buf_val_1_x_load    (load           ) [ 0010111000000000000000000000000000000]
buf_val_1_y_load    (load           ) [ 0010111000000000000000000000000000000]
buf_val_1_z_load    (load           ) [ 0010111000000000000000000000000000000]
buf_val_6_x_load    (load           ) [ 0010111111111111111111111110000000000]
buf_val_6_y_load    (load           ) [ 0010111111111111111111111110000000000]
buf_val_6_z_load    (load           ) [ 0010111111111111111111111110000000000]
StgValue_112        (store          ) [ 0000000000000000000000000000000000000]
StgValue_113        (store          ) [ 0000000000000000000000000000000000000]
StgValue_114        (store          ) [ 0000000000000000000000000000000000000]
StgValue_115        (br             ) [ 0011111111111111111111111111111111110]
tmp_x               (read           ) [ 0010111111111111111111111111110000000]
tmp_y               (read           ) [ 0010111111111111111111111111110000000]
tmp_z               (read           ) [ 0010111111111111111111111111110000000]
StgValue_119        (store          ) [ 0000000000000000000000000000000000000]
StgValue_120        (store          ) [ 0000000000000000000000000000000000000]
StgValue_121        (store          ) [ 0000000000000000000000000000000000000]
buf_val_2_x_addr    (getelementptr  ) [ 0010000111110000000000000000000000000]
buf_val_2_y_addr    (getelementptr  ) [ 0010000111110000000000000000000000000]
buf_val_2_z_addr    (getelementptr  ) [ 0010000111110000000000000000000000000]
tmp_75              (fmul           ) [ 0010000111100000000000000000000000000]
tmp_76              (fmul           ) [ 0010000111100000000000000000000000000]
tmp_77              (fmul           ) [ 0010000111100000000000000000000000000]
buf_val_2_x_load    (load           ) [ 0010000011100000000000000000000000000]
StgValue_138        (store          ) [ 0000000000000000000000000000000000000]
buf_val_2_y_load    (load           ) [ 0010000011100000000000000000000000000]
StgValue_140        (store          ) [ 0000000000000000000000000000000000000]
buf_val_2_z_load    (load           ) [ 0010000011100000000000000000000000000]
StgValue_142        (store          ) [ 0000000000000000000000000000000000000]
buf_val_3_x_addr    (getelementptr  ) [ 0010000000011111000000000000000000000]
buf_val_3_y_addr    (getelementptr  ) [ 0010000000011111000000000000000000000]
buf_val_3_z_addr    (getelementptr  ) [ 0010000000011111000000000000000000000]
buf_val_4_x_addr    (getelementptr  ) [ 0010000000011111111100000000000000000]
buf_val_4_y_addr    (getelementptr  ) [ 0010000000011111111100000000000000000]
buf_val_4_z_addr    (getelementptr  ) [ 0010000000011111111100000000000000000]
buf_val_5_x_addr    (getelementptr  ) [ 0010000000011111111100000000000000000]
buf_val_5_y_addr    (getelementptr  ) [ 0010000000011111111100000000000000000]
buf_val_5_z_addr    (getelementptr  ) [ 0010000000011111111100000000000000000]
acc_x               (fadd           ) [ 0010000000011110000000000000000000000]
acc_y               (fadd           ) [ 0010000000011110000000000000000000000]
acc_z               (fadd           ) [ 0010000000011110000000000000000000000]
tmp_126_1           (fmul           ) [ 0010000000011110000000000000000000000]
tmp_127_1           (fmul           ) [ 0010000000011110000000000000000000000]
tmp_128_1           (fmul           ) [ 0010000000011110000000000000000000000]
buf_val_3_x_load    (load           ) [ 0010000000001110000000000000000000000]
StgValue_177        (store          ) [ 0000000000000000000000000000000000000]
buf_val_3_y_load    (load           ) [ 0010000000001110000000000000000000000]
StgValue_179        (store          ) [ 0000000000000000000000000000000000000]
buf_val_3_z_load    (load           ) [ 0010000000001110000000000000000000000]
StgValue_181        (store          ) [ 0000000000000000000000000000000000000]
acc_x_1             (fadd           ) [ 0010000000000001111000000000000000000]
acc_y_1             (fadd           ) [ 0010000000000001111000000000000000000]
acc_z_1             (fadd           ) [ 0010000000000001111000000000000000000]
tmp_126_2           (fmul           ) [ 0010000000000001111000000000000000000]
tmp_127_2           (fmul           ) [ 0010000000000001111000000000000000000]
tmp_128_2           (fmul           ) [ 0010000000000001111000000000000000000]
buf_val_4_x_load    (load           ) [ 0010000000000000111000000000000000000]
StgValue_207        (store          ) [ 0000000000000000000000000000000000000]
buf_val_4_y_load    (load           ) [ 0010000000000000111000000000000000000]
StgValue_209        (store          ) [ 0000000000000000000000000000000000000]
buf_val_4_z_load    (load           ) [ 0010000000000000111000000000000000000]
StgValue_211        (store          ) [ 0000000000000000000000000000000000000]
acc_x_2             (fadd           ) [ 0010000000000000000111100000000000000]
acc_y_2             (fadd           ) [ 0010000000000000000111100000000000000]
acc_z_2             (fadd           ) [ 0010000000000000000111100000000000000]
tmp_126_3           (fmul           ) [ 0010000000000000000111100000000000000]
tmp_127_3           (fmul           ) [ 0010000000000000000111100000000000000]
tmp_128_3           (fmul           ) [ 0010000000000000000111100000000000000]
StgValue_236        (specloopname   ) [ 0000000000000000000000000000000000000]
StgValue_237        (specloopname   ) [ 0000000000000000000000000000000000000]
StgValue_238        (specpipeline   ) [ 0000000000000000000000000000000000000]
buf_val_5_x_load    (load           ) [ 0010000000000000000011100000000000000]
StgValue_240        (store          ) [ 0000000000000000000000000000000000000]
buf_val_5_y_load    (load           ) [ 0010000000000000000011100000000000000]
StgValue_242        (store          ) [ 0000000000000000000000000000000000000]
buf_val_5_z_load    (load           ) [ 0010000000000000000011100000000000000]
StgValue_244        (store          ) [ 0000000000000000000000000000000000000]
StgValue_245        (store          ) [ 0000000000000000000000000000000000000]
StgValue_246        (store          ) [ 0000000000000000000000000000000000000]
StgValue_247        (store          ) [ 0000000000000000000000000000000000000]
acc_x_3             (fadd           ) [ 0010000000000000000000011110000000000]
acc_y_3             (fadd           ) [ 0010000000000000000000011110000000000]
acc_z_3             (fadd           ) [ 0010000000000000000000011110000000000]
tmp_126_4           (fmul           ) [ 0010000000000000000000011110000000000]
tmp_127_4           (fmul           ) [ 0010000000000000000000011110000000000]
tmp_128_4           (fmul           ) [ 0010000000000000000000011110000000000]
acc_x_4             (fadd           ) [ 0010000000000000000000000001111000000]
acc_y_4             (fadd           ) [ 0010000000000000000000000001111000000]
acc_z_4             (fadd           ) [ 0010000000000000000000000001111000000]
tmp_126_5           (fmul           ) [ 0010000000000000000000000001111000000]
tmp_127_5           (fmul           ) [ 0010000000000000000000000001111000000]
tmp_128_5           (fmul           ) [ 0010000000000000000000000001111000000]
phitmp              (fmul           ) [ 0011000000000000000000000000001111110]
phitmp1             (fmul           ) [ 0011000000000000000000000000001111110]
phitmp2             (fmul           ) [ 0011000000000000000000000000001111110]
StgValue_308        (br             ) [ 0011111111111111111111111111111111110]
acc_x_5             (fadd           ) [ 0010000000000000000000000000000101110]
acc_y_5             (fadd           ) [ 0010000000000000000000000000000101110]
acc_z_5             (fadd           ) [ 0010000000000000000000000000000101110]
buf_val_z_load_2_6  (phi            ) [ 0010000000000000000000000000000101110]
buf_val_y_load_2_6  (phi            ) [ 0010000000000000000000000000000101110]
buf_val_x_load_2_6  (phi            ) [ 0010000000000000000000000000000101110]
StgValue_318        (write          ) [ 0000000000000000000000000000000000000]
StgValue_319        (write          ) [ 0000000000000000000000000000000000000]
StgValue_320        (write          ) [ 0000000000000000000000000000000000000]
StgValue_321        (br             ) [ 0000000000000000000000000000000000000]
StgValue_322        (write          ) [ 0000000000000000000000000000000000000]
StgValue_323        (write          ) [ 0000000000000000000000000000000000000]
StgValue_324        (write          ) [ 0000000000000000000000000000000000000]
StgValue_325        (br             ) [ 0000000000000000000000000000000000000]
acc_x_6             (fadd           ) [ 0010000000000000000000000000000010000]
acc_y_6             (fadd           ) [ 0010000000000000000000000000000010000]
acc_z_6             (fadd           ) [ 0010000000000000000000000000000010000]
StgValue_335        (ret            ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradient_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gradient_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gradient_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_z"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_filtered_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_filtered_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_filtered_z">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_filtered_z"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_WEIGHT_Y_OUTER_s"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="buf_val_1_x_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_1_x/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_val_2_x_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_2_x/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_val_3_x_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_3_x/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_val_4_x_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_4_x/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_val_5_x_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_5_x/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_val_6_x_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_6_x/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_val_1_y_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_1_y/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_val_2_y_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_2_y/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_val_3_y_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_3_y/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_val_4_y_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_4_y/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_val_5_y_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_5_y/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_val_6_y_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_6_y/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_val_1_z_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_1_z/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf_val_2_z_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_2_z/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_val_3_z_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_3_z/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buf_val_4_z_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_4_z/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_val_5_z_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_5_z/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="buf_val_6_z_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_val_6_z/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_x_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_x/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_y_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_y/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_z_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_z/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_318/32 StgValue_322/32 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_319/32 StgValue_323/32 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_320/32 StgValue_324/32 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf_val_1_x_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_1_x_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="5"/>
<pin id="320" dir="0" index="4" bw="10" slack="0"/>
<pin id="321" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="1"/>
<pin id="323" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_1_x_load/2 StgValue_138/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buf_val_1_y_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_1_y_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="5"/>
<pin id="325" dir="0" index="4" bw="10" slack="0"/>
<pin id="326" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="1"/>
<pin id="328" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_1_y_load/2 StgValue_140/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf_val_1_z_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_1_z_addr/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="5"/>
<pin id="330" dir="0" index="4" bw="10" slack="0"/>
<pin id="331" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="1"/>
<pin id="333" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_1_z_load/2 StgValue_142/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buf_val_6_x_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="11" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_6_x_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="1"/>
<pin id="266" dir="0" index="4" bw="10" slack="0"/>
<pin id="267" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="16"/>
<pin id="269" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_6_x_load/2 StgValue_112/3 StgValue_119/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="buf_val_6_y_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="11" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_6_y_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="1"/>
<pin id="271" dir="0" index="4" bw="10" slack="0"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="16"/>
<pin id="274" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_6_y_load/2 StgValue_113/3 StgValue_120/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buf_val_6_z_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_6_z_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="1"/>
<pin id="276" dir="0" index="4" bw="10" slack="0"/>
<pin id="277" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="16"/>
<pin id="279" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_6_z_load/2 StgValue_114/3 StgValue_121/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="buf_val_2_x_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="4"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_2_x_addr/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="5"/>
<pin id="407" dir="0" index="4" bw="10" slack="0"/>
<pin id="408" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
<pin id="410" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_2_x_load/6 StgValue_177/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="buf_val_2_y_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="11" slack="4"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_2_y_addr/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="5"/>
<pin id="412" dir="0" index="4" bw="10" slack="0"/>
<pin id="413" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
<pin id="415" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_2_y_load/6 StgValue_179/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="buf_val_2_z_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="11" slack="4"/>
<pin id="312" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_2_z_addr/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="5"/>
<pin id="417" dir="0" index="4" bw="10" slack="0"/>
<pin id="418" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
<pin id="420" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_2_z_load/6 StgValue_181/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="buf_val_3_x_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="11" slack="8"/>
<pin id="339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_3_x_addr/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="5"/>
<pin id="437" dir="0" index="4" bw="10" slack="0"/>
<pin id="438" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
<pin id="440" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_3_x_load/10 StgValue_207/15 "/>
</bind>
</comp>

<comp id="347" class="1004" name="buf_val_3_y_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="11" slack="8"/>
<pin id="351" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_3_y_addr/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="5"/>
<pin id="442" dir="0" index="4" bw="10" slack="0"/>
<pin id="443" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
<pin id="445" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_3_y_load/10 StgValue_209/15 "/>
</bind>
</comp>

<comp id="359" class="1004" name="buf_val_3_z_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="11" slack="8"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_3_z_addr/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="0" slack="5"/>
<pin id="447" dir="0" index="4" bw="10" slack="0"/>
<pin id="448" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="32" slack="0"/>
<pin id="450" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_3_z_load/10 StgValue_211/15 "/>
</bind>
</comp>

<comp id="371" class="1004" name="buf_val_4_x_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="11" slack="8"/>
<pin id="375" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_4_x_addr/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="buf_val_4_y_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="11" slack="8"/>
<pin id="381" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_4_y_addr/10 "/>
</bind>
</comp>

<comp id="383" class="1004" name="buf_val_4_z_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="11" slack="8"/>
<pin id="387" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_4_z_addr/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="buf_val_5_x_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="11" slack="8"/>
<pin id="393" dir="1" index="3" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_5_x_addr/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="buf_val_5_y_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="11" slack="8"/>
<pin id="399" dir="1" index="3" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_5_y_addr/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="buf_val_5_z_addr_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="11" slack="8"/>
<pin id="405" dir="1" index="3" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_val_5_z_addr/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="4"/>
<pin id="424" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="0" slack="9"/>
<pin id="467" dir="0" index="4" bw="10" slack="0"/>
<pin id="468" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="32" slack="0"/>
<pin id="470" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_4_x_load/14 StgValue_240/19 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="4"/>
<pin id="429" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="0" slack="9"/>
<pin id="472" dir="0" index="4" bw="10" slack="0"/>
<pin id="473" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="32" slack="0"/>
<pin id="475" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_4_y_load/14 StgValue_242/19 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="4"/>
<pin id="434" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="0" slack="9"/>
<pin id="477" dir="0" index="4" bw="10" slack="0"/>
<pin id="478" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
<pin id="480" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_4_z_load/14 StgValue_244/19 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="8"/>
<pin id="454" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="0" slack="9"/>
<pin id="482" dir="0" index="4" bw="10" slack="16"/>
<pin id="483" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="32" slack="0"/>
<pin id="485" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_5_x_load/18 StgValue_245/19 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_access_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="8"/>
<pin id="459" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="0" slack="9"/>
<pin id="486" dir="0" index="4" bw="10" slack="16"/>
<pin id="487" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
<pin id="489" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_5_y_load/18 StgValue_246/19 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="8"/>
<pin id="464" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="0" slack="9"/>
<pin id="490" dir="0" index="4" bw="10" slack="16"/>
<pin id="491" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
<pin id="493" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_val_5_z_load/18 StgValue_247/19 "/>
</bind>
</comp>

<comp id="494" class="1005" name="indvar_flatten_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="19" slack="1"/>
<pin id="496" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="indvar_flatten_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="19" slack="0"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="r_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="1"/>
<pin id="507" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="r_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="9" slack="0"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="col_assign_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="1"/>
<pin id="518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="col_assign_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="11" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/2 "/>
</bind>
</comp>

<comp id="527" class="1005" name="buf_val_z_load_2_6_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="buf_val_z_load_2_6 (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="buf_val_z_load_2_6_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="28"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="32" slack="2"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_z_load_2_6/31 "/>
</bind>
</comp>

<comp id="539" class="1005" name="buf_val_y_load_2_6_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="buf_val_y_load_2_6 (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="buf_val_y_load_2_6_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="28"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="32" slack="2"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_y_load_2_6/31 "/>
</bind>
</comp>

<comp id="551" class="1005" name="buf_val_x_load_2_6_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="buf_val_x_load_2_6 (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="buf_val_x_load_2_6_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="28"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="32" slack="2"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_val_x_load_2_6/31 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_1/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_1/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_1/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_2/15 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_2/15 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_2/15 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_3/19 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_3/19 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_3/19 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_4/23 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_4/23 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_4/23 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_5/27 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="32" slack="1"/>
<pin id="633" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_5/27 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_5/27 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x_6/31 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y_6/31 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z_6/31 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_75/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_76/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_126_1/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="grp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_127_1/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_128_1/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="grp_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_126_2/12 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_127_2/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_128_2/12 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_126_3/16 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_127_3/16 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_128_3/16 "/>
</bind>
</comp>

<comp id="713" class="1004" name="grp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_126_4/20 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_127_4/20 "/>
</bind>
</comp>

<comp id="723" class="1004" name="grp_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_128_4/20 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="21"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_126_5/24 "/>
</bind>
</comp>

<comp id="733" class="1004" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="21"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_127_5/24 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="21"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_128_5/24 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="24"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp/27 "/>
</bind>
</comp>

<comp id="748" class="1004" name="grp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="24"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp1/27 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="24"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp2/27 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="0"/>
<pin id="760" dir="0" index="1" bw="9" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_36_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="0"/>
<pin id="766" dir="0" index="1" bw="4" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="or_cond_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="exitcond_flatten_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="19" slack="0"/>
<pin id="778" dir="0" index="1" bw="18" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="indvar_flatten_next_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="19" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="exitcond_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="0"/>
<pin id="790" dir="0" index="1" bw="11" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="col_assign_mid2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="0" index="2" bw="11" slack="0"/>
<pin id="798" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="r_s_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="9" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_s/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_mid1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="0"/>
<pin id="810" dir="0" index="1" bw="9" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_mid2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_36_mid1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="9" slack="0"/>
<pin id="824" dir="0" index="1" bw="4" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36_mid1/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="or_cond_mid1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_mid1/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="or_cond_mid2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_cond_mid2/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_83_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="9" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="0" index="3" bw="5" slack="0"/>
<pin id="847" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_84_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="9" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="0" index="3" bw="5" slack="0"/>
<pin id="863" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp7_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp7/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_37_mid2_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="1" slack="33"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37_mid2/2 "/>
</bind>
</comp>

<comp id="882" class="1004" name="r_mid2_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="9" slack="0"/>
<pin id="885" dir="0" index="2" bw="9" slack="0"/>
<pin id="886" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_mid2/2 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_40_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="11" slack="0"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="900" class="1004" name="c_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="11" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="906" class="1005" name="exitcond_flatten_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="910" class="1005" name="indvar_flatten_next_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="19" slack="0"/>
<pin id="912" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="915" class="1005" name="tmp_mid2_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="919" class="1005" name="or_cond_mid2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="2"/>
<pin id="921" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_mid2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_37_mid2_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="33"/>
<pin id="925" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37_mid2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="r_mid2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="0"/>
<pin id="929" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r_mid2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp_40_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="4"/>
<pin id="934" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="948" class="1005" name="buf_val_1_x_addr_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="10" slack="1"/>
<pin id="950" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_1_x_addr "/>
</bind>
</comp>

<comp id="954" class="1005" name="buf_val_1_y_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="10" slack="1"/>
<pin id="956" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_1_y_addr "/>
</bind>
</comp>

<comp id="960" class="1005" name="buf_val_1_z_addr_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="10" slack="1"/>
<pin id="962" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_1_z_addr "/>
</bind>
</comp>

<comp id="966" class="1005" name="buf_val_6_x_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="1"/>
<pin id="968" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_6_x_addr "/>
</bind>
</comp>

<comp id="972" class="1005" name="buf_val_6_y_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="1"/>
<pin id="974" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_6_y_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="buf_val_6_z_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="1"/>
<pin id="980" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_6_z_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="c_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="11" slack="0"/>
<pin id="986" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="989" class="1005" name="buf_val_1_x_load_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_1_x_load "/>
</bind>
</comp>

<comp id="994" class="1005" name="buf_val_1_y_load_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_1_y_load "/>
</bind>
</comp>

<comp id="999" class="1005" name="buf_val_1_z_load_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_1_z_load "/>
</bind>
</comp>

<comp id="1004" class="1005" name="buf_val_6_x_load_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="16"/>
<pin id="1006" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="buf_val_6_x_load "/>
</bind>
</comp>

<comp id="1010" class="1005" name="buf_val_6_y_load_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="16"/>
<pin id="1012" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="buf_val_6_y_load "/>
</bind>
</comp>

<comp id="1016" class="1005" name="buf_val_6_z_load_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="16"/>
<pin id="1018" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="buf_val_6_z_load "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_x_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="24"/>
<pin id="1024" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="tmp_x "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_y_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="24"/>
<pin id="1029" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="tmp_y "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_z_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="24"/>
<pin id="1034" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="tmp_z "/>
</bind>
</comp>

<comp id="1037" class="1005" name="buf_val_2_x_addr_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="1"/>
<pin id="1039" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_x_addr "/>
</bind>
</comp>

<comp id="1043" class="1005" name="buf_val_2_y_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="10" slack="1"/>
<pin id="1045" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_y_addr "/>
</bind>
</comp>

<comp id="1049" class="1005" name="buf_val_2_z_addr_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="10" slack="1"/>
<pin id="1051" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_z_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_75_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_76_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_77_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="buf_val_2_x_load_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_x_load "/>
</bind>
</comp>

<comp id="1075" class="1005" name="buf_val_2_y_load_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_y_load "/>
</bind>
</comp>

<comp id="1080" class="1005" name="buf_val_2_z_load_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_2_z_load "/>
</bind>
</comp>

<comp id="1085" class="1005" name="buf_val_3_x_addr_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="1"/>
<pin id="1087" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_x_addr "/>
</bind>
</comp>

<comp id="1091" class="1005" name="buf_val_3_y_addr_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="10" slack="1"/>
<pin id="1093" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_y_addr "/>
</bind>
</comp>

<comp id="1097" class="1005" name="buf_val_3_z_addr_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="10" slack="1"/>
<pin id="1099" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_z_addr "/>
</bind>
</comp>

<comp id="1103" class="1005" name="buf_val_4_x_addr_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="10" slack="4"/>
<pin id="1105" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_4_x_addr "/>
</bind>
</comp>

<comp id="1109" class="1005" name="buf_val_4_y_addr_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="10" slack="4"/>
<pin id="1111" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_4_y_addr "/>
</bind>
</comp>

<comp id="1115" class="1005" name="buf_val_4_z_addr_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="10" slack="4"/>
<pin id="1117" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="buf_val_4_z_addr "/>
</bind>
</comp>

<comp id="1121" class="1005" name="buf_val_5_x_addr_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="10" slack="8"/>
<pin id="1123" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="buf_val_5_x_addr "/>
</bind>
</comp>

<comp id="1127" class="1005" name="buf_val_5_y_addr_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="10" slack="8"/>
<pin id="1129" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="buf_val_5_y_addr "/>
</bind>
</comp>

<comp id="1133" class="1005" name="buf_val_5_z_addr_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="8"/>
<pin id="1135" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="buf_val_5_z_addr "/>
</bind>
</comp>

<comp id="1139" class="1005" name="acc_x_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x "/>
</bind>
</comp>

<comp id="1144" class="1005" name="acc_y_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y "/>
</bind>
</comp>

<comp id="1149" class="1005" name="acc_z_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_126_1_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_127_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_128_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128_1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="buf_val_3_x_load_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_x_load "/>
</bind>
</comp>

<comp id="1174" class="1005" name="buf_val_3_y_load_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="1"/>
<pin id="1176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_y_load "/>
</bind>
</comp>

<comp id="1179" class="1005" name="buf_val_3_z_load_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_3_z_load "/>
</bind>
</comp>

<comp id="1184" class="1005" name="acc_x_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="acc_y_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="acc_z_1_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_1 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="tmp_126_2_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126_2 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="tmp_127_2_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127_2 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="tmp_128_2_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128_2 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="buf_val_4_x_load_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_4_x_load "/>
</bind>
</comp>

<comp id="1219" class="1005" name="buf_val_4_y_load_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_4_y_load "/>
</bind>
</comp>

<comp id="1224" class="1005" name="buf_val_4_z_load_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_4_z_load "/>
</bind>
</comp>

<comp id="1229" class="1005" name="acc_x_2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_2 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="acc_y_2_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_2 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="acc_z_2_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_2 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="tmp_126_3_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126_3 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tmp_127_3_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127_3 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_128_3_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128_3 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="buf_val_5_x_load_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_5_x_load "/>
</bind>
</comp>

<comp id="1264" class="1005" name="buf_val_5_y_load_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_5_y_load "/>
</bind>
</comp>

<comp id="1269" class="1005" name="buf_val_5_z_load_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_val_5_z_load "/>
</bind>
</comp>

<comp id="1274" class="1005" name="acc_x_3_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_3 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="acc_y_3_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_3 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="acc_z_3_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_3 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="tmp_126_4_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126_4 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_127_4_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127_4 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_128_4_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128_4 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="acc_x_4_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_4 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="acc_y_4_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_4 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="acc_z_4_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_4 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_126_5_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126_5 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_127_5_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="1"/>
<pin id="1326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127_5 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_128_5_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128_5 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="phitmp_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="2"/>
<pin id="1336" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1339" class="1005" name="phitmp1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="2"/>
<pin id="1341" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="phitmp1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="phitmp2_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="2"/>
<pin id="1346" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="phitmp2 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="acc_x_5_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="1"/>
<pin id="1351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_5 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="acc_y_5_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_5 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="acc_z_5_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="1"/>
<pin id="1361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_5 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="acc_x_6_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x_6 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="acc_y_6_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="1"/>
<pin id="1371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y_6 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="acc_z_6_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="78" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="260" pin=4"/></net>

<net id="281"><net_src comp="152" pin="2"/><net_sink comp="236" pin=4"/></net>

<net id="282"><net_src comp="158" pin="2"/><net_sink comp="248" pin=4"/></net>

<net id="283"><net_src comp="164" pin="2"/><net_sink comp="260" pin=4"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="290" pin="3"/><net_sink comp="200" pin=4"/></net>

<net id="329"><net_src comp="302" pin="3"/><net_sink comp="212" pin=4"/></net>

<net id="334"><net_src comp="314" pin="3"/><net_sink comp="224" pin=4"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="341" pin="3"/><net_sink comp="290" pin=4"/></net>

<net id="416"><net_src comp="353" pin="3"/><net_sink comp="302" pin=4"/></net>

<net id="421"><net_src comp="365" pin="3"/><net_sink comp="314" pin=4"/></net>

<net id="441"><net_src comp="422" pin="3"/><net_sink comp="341" pin=4"/></net>

<net id="446"><net_src comp="427" pin="3"/><net_sink comp="353" pin=4"/></net>

<net id="451"><net_src comp="432" pin="3"/><net_sink comp="365" pin=4"/></net>

<net id="471"><net_src comp="452" pin="3"/><net_sink comp="422" pin=4"/></net>

<net id="476"><net_src comp="457" pin="3"/><net_sink comp="427" pin=4"/></net>

<net id="481"><net_src comp="462" pin="3"/><net_sink comp="432" pin=4"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="30" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="32" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="60" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="531" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="542"><net_src comp="60" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="543" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="554"><net_src comp="60" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="555" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="567"><net_src comp="60" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="60" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="60" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="642"><net_src comp="555" pin="4"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="543" pin="4"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="531" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="64" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="64" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="64" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="66" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="66" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="68" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="68" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="68" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="70" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="70" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="70" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="68" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="68" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="68" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="66" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="66" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="66" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="64" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="64" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="64" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="509" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="34" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="509" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="36" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="758" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="498" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="38" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="498" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="40" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="520" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="42" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="32" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="520" pin="4"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="509" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="44" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="34" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="788" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="758" pin="2"/><net_sink comp="814" pin=2"/></net>

<net id="826"><net_src comp="802" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="36" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="808" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="788" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="770" pin="2"/><net_sink comp="834" pin=2"/></net>

<net id="848"><net_src comp="46" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="802" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="48" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="50" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="856"><net_src comp="842" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="52" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="864"><net_src comp="46" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="509" pin="4"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="48" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="50" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="872"><net_src comp="858" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="52" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="788" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="852" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="868" pin="2"/><net_sink comp="874" pin=2"/></net>

<net id="887"><net_src comp="788" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="802" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="509" pin="4"/><net_sink comp="882" pin=2"/></net>

<net id="893"><net_src comp="794" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="897"><net_src comp="890" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="899"><net_src comp="890" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="904"><net_src comp="794" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="58" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="776" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="782" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="918"><net_src comp="814" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="834" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="874" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="882" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="935"><net_src comp="890" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="939"><net_src comp="932" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="941"><net_src comp="932" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="942"><net_src comp="932" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="943"><net_src comp="932" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="944"><net_src comp="932" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="945"><net_src comp="932" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="946"><net_src comp="932" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="947"><net_src comp="932" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="951"><net_src comp="194" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="957"><net_src comp="206" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="963"><net_src comp="218" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="969"><net_src comp="230" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="975"><net_src comp="242" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="981"><net_src comp="254" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="987"><net_src comp="900" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="992"><net_src comp="200" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="997"><net_src comp="212" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1002"><net_src comp="224" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1007"><net_src comp="236" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1013"><net_src comp="248" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="457" pin=4"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1019"><net_src comp="260" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="462" pin=4"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1025"><net_src comp="152" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1030"><net_src comp="158" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1035"><net_src comp="164" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1040"><net_src comp="284" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1046"><net_src comp="296" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1052"><net_src comp="308" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1058"><net_src comp="653" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1063"><net_src comp="658" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1068"><net_src comp="663" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1073"><net_src comp="290" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1078"><net_src comp="302" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1083"><net_src comp="314" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1088"><net_src comp="335" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1094"><net_src comp="347" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1100"><net_src comp="359" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1106"><net_src comp="371" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1112"><net_src comp="377" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1118"><net_src comp="383" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1124"><net_src comp="389" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1130"><net_src comp="395" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1136"><net_src comp="401" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1142"><net_src comp="563" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1147"><net_src comp="568" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1152"><net_src comp="573" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1157"><net_src comp="668" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1162"><net_src comp="673" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1167"><net_src comp="678" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1172"><net_src comp="341" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1177"><net_src comp="353" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1182"><net_src comp="365" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1187"><net_src comp="578" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1192"><net_src comp="582" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1197"><net_src comp="586" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1202"><net_src comp="683" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1207"><net_src comp="688" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1212"><net_src comp="693" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1217"><net_src comp="422" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1222"><net_src comp="427" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1227"><net_src comp="432" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1232"><net_src comp="590" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1237"><net_src comp="594" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1242"><net_src comp="598" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1247"><net_src comp="698" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1252"><net_src comp="703" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1257"><net_src comp="708" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1262"><net_src comp="452" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1267"><net_src comp="457" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1272"><net_src comp="462" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1277"><net_src comp="602" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1282"><net_src comp="606" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1287"><net_src comp="610" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1292"><net_src comp="713" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1297"><net_src comp="718" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1302"><net_src comp="723" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1307"><net_src comp="614" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1312"><net_src comp="618" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1317"><net_src comp="622" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1322"><net_src comp="728" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1327"><net_src comp="733" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1332"><net_src comp="738" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1337"><net_src comp="743" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="1342"><net_src comp="748" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1347"><net_src comp="753" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1352"><net_src comp="626" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1357"><net_src comp="630" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1362"><net_src comp="634" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1367"><net_src comp="638" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1372"><net_src comp="643" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1377"><net_src comp="648" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="186" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_filtered_x | {32 }
	Port: y_filtered_y | {32 }
	Port: y_filtered_z | {32 }
 - Input state : 
	Port: gradient_weight_y : gradient_x | {3 }
	Port: gradient_weight_y : gradient_y | {3 }
	Port: gradient_weight_y : gradient_z | {3 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		tmp : 1
		tmp_36 : 1
		or_cond : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_70 : 2
		exitcond : 1
		col_assign_mid2 : 2
		r_s : 1
		tmp_mid1 : 2
		tmp_mid2 : 3
		tmp_36_mid1 : 2
		or_cond_mid1 : 3
		or_cond_mid2 : 3
		tmp_83 : 2
		icmp : 3
		tmp_84 : 1
		icmp7 : 2
		tmp_37_mid2 : 4
		r_mid2 : 2
		tmp_40 : 3
		buf_val_1_x_addr : 4
		buf_val_1_x_load : 5
		buf_val_1_y_addr : 4
		buf_val_1_y_load : 5
		buf_val_1_z_addr : 4
		buf_val_1_z_load : 5
		buf_val_6_x_addr : 4
		buf_val_6_x_load : 5
		buf_val_6_y_addr : 4
		buf_val_6_y_load : 5
		buf_val_6_z_addr : 4
		buf_val_6_z_load : 5
		StgValue_99 : 4
		StgValue_100 : 4
		StgValue_101 : 5
		empty : 1
		c : 3
	State 3
	State 4
	State 5
	State 6
		buf_val_2_x_load : 1
		buf_val_2_y_load : 1
		buf_val_2_z_load : 1
	State 7
		StgValue_138 : 1
		StgValue_140 : 1
		StgValue_142 : 1
	State 8
	State 9
	State 10
		buf_val_3_x_load : 1
		buf_val_3_y_load : 1
		buf_val_3_z_load : 1
	State 11
		StgValue_177 : 1
		StgValue_179 : 1
		StgValue_181 : 1
	State 12
	State 13
	State 14
	State 15
		StgValue_207 : 1
		StgValue_209 : 1
		StgValue_211 : 1
	State 16
	State 17
	State 18
	State 19
		StgValue_240 : 1
		StgValue_242 : 1
		StgValue_244 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		acc_x_6 : 1
		acc_y_6 : 1
		acc_z_6 : 1
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_563         |    2    |   227   |   214   |
|          |         grp_fu_568         |    2    |   227   |   214   |
|          |         grp_fu_573         |    2    |   227   |   214   |
|          |         grp_fu_578         |    2    |   227   |   214   |
|          |         grp_fu_582         |    2    |   227   |   214   |
|          |         grp_fu_586         |    2    |   227   |   214   |
|          |         grp_fu_590         |    2    |   227   |   214   |
|          |         grp_fu_594         |    2    |   227   |   214   |
|          |         grp_fu_598         |    2    |   227   |   214   |
|          |         grp_fu_602         |    2    |   227   |   214   |
|   fadd   |         grp_fu_606         |    2    |   227   |   214   |
|          |         grp_fu_610         |    2    |   227   |   214   |
|          |         grp_fu_614         |    2    |   227   |   214   |
|          |         grp_fu_618         |    2    |   227   |   214   |
|          |         grp_fu_622         |    2    |   227   |   214   |
|          |         grp_fu_626         |    2    |   227   |   214   |
|          |         grp_fu_630         |    2    |   227   |   214   |
|          |         grp_fu_634         |    2    |   227   |   214   |
|          |         grp_fu_638         |    2    |   227   |   214   |
|          |         grp_fu_643         |    2    |   227   |   214   |
|          |         grp_fu_648         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_653         |    3    |   128   |   135   |
|          |         grp_fu_658         |    3    |   128   |   135   |
|          |         grp_fu_663         |    3    |   128   |   135   |
|          |         grp_fu_668         |    3    |   128   |   135   |
|          |         grp_fu_673         |    3    |   128   |   135   |
|          |         grp_fu_678         |    3    |   128   |   135   |
|          |         grp_fu_683         |    3    |   128   |   135   |
|          |         grp_fu_688         |    3    |   128   |   135   |
|          |         grp_fu_693         |    3    |   128   |   135   |
|          |         grp_fu_698         |    3    |   128   |   135   |
|   fmul   |         grp_fu_703         |    3    |   128   |   135   |
|          |         grp_fu_708         |    3    |   128   |   135   |
|          |         grp_fu_713         |    3    |   128   |   135   |
|          |         grp_fu_718         |    3    |   128   |   135   |
|          |         grp_fu_723         |    3    |   128   |   135   |
|          |         grp_fu_728         |    3    |   128   |   135   |
|          |         grp_fu_733         |    3    |   128   |   135   |
|          |         grp_fu_738         |    3    |   128   |   135   |
|          |         grp_fu_743         |    3    |   128   |   135   |
|          |         grp_fu_748         |    3    |   128   |   135   |
|          |         grp_fu_753         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_758         |    0    |    0    |    13   |
|          |        tmp_36_fu_764       |    0    |    0    |    13   |
|          |   exitcond_flatten_fu_776  |    0    |    0    |    20   |
|   icmp   |       exitcond_fu_788      |    0    |    0    |    13   |
|          |       tmp_mid1_fu_808      |    0    |    0    |    13   |
|          |     tmp_36_mid1_fu_822     |    0    |    0    |    13   |
|          |         icmp_fu_852        |    0    |    0    |    11   |
|          |        icmp7_fu_868        |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_782 |    0    |    0    |    26   |
|    add   |         r_s_fu_802         |    0    |    0    |    16   |
|          |          c_fu_900          |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |   col_assign_mid2_fu_794   |    0    |    0    |    11   |
|          |       tmp_mid2_fu_814      |    0    |    0    |    2    |
|  select  |     or_cond_mid2_fu_834    |    0    |    0    |    2    |
|          |     tmp_37_mid2_fu_874     |    0    |    0    |    2    |
|          |        r_mid2_fu_882       |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|    and   |       or_cond_fu_770       |    0    |    0    |    2    |
|          |     or_cond_mid1_fu_828    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_x_read_fu_152     |    0    |    0    |    0    |
|   read   |      tmp_y_read_fu_158     |    0    |    0    |    0    |
|          |      tmp_z_read_fu_164     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      grp_write_fu_170      |    0    |    0    |    0    |
|   write  |      grp_write_fu_178      |    0    |    0    |    0    |
|          |      grp_write_fu_186      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_83_fu_842       |    0    |    0    |    0    |
|          |        tmp_84_fu_858       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        tmp_40_fu_890       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |   105   |   7455  |   7526  |
|----------|----------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|buf_val_1_x|    2   |    0   |    0   |
|buf_val_1_y|    2   |    0   |    0   |
|buf_val_1_z|    2   |    0   |    0   |
|buf_val_2_x|    2   |    0   |    0   |
|buf_val_2_y|    2   |    0   |    0   |
|buf_val_2_z|    2   |    0   |    0   |
|buf_val_3_x|    2   |    0   |    0   |
|buf_val_3_y|    2   |    0   |    0   |
|buf_val_3_z|    2   |    0   |    0   |
|buf_val_4_x|    2   |    0   |    0   |
|buf_val_4_y|    2   |    0   |    0   |
|buf_val_4_z|    2   |    0   |    0   |
|buf_val_5_x|    2   |    0   |    0   |
|buf_val_5_y|    2   |    0   |    0   |
|buf_val_5_z|    2   |    0   |    0   |
|buf_val_6_x|    2   |    0   |    0   |
|buf_val_6_y|    2   |    0   |    0   |
|buf_val_6_z|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   36   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      acc_x_1_reg_1184     |   32   |
|      acc_x_2_reg_1229     |   32   |
|      acc_x_3_reg_1274     |   32   |
|      acc_x_4_reg_1304     |   32   |
|      acc_x_5_reg_1349     |   32   |
|      acc_x_6_reg_1364     |   32   |
|       acc_x_reg_1139      |   32   |
|      acc_y_1_reg_1189     |   32   |
|      acc_y_2_reg_1234     |   32   |
|      acc_y_3_reg_1279     |   32   |
|      acc_y_4_reg_1309     |   32   |
|      acc_y_5_reg_1354     |   32   |
|      acc_y_6_reg_1369     |   32   |
|       acc_y_reg_1144      |   32   |
|      acc_z_1_reg_1194     |   32   |
|      acc_z_2_reg_1239     |   32   |
|      acc_z_3_reg_1284     |   32   |
|      acc_z_4_reg_1314     |   32   |
|      acc_z_5_reg_1359     |   32   |
|      acc_z_6_reg_1374     |   32   |
|       acc_z_reg_1149      |   32   |
|  buf_val_1_x_addr_reg_948 |   10   |
|  buf_val_1_x_load_reg_989 |   32   |
|  buf_val_1_y_addr_reg_954 |   10   |
|  buf_val_1_y_load_reg_994 |   32   |
|  buf_val_1_z_addr_reg_960 |   10   |
|  buf_val_1_z_load_reg_999 |   32   |
| buf_val_2_x_addr_reg_1037 |   10   |
| buf_val_2_x_load_reg_1070 |   32   |
| buf_val_2_y_addr_reg_1043 |   10   |
| buf_val_2_y_load_reg_1075 |   32   |
| buf_val_2_z_addr_reg_1049 |   10   |
| buf_val_2_z_load_reg_1080 |   32   |
| buf_val_3_x_addr_reg_1085 |   10   |
| buf_val_3_x_load_reg_1169 |   32   |
| buf_val_3_y_addr_reg_1091 |   10   |
| buf_val_3_y_load_reg_1174 |   32   |
| buf_val_3_z_addr_reg_1097 |   10   |
| buf_val_3_z_load_reg_1179 |   32   |
| buf_val_4_x_addr_reg_1103 |   10   |
| buf_val_4_x_load_reg_1214 |   32   |
| buf_val_4_y_addr_reg_1109 |   10   |
| buf_val_4_y_load_reg_1219 |   32   |
| buf_val_4_z_addr_reg_1115 |   10   |
| buf_val_4_z_load_reg_1224 |   32   |
| buf_val_5_x_addr_reg_1121 |   10   |
| buf_val_5_x_load_reg_1259 |   32   |
| buf_val_5_y_addr_reg_1127 |   10   |
| buf_val_5_y_load_reg_1264 |   32   |
| buf_val_5_z_addr_reg_1133 |   10   |
| buf_val_5_z_load_reg_1269 |   32   |
|  buf_val_6_x_addr_reg_966 |   10   |
| buf_val_6_x_load_reg_1004 |   32   |
|  buf_val_6_y_addr_reg_972 |   10   |
| buf_val_6_y_load_reg_1010 |   32   |
|  buf_val_6_z_addr_reg_978 |   10   |
| buf_val_6_z_load_reg_1016 |   32   |
| buf_val_x_load_2_6_reg_551|   32   |
| buf_val_y_load_2_6_reg_539|   32   |
| buf_val_z_load_2_6_reg_527|   32   |
|         c_reg_984         |   11   |
|     col_assign_reg_516    |   11   |
|  exitcond_flatten_reg_906 |    1   |
|indvar_flatten_next_reg_910|   19   |
|   indvar_flatten_reg_494  |   19   |
|    or_cond_mid2_reg_919   |    1   |
|      phitmp1_reg_1339     |   32   |
|      phitmp2_reg_1344     |   32   |
|      phitmp_reg_1334      |   32   |
|       r_mid2_reg_927      |    9   |
|         r_reg_505         |    9   |
|     tmp_126_1_reg_1154    |   32   |
|     tmp_126_2_reg_1199    |   32   |
|     tmp_126_3_reg_1244    |   32   |
|     tmp_126_4_reg_1289    |   32   |
|     tmp_126_5_reg_1319    |   32   |
|     tmp_127_1_reg_1159    |   32   |
|     tmp_127_2_reg_1204    |   32   |
|     tmp_127_3_reg_1249    |   32   |
|     tmp_127_4_reg_1294    |   32   |
|     tmp_127_5_reg_1324    |   32   |
|     tmp_128_1_reg_1164    |   32   |
|     tmp_128_2_reg_1209    |   32   |
|     tmp_128_3_reg_1254    |   32   |
|     tmp_128_4_reg_1299    |   32   |
|     tmp_128_5_reg_1329    |   32   |
|    tmp_37_mid2_reg_923    |    1   |
|       tmp_40_reg_932      |   64   |
|      tmp_75_reg_1055      |   32   |
|      tmp_76_reg_1060      |   32   |
|      tmp_77_reg_1065      |   32   |
|      tmp_mid2_reg_915     |    1   |
|       tmp_x_reg_1022      |   32   |
|       tmp_y_reg_1027      |   32   |
|       tmp_z_reg_1032      |   32   |
+---------------------------+--------+
|           Total           |  2438  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_170      |  p2  |   2  |  32  |   64   ||    9    |
|      grp_write_fu_178      |  p2  |   2  |  32  |   64   ||    9    |
|      grp_write_fu_186      |  p2  |   2  |  32  |   64   ||    9    |
|      grp_access_fu_200     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_212     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_224     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_236     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_236     |  p4  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_248     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_248     |  p4  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_260     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_260     |  p4  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_290     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_302     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_314     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_341     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_353     |  p0  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_365     |  p0  |   2  |  10  |   20   ||    9    |
| buf_val_z_load_2_6_reg_527 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_y_load_2_6_reg_539 |  p0  |   2  |  32  |   64   ||    9    |
| buf_val_x_load_2_6_reg_551 |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   684  ||  13.776 ||   189   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   105  |    -   |  7455  |  7526  |
|   Memory  |   36   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   189  |
|  Register |    -   |    -   |    -   |  2438  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   36   |   105  |   13   |  9893  |  7715  |
+-----------+--------+--------+--------+--------+--------+
