

================================================================
== Vitis HLS Report for 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5'
================================================================
* Date:           Mon Sep  8 23:45:19 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   401424|   401424|  6.021 ms|  6.021 ms|  401424|  401424|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_48_4_VITIS_LOOP_49_5  |   401422|   401422|        47|         32|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 32, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.83>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ow = alloca i32 1"   --->   Operation 50 'alloca' 'ow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 51 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln48_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln48"   --->   Operation 53 'read' 'sext_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln48_cast = sext i63 %sext_ln48_read"   --->   Operation 54 'sext' 'sext_ln48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 401408, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten27"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %oh"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %ow"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body96"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i14 %indvar_flatten27" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 60 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i16 %gmem_out, i64 %sext_ln48_cast" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 61 'getelementptr' 'gmem_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.83ns)   --->   "%icmp_ln48 = icmp_eq  i14 %indvar_flatten27_load, i14 12544" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 62 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.83ns)   --->   "%add_ln48_2 = add i14 %indvar_flatten27_load, i14 1" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 63 'add' 'add_ln48_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc141, void %for.end143.exitStub" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 64 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ow_load = load i7 %ow" [lane_seg_hls/lane_seg_support.cpp:49]   --->   Operation 65 'load' 'ow_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%oh_load = load i7 %oh" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 66 'load' 'oh_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln48 = add i7 %oh_load, i7 1" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 67 'add' 'add_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.77ns)   --->   "%icmp_ln49 = icmp_eq  i7 %ow_load, i7 112" [lane_seg_hls/lane_seg_support.cpp:49]   --->   Operation 68 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.36ns)   --->   "%select_ln48 = select i1 %icmp_ln49, i7 0, i7 %ow_load" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 69 'select' 'select_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.36ns)   --->   "%select_ln48_1 = select i1 %icmp_ln49, i7 %add_ln48, i7 %oh_load" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 70 'select' 'select_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast_mid2_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln48_1, i1 0" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 71 'bitconcatenate' 'p_cast_mid2_v' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %p_cast_mid2_v" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 72 'zext' 'zext_ln61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.74ns)   --->   "%mul_ln61 = mul i16 %zext_ln61, i16 226" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 73 'mul' 'mul_ln61' <Predicate = (!icmp_ln48)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln48 = or i8 %p_cast_mid2_v, i8 1" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 74 'or' 'or_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i8 %or_ln48" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 75 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.74ns)   --->   "%mul_ln61_1 = mul i16 %zext_ln61_1, i16 226" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 76 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln48)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln48_1 = add i8 %p_cast_mid2_v, i8 2" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 77 'add' 'add_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i8 %add_ln48_1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 78 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.74ns)   --->   "%mul_ln61_2 = mul i16 %zext_ln61_2, i16 226" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 79 'mul' 'mul_ln61_2' <Predicate = (!icmp_ln48)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln48, i1 0" [lane_seg_hls/lane_seg_support.cpp:52]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i8 %shl_ln" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 81 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.85ns)   --->   "%add_ln61 = add i16 %mul_ln61, i16 %zext_ln61_3" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 82 'add' 'add_ln61' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i16 %add_ln61" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 83 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 84 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.87ns)   --->   "%sub_ln61 = sub i18 %p_shl1, i18 %zext_ln61_4" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 85 'sub' 'sub_ln61' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i18 %sub_ln61" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 86 'zext' 'zext_ln61_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%padded_addr = getelementptr i16 %padded, i64 0, i64 %zext_ln61_5" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 87 'getelementptr' 'padded_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln61 = or i18 %sub_ln61, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 88 'or' 'or_ln61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln61_6 = zext i18 %or_ln61" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 89 'zext' 'zext_ln61_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%padded_addr_1 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_6" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 90 'getelementptr' 'padded_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%a = load i18 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 91 'load' 'a' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%a_1 = load i18 %padded_addr_1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 92 'load' 'a_1' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_1 : Operation 93 [1/1] (0.77ns)   --->   "%add_ln49 = add i7 %select_ln48, i7 1" [lane_seg_hls/lane_seg_support.cpp:49]   --->   Operation 93 'add' 'add_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln49 = store i14 %add_ln48_2, i14 %indvar_flatten27" [lane_seg_hls/lane_seg_support.cpp:49]   --->   Operation 94 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln49 = store i7 %select_ln48_1, i7 %oh" [lane_seg_hls/lane_seg_support.cpp:49]   --->   Operation 95 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln49 = store i7 %add_ln49, i7 %ow" [lane_seg_hls/lane_seg_support.cpp:49]   --->   Operation 96 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 97 [1/1] (0.87ns)   --->   "%add_ln61_1 = add i18 %sub_ln61, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 97 'add' 'add_ln61_1' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln61_7 = zext i18 %add_ln61_1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 98 'zext' 'zext_ln61_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%padded_addr_2 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_7" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 99 'getelementptr' 'padded_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (1.23ns)   --->   "%a = load i18 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 100 'load' 'a' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 101 'sext' 'sext_ln63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 102 'sext' 'sext_ln63_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln63_3 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 103 'sext' 'sext_ln63_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 104 'sext' 'sext_ln63_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln63_5 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 105 'sext' 'sext_ln63_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln63_6 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 106 'sext' 'sext_ln63_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (1.23ns)   --->   "%a_1 = load i18 %padded_addr_1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 107 'load' 'a_1' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln63_13 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 108 'sext' 'sext_ln63_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln63_15 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 109 'sext' 'sext_ln63_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln63_16 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 110 'sext' 'sext_ln63_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln63_17 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 111 'sext' 'sext_ln63_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln63_18 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 112 'sext' 'sext_ln63_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (1.23ns)   --->   "%a_2 = load i18 %padded_addr_2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 113 'load' 'a_2' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%empty = or i8 %shl_ln, i8 1" [lane_seg_hls/lane_seg_support.cpp:52]   --->   Operation 114 'or' 'empty' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln61_16 = zext i8 %empty" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 115 'zext' 'zext_ln61_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.85ns)   --->   "%add_ln61_6 = add i16 %mul_ln61, i16 %zext_ln61_16" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 116 'add' 'add_ln61_6' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln61_17 = zext i16 %add_ln61_6" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 117 'zext' 'zext_ln61_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61_6, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 118 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.87ns)   --->   "%sub_ln61_3 = sub i18 %p_shl4, i18 %zext_ln61_17" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 119 'sub' 'sub_ln61_3' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln61_18 = zext i18 %sub_ln61_3" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 120 'zext' 'zext_ln61_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%padded_addr_4 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_18" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 121 'getelementptr' 'padded_addr_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (1.23ns)   --->   "%a_3 = load i18 %padded_addr_4" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 122 'load' 'a_3' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_2 : Operation 123 [1/1] (2.38ns)   --->   "%mul_ln63_14 = mul i26 %sext_ln63_6, i26 67108556" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 123 'mul' 'mul_ln63_14' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_27 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_14, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 124 'partselect' 'p_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.38ns)   --->   "%mul_ln63_15 = mul i26 %sext_ln63_18, i26 67108572" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 125 'mul' 'mul_ln63_15' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_28 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_15, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 126 'partselect' 'p_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.38ns)   --->   "%mul_ln63_40 = mul i26 %sext_ln63_6, i26 67108503" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 127 'mul' 'mul_ln63_40' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_54 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_40, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 128 'partselect' 'p_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.38ns)   --->   "%mul_ln63_41 = mul i26 %sext_ln63_18, i26 67108458" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 129 'mul' 'mul_ln63_41' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_55 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_41, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 130 'partselect' 'p_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (2.38ns)   --->   "%mul_ln63_63 = mul i26 %sext_ln63_6, i26 388" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 131 'mul' 'mul_ln63_63' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_81 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_63, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 132 'partselect' 'p_81' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.38ns)   --->   "%mul_ln63_89 = mul i24 %sext_ln63_5, i24 16777105" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 133 'mul' 'mul_ln63_89' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_108 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_89, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 134 'partselect' 'p_108' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_109 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_1, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 135 'partselect' 'p_109' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.38ns)   --->   "%mul_ln63_110 = mul i28 %sext_ln63_4, i28 1359" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 136 'mul' 'mul_ln63_110' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_135 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_110, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 137 'partselect' 'p_135' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (2.38ns)   --->   "%mul_ln63_111 = mul i23 %sext_ln63_16, i23 44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 138 'mul' 'mul_ln63_111' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_136 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_111, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 139 'partselect' 'p_136' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln64_44 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_110, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 140 'partselect' 'trunc_ln64_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.38ns)   --->   "%mul_ln63_137 = mul i21 %sext_ln63_3, i21 2097141" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 141 'mul' 'mul_ln63_137' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_162 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_137, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 142 'partselect' 'p_162' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (2.38ns)   --->   "%mul_ln63_138 = mul i25 %sext_ln63_15, i25 33554284" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 143 'mul' 'mul_ln63_138' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%p_163 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_138, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 144 'partselect' 'p_163' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (2.38ns)   --->   "%mul_ln63_177 = mul i25 %sext_ln63_1, i25 167" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 145 'mul' 'mul_ln63_177' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%p_215 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_177, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 146 'partselect' 'p_215' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (2.38ns)   --->   "%mul_ln63_178 = mul i25 %sext_ln63_15, i25 33554263" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 147 'mul' 'mul_ln63_178' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%p_216 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_178, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 148 'partselect' 'p_216' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (2.38ns)   --->   "%mul_ln63_202 = mul i26 %sext_ln63_6, i26 67108365" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 149 'mul' 'mul_ln63_202' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_268 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_202, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 150 'partselect' 'p_268' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (2.38ns)   --->   "%mul_ln63_203 = mul i28 %sext_ln63_13, i28 3352" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 151 'mul' 'mul_ln63_203' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%p_269 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_203, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 152 'partselect' 'p_269' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln64_79 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_203, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 153 'partselect' 'trunc_ln64_79' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (2.38ns)   --->   "%mul_ln63_229 = mul i25 %sext_ln63_1, i25 33554211" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 154 'mul' 'mul_ln63_229' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%p_295 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_229, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 155 'partselect' 'p_295' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (2.38ns)   --->   "%mul_ln63_230 = mul i23 %sext_ln63_16, i23 8388567" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 156 'mul' 'mul_ln63_230' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%p_296 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_230, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 157 'partselect' 'p_296' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (2.38ns)   --->   "%mul_ln63_247 = mul i27 %sext_ln63, i27 134216726" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 158 'mul' 'mul_ln63_247' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_322 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_247, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 159 'partselect' 'p_322' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (2.38ns)   --->   "%mul_ln63_248 = mul i28 %sext_ln63_13, i28 268433921" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 160 'mul' 'mul_ln63_248' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%p_323 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_248, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 161 'partselect' 'p_323' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln64_91 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_248, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 162 'partselect' 'trunc_ln64_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (2.38ns)   --->   "%mul_ln63_274 = mul i28 %sext_ln63_4, i28 3177" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 163 'mul' 'mul_ln63_274' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_349 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_274, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 164 'partselect' 'p_349' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (2.38ns)   --->   "%mul_ln63_275 = mul i28 %sext_ln63_13, i28 4377" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 165 'mul' 'mul_ln63_275' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_350 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_275, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 166 'partselect' 'p_350' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln64_96 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_274, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 167 'partselect' 'trunc_ln64_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln64_97 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_275, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 168 'partselect' 'trunc_ln64_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_400 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 169 'partselect' 'p_400' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (2.38ns)   --->   "%mul_ln63_303 = mul i21 %sext_ln63_17, i21 2097141" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 170 'mul' 'mul_ln63_303' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_401 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_303, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 171 'partselect' 'p_401' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%p_427 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_1, i32 9, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 172 'partselect' 'p_427' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%p_450 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 173 'partselect' 'p_450' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%p_608 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 174 'partselect' 'p_608' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 175 [1/2] (1.23ns)   --->   "%a_2 = load i18 %padded_addr_2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 175 'load' 'a_2' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln63_25 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 176 'sext' 'sext_ln63_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln63_26 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 177 'sext' 'sext_ln63_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln63_27 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 178 'sext' 'sext_ln63_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln63_28 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 179 'sext' 'sext_ln63_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln63_29 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 180 'sext' 'sext_ln63_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln63_30 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 181 'sext' 'sext_ln63_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln63_31 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 182 'sext' 'sext_ln63_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (2.38ns)   --->   "%mul_ln63 = mul i23 %sext_ln63_31, i23 8388556" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 183 'mul' 'mul_ln63' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_2 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 184 'partselect' 'p_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.87ns)   --->   "%add_ln61_7 = add i18 %sub_ln61_3, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 185 'add' 'add_ln61_7' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln61_19 = zext i18 %add_ln61_7" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 186 'zext' 'zext_ln61_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%padded_addr_5 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_19" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 187 'getelementptr' 'padded_addr_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.87ns)   --->   "%add_ln61_8 = add i18 %sub_ln61_3, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 188 'add' 'add_ln61_8' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln61_20 = zext i18 %add_ln61_8" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 189 'zext' 'zext_ln61_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%padded_addr_6 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_20" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 190 'getelementptr' 'padded_addr_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 191 [1/2] (1.23ns)   --->   "%a_3 = load i18 %padded_addr_4" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 191 'load' 'a_3' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln63_36 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 192 'sext' 'sext_ln63_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln63_38 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 193 'sext' 'sext_ln63_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln63_39 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 194 'sext' 'sext_ln63_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln63_40 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 195 'sext' 'sext_ln63_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln63_41 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 196 'sext' 'sext_ln63_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (2.38ns)   --->   "%mul_ln63_1 = mul i21 %sext_ln63_41, i21 2097141" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 197 'mul' 'mul_ln63_1' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%p_3 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_1, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 198 'partselect' 'p_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 199 [2/2] (1.23ns)   --->   "%a_4 = load i18 %padded_addr_5" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 199 'load' 'a_4' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_3 : Operation 200 [2/2] (1.23ns)   --->   "%a_5 = load i18 %padded_addr_6" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 200 'load' 'a_5' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln63_274 = sext i14 %p_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 201 'sext' 'sext_ln63_274' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (2.38ns)   --->   "%mul_ln63_16 = mul i26 %sext_ln63_30, i26 268" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 202 'mul' 'mul_ln63_16' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_29 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_16, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 203 'partselect' 'p_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (2.38ns)   --->   "%mul_ln63_17 = mul i25 %sext_ln63_40, i25 33554299" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 204 'mul' 'mul_ln63_17' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%p_30 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_17, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 205 'partselect' 'p_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln63_276 = sext i13 %p_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 206 'sext' 'sext_ln63_276' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.83ns)   --->   "%add_ln64_52 = add i15 %sext_ln63_274, i15 %sext_ln63_276" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 207 'add' 'add_ln64_52' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (2.38ns)   --->   "%mul_ln63_42 = mul i24 %sext_ln63_29, i24 16777106" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 208 'mul' 'mul_ln63_42' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%p_56 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_42, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 209 'partselect' 'p_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (2.38ns)   --->   "%mul_ln63_64 = mul i26 %sext_ln63_30, i26 67108597" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 210 'mul' 'mul_ln63_64' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_83 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_64, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 211 'partselect' 'p_83' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (2.38ns)   --->   "%mul_ln63_65 = mul i27 %sext_ln63_39, i27 134216887" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 212 'mul' 'mul_ln63_65' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_84 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_65, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 213 'partselect' 'p_84' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (2.38ns)   --->   "%mul_ln63_90 = mul i21 %sext_ln63_28, i21 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 214 'mul' 'mul_ln63_90' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_110 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_90, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 215 'partselect' 'p_110' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln63_371 = sext i11 %p_136" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 216 'sext' 'sext_ln63_371' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (2.38ns)   --->   "%mul_ln63_112 = mul i28 %sext_ln63_27, i28 268434201" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 217 'mul' 'mul_ln63_112' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_137 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_112, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 218 'partselect' 'p_137' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (2.38ns)   --->   "%mul_ln63_113 = mul i28 %sext_ln63_38, i28 1387" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 219 'mul' 'mul_ln63_113' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_138 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_113, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 220 'partselect' 'p_138' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln64_46 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_113, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 221 'partselect' 'trunc_ln64_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln64_61 = sext i11 %p_136" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 222 'sext' 'sext_ln64_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_239 = add i16 %sext_ln63_371, i16 %p_138" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 223 'add' 'add_ln64_239' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln64_47 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_112, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 224 'partselect' 'trunc_ln64_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_240 = add i15 %sext_ln64_61, i15 %trunc_ln64_46" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 225 'add' 'add_ln64_240' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_241 = add i16 %add_ln64_239, i16 %p_137" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 226 'add' 'add_ln64_241' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 227 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_247 = add i15 %add_ln64_240, i15 %trunc_ln64_47" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 227 'add' 'add_ln64_247' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 228 [1/1] (2.38ns)   --->   "%mul_ln63_139 = mul i25 %sext_ln63_26, i25 197" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 228 'mul' 'mul_ln63_139' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_164 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_139, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 229 'partselect' 'p_164' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln63_37 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_1, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 230 'bitconcatenate' 'shl_ln63_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln63_412 = sext i20 %shl_ln63_37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 231 'sext' 'sext_ln63_412' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.89ns)   --->   "%sub_ln63_34 = sub i21 0, i21 %sext_ln63_412" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 232 'sub' 'sub_ln63_34' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%p_189 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_34, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 233 'partselect' 'p_189' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln63_416 = sext i9 %p_189" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 234 'sext' 'sext_ln63_416' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln63_38 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_2, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 235 'bitconcatenate' 'shl_ln63_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln63_414 = sext i20 %shl_ln63_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 236 'sext' 'sext_ln63_414' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln63_415 = sext i20 %shl_ln63_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 237 'sext' 'sext_ln63_415' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.89ns)   --->   "%add_ln63_6 = add i21 %sext_ln63_415, i21 %sext_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 238 'add' 'add_ln63_6' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_190 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln63_6, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 239 'partselect' 'p_190' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln63_417 = sext i9 %p_190" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 240 'sext' 'sext_ln63_417' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (2.38ns)   --->   "%mul_ln63_158 = mul i24 %sext_ln63_36, i24 16777105" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 241 'mul' 'mul_ln63_158' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%p_191 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_158, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 242 'partselect' 'p_191' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln63_418 = sext i12 %p_191" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 243 'sext' 'sext_ln63_418' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_333 = add i13 %sext_ln63_416, i13 %sext_ln63_418" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 244 'add' 'add_ln64_333' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 245 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln64_334 = add i13 %add_ln64_333, i13 %sext_ln63_417" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 245 'add' 'add_ln64_334' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln63_450 = sext i13 %p_215" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 246 'sext' 'sext_ln63_450' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (2.38ns)   --->   "%mul_ln63_179 = mul i25 %sext_ln63_26, i25 156" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 247 'mul' 'mul_ln63_179' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%p_217 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_179, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 248 'partselect' 'p_217' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln63_452 = sext i13 %p_217" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 249 'sext' 'sext_ln63_452' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (2.38ns)   --->   "%mul_ln63_180 = mul i25 %sext_ln63_40, i25 149" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 250 'mul' 'mul_ln63_180' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%p_218 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_180, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 251 'partselect' 'p_218' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.82ns)   --->   "%add_ln64_365 = add i14 %sext_ln63_450, i14 %sext_ln63_452" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 252 'add' 'add_ln64_365' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (2.38ns)   --->   "%mul_ln63_199 = mul i22 %sext_ln63_25, i22 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 253 'mul' 'mul_ln63_199' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%p_243 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_199, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 254 'partselect' 'p_243' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (2.38ns)   --->   "%mul_ln63_200 = mul i21 %sext_ln63_41, i21 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 255 'mul' 'mul_ln63_200' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%p_244 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_200, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 256 'partselect' 'p_244' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (2.38ns)   --->   "%mul_ln63_204 = mul i25 %sext_ln63_26, i25 147" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 257 'mul' 'mul_ln63_204' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%p_270 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_204, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 258 'partselect' 'p_270' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln63_519 = sext i13 %p_270" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 259 'sext' 'sext_ln63_519' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (2.38ns)   --->   "%mul_ln63_205 = mul i28 %sext_ln63_38, i28 268433279" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 260 'mul' 'mul_ln63_205' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%p_271 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_205, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 261 'partselect' 'p_271' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln64_78 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_205, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 262 'partselect' 'trunc_ln64_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_447 = add i16 %p_269, i16 %p_271" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 263 'add' 'add_ln64_447' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln64_124 = sext i13 %p_270" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 264 'sext' 'sext_ln64_124' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_448 = add i15 %trunc_ln64_79, i15 %trunc_ln64_78" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 265 'add' 'add_ln64_448' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 266 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_449 = add i16 %add_ln64_447, i16 %sext_ln63_519" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 266 'add' 'add_ln64_449' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 267 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_455 = add i15 %add_ln64_448, i15 %sext_ln64_124" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 267 'add' 'add_ln64_455' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln63_527 = sext i13 %p_295" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 268 'sext' 'sext_ln63_527' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln63_61 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_2, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 269 'bitconcatenate' 'shl_ln63_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln63_526 = sext i22 %shl_ln63_61" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 270 'sext' 'sext_ln63_526' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_55 = sub i23 0, i23 %sext_ln63_526" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 271 'sub' 'sub_ln63_55' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 272 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_56 = sub i23 %sub_ln63_55, i23 %sext_ln63_414" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 272 'sub' 'sub_ln63_56' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%p_297 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_56, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 273 'partselect' 'p_297' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln63_530 = sext i11 %p_297" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 274 'sext' 'sext_ln63_530' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%p_298 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_3, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 275 'partselect' 'p_298' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.82ns)   --->   "%add_ln64_488 = add i14 %sext_ln63_527, i14 %sext_ln63_530" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 276 'add' 'add_ln64_488' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (2.38ns)   --->   "%mul_ln63_249 = mul i26 %sext_ln63_30, i26 67108569" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 277 'mul' 'mul_ln63_249' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%p_324 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_249, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 278 'partselect' 'p_324' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln63_564 = sext i14 %p_324" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 279 'sext' 'sext_ln63_564' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (2.38ns)   --->   "%mul_ln63_250 = mul i28 %sext_ln63_38, i28 268434292" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 280 'mul' 'mul_ln63_250' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%p_325 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_250, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 281 'partselect' 'p_325' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln64_90 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_250, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 282 'partselect' 'trunc_ln64_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_534 = add i16 %p_323, i16 %p_325" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 283 'add' 'add_ln64_534' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln64_148 = sext i14 %p_324" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 284 'sext' 'sext_ln64_148' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_535 = add i15 %trunc_ln64_91, i15 %trunc_ln64_90" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 285 'add' 'add_ln64_535' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_536 = add i16 %add_ln64_534, i16 %sext_ln63_564" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 286 'add' 'add_ln64_536' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 287 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_541 = add i15 %add_ln64_535, i15 %sext_ln64_148" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 287 'add' 'add_ln64_541' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [1/1] (2.38ns)   --->   "%mul_ln63_276 = mul i28 %sext_ln63_27, i28 2521" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 288 'mul' 'mul_ln63_276' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%p_351 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_276, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 289 'partselect' 'p_351' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln64_98 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_276, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 290 'partselect' 'trunc_ln64_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln63_79 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_2, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 291 'bitconcatenate' 'shl_ln63_79' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln63_648 = sext i19 %shl_ln63_79" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 292 'sext' 'sext_ln63_648' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln63_80 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_2, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 293 'bitconcatenate' 'shl_ln63_80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln63_649 = sext i17 %shl_ln63_80" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 294 'sext' 'sext_ln63_649' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln63_650 = sext i17 %shl_ln63_80" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 295 'sext' 'sext_ln63_650' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.88ns)   --->   "%sub_ln63_69 = sub i20 %sext_ln63_648, i20 %sext_ln63_650" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 296 'sub' 'sub_ln63_69' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%p_402 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_69, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 297 'partselect' 'p_402' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.89ns)   --->   "%sub_ln63_82 = sub i21 %sext_ln63_415, i21 %sext_ln63_649" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 298 'sub' 'sub_ln63_82' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%p_428 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_82, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 299 'partselect' 'p_428' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%p_452 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_2, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 300 'partselect' 'p_452' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%p_610 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_2, i32 9, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 301 'partselect' 'p_610' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%p_611 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_3, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 302 'partselect' 'p_611' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.44>
ST_4 : Operation 303 [1/2] (1.23ns)   --->   "%a_4 = load i18 %padded_addr_5" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 303 'load' 'a_4' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln63_43 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 304 'sext' 'sext_ln63_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln63_45 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 305 'sext' 'sext_ln63_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln63_46 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 306 'sext' 'sext_ln63_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln63_48 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 307 'sext' 'sext_ln63_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln63_49 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 308 'sext' 'sext_ln63_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln63_50 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 309 'sext' 'sext_ln63_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 310 [1/2] (1.23ns)   --->   "%a_5 = load i18 %padded_addr_6" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 310 'load' 'a_5' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln63_55 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 311 'sext' 'sext_ln63_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln63_59 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 312 'sext' 'sext_ln63_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln63_60 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 313 'sext' 'sext_ln63_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln63_61 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 314 'sext' 'sext_ln63_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln63_62 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 315 'sext' 'sext_ln63_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln63_63 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 316 'sext' 'sext_ln63_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (2.38ns)   --->   "%mul_ln63_2 = mul i23 %sext_ln63_63, i23 8388566" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 317 'mul' 'mul_ln63_2' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%p_5 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_2, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 318 'partselect' 'p_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.76ns)   --->   "%empty_47 = add i8 %shl_ln, i8 2" [lane_seg_hls/lane_seg_support.cpp:52]   --->   Operation 319 'add' 'empty_47' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln61_29 = zext i8 %empty_47" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 320 'zext' 'zext_ln61_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.85ns)   --->   "%add_ln61_15 = add i16 %mul_ln61, i16 %zext_ln61_29" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 321 'add' 'add_ln61_15' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln61_30 = zext i16 %add_ln61_15" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 322 'zext' 'zext_ln61_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61_15, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 323 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.87ns)   --->   "%sub_ln61_6 = sub i18 %p_shl7, i18 %zext_ln61_30" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 324 'sub' 'sub_ln61_6' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln61_31 = zext i18 %sub_ln61_6" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 325 'zext' 'zext_ln61_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%padded_addr_7 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_31" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 326 'getelementptr' 'padded_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln61_3 = or i18 %sub_ln61_6, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 327 'or' 'or_ln61_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln61_32 = zext i18 %or_ln61_3" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 328 'zext' 'zext_ln61_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%padded_addr_8 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_32" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 329 'getelementptr' 'padded_addr_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 330 [2/2] (1.23ns)   --->   "%a_6 = load i18 %padded_addr_7" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 330 'load' 'a_6' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_4 : Operation 331 [2/2] (1.23ns)   --->   "%a_7 = load i18 %padded_addr_8" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 331 'load' 'a_7' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_4 : Operation 332 [1/1] (2.38ns)   --->   "%mul_ln63_18 = mul i26 %sext_ln63_50, i26 416" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 332 'mul' 'mul_ln63_18' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%p_31 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_18, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 333 'partselect' 'p_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln63_277 = sext i14 %p_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 334 'sext' 'sext_ln63_277' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (2.38ns)   --->   "%mul_ln63_19 = mul i25 %sext_ln63_62, i25 33554210" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 335 'mul' 'mul_ln63_19' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%p_32 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_19, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 336 'partselect' 'p_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln63_278 = sext i13 %p_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 337 'sext' 'sext_ln63_278' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.83ns)   --->   "%add_ln64_54 = add i15 %sext_ln63_278, i15 %sext_ln63_277" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 338 'add' 'add_ln64_54' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (2.38ns)   --->   "%mul_ln63_43 = mul i27 %sext_ln63_49, i27 786" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 339 'mul' 'mul_ln63_43' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%p_58 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_43, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 340 'partselect' 'p_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (2.38ns)   --->   "%mul_ln63_66 = mul i27 %sext_ln63_49, i27 134216826" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 341 'mul' 'mul_ln63_66' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%p_85 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_66, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 342 'partselect' 'p_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (2.38ns)   --->   "%mul_ln63_67 = mul i27 %sext_ln63_60, i27 134217019" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 343 'mul' 'mul_ln63_67' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%p_86 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_67, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 344 'partselect' 'p_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (2.38ns)   --->   "%mul_ln63_91 = mul i24 %sext_ln63_48, i24 82" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 345 'mul' 'mul_ln63_91' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%p_112 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_91, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 346 'partselect' 'p_112' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (2.38ns)   --->   "%mul_ln63_92 = mul i24 %sext_ln63_59, i24 101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 347 'mul' 'mul_ln63_92' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%p_113 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_92, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 348 'partselect' 'p_113' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (2.38ns)   --->   "%mul_ln63_114 = mul i28 %sext_ln63_43, i28 268434411" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 349 'mul' 'mul_ln63_114' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%p_139 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_114, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 350 'partselect' 'p_139' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (2.38ns)   --->   "%mul_ln63_115 = mul i27 %sext_ln63_60, i27 134217114" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 351 'mul' 'mul_ln63_115' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%p_140 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_115, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 352 'partselect' 'p_140' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln64_48 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_114, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 353 'partselect' 'trunc_ln64_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (2.38ns)   --->   "%mul_ln63_140 = mul i24 %sext_ln63_59, i24 84" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 354 'mul' 'mul_ln63_140' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%p_167 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_140, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 355 'partselect' 'p_167' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (2.38ns)   --->   "%mul_ln63_159 = mul i25 %sext_ln63_46, i25 33554243" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 356 'mul' 'mul_ln63_159' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%p_192 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_159, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 357 'partselect' 'p_192' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln63_451 = sext i13 %p_216" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 358 'sext' 'sext_ln63_451' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln63_453 = sext i13 %p_218" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 359 'sext' 'sext_ln63_453' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (2.38ns)   --->   "%mul_ln63_181 = mul i26 %sext_ln63_50, i26 497" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 360 'mul' 'mul_ln63_181' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%p_219 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_181, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 361 'partselect' 'p_219' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln63_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_5, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 362 'bitconcatenate' 'shl_ln63_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln63_454 = sext i22 %shl_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 363 'sext' 'sext_ln63_454' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_41 = sub i23 0, i23 %sext_ln63_454" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 364 'sub' 'sub_ln63_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln63_45 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_5, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 365 'bitconcatenate' 'shl_ln63_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln63_455 = sext i20 %shl_ln63_45" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 366 'sext' 'sext_ln63_455' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln63_456 = sext i20 %shl_ln63_45" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 367 'sext' 'sext_ln63_456' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_42 = sub i23 %sub_ln63_41, i23 %sext_ln63_456" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 368 'sub' 'sub_ln63_42' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%p_220 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_42, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 369 'partselect' 'p_220' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln63_458 = sext i11 %p_220" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 370 'sext' 'sext_ln63_458' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.82ns)   --->   "%add_ln64_372 = add i14 %sext_ln63_453, i14 %sext_ln63_458" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 371 'add' 'add_ln64_372' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln64_96 = sext i14 %add_ln64_372" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 372 'sext' 'sext_ln64_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.83ns)   --->   "%add_ln64_373 = add i15 %sext_ln64_96, i15 %sext_ln63_451" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 373 'add' 'add_ln64_373' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%p_245 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_4, i32 9, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 374 'partselect' 'p_245' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.89ns)   --->   "%add_ln63_7 = add i21 %sext_ln63_455, i21 %sext_ln63_61" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 375 'add' 'add_ln63_7' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%p_246 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln63_7, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 376 'partselect' 'p_246' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (2.38ns)   --->   "%mul_ln63_206 = mul i28 %sext_ln63_43, i28 3672" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 377 'mul' 'mul_ln63_206' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%p_272 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_206, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 378 'partselect' 'p_272' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (2.38ns)   --->   "%mul_ln63_207 = mul i28 %sext_ln63_55, i28 268433353" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 379 'mul' 'mul_ln63_207' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%p_273 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_207, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 380 'partselect' 'p_273' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln64_80 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_206, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 381 'partselect' 'trunc_ln64_80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln64_81 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_207, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 382 'partselect' 'trunc_ln64_81' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (2.38ns)   --->   "%mul_ln63_231 = mul i23 %sext_ln63_45, i23 44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 383 'mul' 'mul_ln63_231' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%p_299 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_231, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 384 'partselect' 'p_299' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (2.38ns)   --->   "%mul_ln63_232 = mul i23 %sext_ln63_63, i23 8388547" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 385 'mul' 'mul_ln63_232' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%p_300 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_232, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 386 'partselect' 'p_300' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (2.38ns)   --->   "%mul_ln63_251 = mul i28 %sext_ln63_43, i28 268432698" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 387 'mul' 'mul_ln63_251' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%p_326 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_251, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 388 'partselect' 'p_326' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (2.38ns)   --->   "%mul_ln63_252 = mul i27 %sext_ln63_60, i27 134217029" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 389 'mul' 'mul_ln63_252' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%p_327 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_252, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 390 'partselect' 'p_327' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln64_92 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_251, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 391 'partselect' 'trunc_ln64_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (2.38ns)   --->   "%mul_ln63_277 = mul i25 %sext_ln63_40, i25 134" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 392 'mul' 'mul_ln63_277' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%p_352 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_277, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 393 'partselect' 'p_352' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln63_584 = sext i13 %p_352" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 394 'sext' 'sext_ln63_584' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (2.38ns)   --->   "%mul_ln63_278 = mul i25 %sext_ln63_62, i25 33554214" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 395 'mul' 'mul_ln63_278' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%p_354 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_278, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 396 'partselect' 'p_354' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln64_160 = sext i13 %p_352" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 397 'sext' 'sext_ln64_160' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_579 = add i16 %p_350, i16 %sext_ln63_584" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 398 'add' 'add_ln64_579' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_580 = add i15 %trunc_ln64_97, i15 %sext_ln64_160" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 399 'add' 'add_ln64_580' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 400 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_581 = add i16 %add_ln64_579, i16 %p_351" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 400 'add' 'add_ln64_581' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 401 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_586 = add i15 %add_ln64_580, i15 %trunc_ln64_98" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 401 'add' 'add_ln64_586' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln63_719 = sext i4 %p_450" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 402 'sext' 'sext_ln63_719' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%p_455 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_5, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 403 'partselect' 'p_455' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln63_725 = sext i4 %p_455" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 404 'sext' 'sext_ln63_725' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.79ns)   --->   "%add_ln64_700 = add i5 %sext_ln63_725, i5 %sext_ln63_719" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 405 'add' 'add_ln64_700' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%p_769 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %a_5, i32 7, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 406 'partselect' 'p_769' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.44>
ST_5 : Operation 407 [1/1] (0.85ns)   --->   "%add_ln61_2 = add i16 %mul_ln61_1, i16 %zext_ln61_3" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 407 'add' 'add_ln61_2' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln61_8 = zext i16 %add_ln61_2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 408 'zext' 'zext_ln61_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61_2, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 409 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.87ns)   --->   "%sub_ln61_1 = sub i18 %p_shl2, i18 %zext_ln61_8" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 410 'sub' 'sub_ln61_1' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln61_9 = zext i18 %sub_ln61_1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 411 'zext' 'zext_ln61_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%padded_addr_3 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_9" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 412 'getelementptr' 'padded_addr_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.87ns)   --->   "%add_ln61_16 = add i18 %sub_ln61_6, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 413 'add' 'add_ln61_16' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln61_33 = zext i18 %add_ln61_16" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 414 'zext' 'zext_ln61_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%padded_addr_9 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_33" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 415 'getelementptr' 'padded_addr_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 416 [1/2] (1.23ns)   --->   "%a_6 = load i18 %padded_addr_7" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 416 'load' 'a_6' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln63_65 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 417 'sext' 'sext_ln63_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln63_67 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 418 'sext' 'sext_ln63_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln63_68 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 419 'sext' 'sext_ln63_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln63_69 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 420 'sext' 'sext_ln63_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln63_70 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 421 'sext' 'sext_ln63_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln63_71 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 422 'sext' 'sext_ln63_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (2.38ns)   --->   "%mul_ln63_3 = mul i22 %sext_ln63_71, i22 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 423 'mul' 'mul_ln63_3' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%p_6 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_3, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 424 'partselect' 'p_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 425 [1/2] (1.23ns)   --->   "%a_7 = load i18 %padded_addr_8" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 425 'load' 'a_7' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln63_75 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 426 'sext' 'sext_ln63_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln63_79 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 427 'sext' 'sext_ln63_79' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln63_81 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 428 'sext' 'sext_ln63_81' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln63_82 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 429 'sext' 'sext_ln63_82' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln63_83 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 430 'sext' 'sext_ln63_83' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (2.38ns)   --->   "%mul_ln63_4 = mul i22 %sext_ln63_83, i22 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 431 'mul' 'mul_ln63_4' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%p_7 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_4, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 432 'partselect' 'p_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 433 [2/2] (1.23ns)   --->   "%a_8 = load i18 %padded_addr_9" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 433 'load' 'a_8' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_5 : Operation 434 [2/2] (1.23ns)   --->   "%a_9 = load i18 %padded_addr_3" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 434 'load' 'a_9' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_5 : Operation 435 [1/1] (2.38ns)   --->   "%mul_ln63_20 = mul i25 %sext_ln63_70, i25 216" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 435 'mul' 'mul_ln63_20' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%p_33 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_20, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 436 'partselect' 'p_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (2.38ns)   --->   "%mul_ln63_21 = mul i24 %sext_ln63_82, i24 16777139" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 437 'mul' 'mul_ln63_21' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%p_34 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_21, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 438 'partselect' 'p_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (2.38ns)   --->   "%mul_ln63_44 = mul i24 %sext_ln63_82, i24 16777098" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 439 'mul' 'mul_ln63_44' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%p_61 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_44, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 440 'partselect' 'p_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (2.38ns)   --->   "%mul_ln63_68 = mul i27 %sext_ln63_69, i27 845" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 441 'mul' 'mul_ln63_68' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%p_87 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_68, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 442 'partselect' 'p_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (2.38ns)   --->   "%mul_ln63_69 = mul i27 %sext_ln63_81, i27 677" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 443 'mul' 'mul_ln63_69' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%p_88 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_69, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 444 'partselect' 'p_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln63_340 = sext i12 %p_112" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 445 'sext' 'sext_ln63_340' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln63_341 = sext i12 %p_113" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 446 'sext' 'sext_ln63_341' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (2.38ns)   --->   "%mul_ln63_93 = mul i24 %sext_ln63_68, i24 81" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 447 'mul' 'mul_ln63_93' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%p_114 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_93, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 448 'partselect' 'p_114' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln63_342 = sext i12 %p_114" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 449 'sext' 'sext_ln63_342' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (2.38ns)   --->   "%mul_ln63_94 = mul i22 %sext_ln63_83, i22 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 450 'mul' 'mul_ln63_94' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%p_115 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_94, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 451 'partselect' 'p_115' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln63_343 = sext i10 %p_115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 452 'sext' 'sext_ln63_343' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.80ns)   --->   "%add_ln64_197 = add i13 %sext_ln63_340, i13 %sext_ln63_342" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 453 'add' 'add_ln64_197' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.80ns)   --->   "%add_ln64_199 = add i13 %sext_ln63_341, i13 %sext_ln63_343" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 454 'add' 'add_ln64_199' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (2.38ns)   --->   "%mul_ln63_116 = mul i28 %sext_ln63_67, i28 268433592" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 455 'mul' 'mul_ln63_116' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%p_141 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_116, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 456 'partselect' 'p_141' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (2.38ns)   --->   "%mul_ln63_117 = mul i24 %sext_ln63_82, i24 75" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 457 'mul' 'mul_ln63_117' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%p_142 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_117, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 458 'partselect' 'p_142' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln64_50 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_116, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 459 'partselect' 'trunc_ln64_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (2.38ns)   --->   "%mul_ln63_160 = mul i26 %sext_ln63_65, i26 67108550" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 460 'mul' 'mul_ln63_160' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%p_194 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_160, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 461 'partselect' 'p_194' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (2.38ns)   --->   "%mul_ln63_161 = mul i26 %sext_ln63_79, i26 67108495" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 462 'mul' 'mul_ln63_161' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%p_195 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_161, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 463 'partselect' 'p_195' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln63_457 = sext i14 %p_219" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 464 'sext' 'sext_ln63_457' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (2.38ns)   --->   "%mul_ln63_182 = mul i25 %sext_ln63_70, i25 33554211" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 465 'mul' 'mul_ln63_182' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%p_221 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_182, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 466 'partselect' 'p_221' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln63_459 = sext i13 %p_221" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 467 'sext' 'sext_ln63_459' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (2.38ns)   --->   "%mul_ln63_183 = mul i27 %sext_ln63_81, i27 134217178" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 468 'mul' 'mul_ln63_183' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%p_222 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_183, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 469 'partselect' 'p_222' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.83ns)   --->   "%add_ln64_374 = add i15 %sext_ln63_457, i15 %sext_ln63_459" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 470 'add' 'add_ln64_374' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%p_248 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_7, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 471 'partselect' 'p_248' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (2.38ns)   --->   "%mul_ln63_208 = mul i28 %sext_ln63_67, i28 268433980" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 472 'mul' 'mul_ln63_208' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%p_274 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_208, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 473 'partselect' 'p_274' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (2.38ns)   --->   "%mul_ln63_209 = mul i28 %sext_ln63_75, i28 3566" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 474 'mul' 'mul_ln63_209' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%p_275 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_209, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 475 'partselect' 'p_275' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln64_83 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_208, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 476 'partselect' 'trunc_ln64_83' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln64_85 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_209, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 477 'partselect' 'trunc_ln64_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln63_529 = sext i11 %p_296" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 478 'sext' 'sext_ln63_529' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln63_531 = sext i11 %p_299" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 479 'sext' 'sext_ln63_531' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (2.38ns)   --->   "%mul_ln63_233 = mul i24 %sext_ln63_68, i24 83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 480 'mul' 'mul_ln63_233' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%p_301 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_233, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 481 'partselect' 'p_301' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln63_534 = sext i12 %p_301" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 482 'sext' 'sext_ln63_534' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_495 = add i13 %sext_ln63_531, i13 %sext_ln63_534" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 483 'add' 'add_ln64_495' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 484 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln64_496 = add i13 %add_ln64_495, i13 %sext_ln63_529" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 484 'add' 'add_ln64_496' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 485 [1/1] (2.38ns)   --->   "%mul_ln63_253 = mul i25 %sext_ln63_70, i25 33554236" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 485 'mul' 'mul_ln63_253' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%p_328 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_253, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 486 'partselect' 'p_328' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (2.38ns)   --->   "%mul_ln63_254 = mul i27 %sext_ln63_81, i27 134216940" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 487 'mul' 'mul_ln63_254' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%p_329 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_254, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 488 'partselect' 'p_329' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (2.38ns)   --->   "%mul_ln63_279 = mul i26 %sext_ln63_65, i26 67108527" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 489 'mul' 'mul_ln63_279' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%p_355 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_279, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 490 'partselect' 'p_355' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%p_381 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_6, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 491 'partselect' 'p_381' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln63_846 = sext i4 %p_611" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 492 'sext' 'sext_ln63_846' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%p_614 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_7, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 493 'partselect' 'p_614' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln63_849 = sext i4 %p_614" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 494 'sext' 'sext_ln63_849' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.79ns)   --->   "%add_ln64_965 = add i5 %sext_ln63_849, i5 %sext_ln63_846" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 495 'add' 'add_ln64_965' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%or_ln61_1 = or i18 %sub_ln61_1, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 496 'or' 'or_ln61_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln61_10 = zext i18 %or_ln61_1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 497 'zext' 'zext_ln61_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%padded_addr_10 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_10" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 498 'getelementptr' 'padded_addr_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.87ns)   --->   "%add_ln61_3 = add i18 %sub_ln61_1, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 499 'add' 'add_ln61_3' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln61_11 = zext i18 %add_ln61_3" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 500 'zext' 'zext_ln61_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%padded_addr_11 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_11" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 501 'getelementptr' 'padded_addr_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln63_35 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 502 'sext' 'sext_ln63_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln63_51 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 503 'sext' 'sext_ln63_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_4, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 504 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln63_52 = sext i20 %tmp_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 505 'sext' 'sext_ln63_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.89ns)   --->   "%sub_ln63_142 = sub i21 %sext_ln63_51, i21 %sext_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 506 'sub' 'sub_ln63_142' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (0.00ns)   --->   "%p_4 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_142, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 507 'partselect' 'p_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln63_53 = sext i9 %p_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 508 'sext' 'sext_ln63_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln63_58 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 509 'sext' 'sext_ln63_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln63_72 = sext i10 %p_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 510 'sext' 'sext_ln63_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln63_78 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 511 'sext' 'sext_ln63_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln63_84 = sext i10 %p_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 512 'sext' 'sext_ln63_84' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 513 [1/2] (1.23ns)   --->   "%a_8 = load i18 %padded_addr_9" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 513 'load' 'a_8' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln63_85 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 514 'sext' 'sext_ln63_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln63_87 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 515 'sext' 'sext_ln63_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln63_88 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 516 'sext' 'sext_ln63_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln63_89 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 517 'sext' 'sext_ln63_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln63_90 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 518 'sext' 'sext_ln63_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln63_91 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 519 'sext' 'sext_ln63_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln63_93 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 520 'sext' 'sext_ln63_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 521 [1/1] (0.00ns)   --->   "%shl_ln63_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_8, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 521 'bitconcatenate' 'shl_ln63_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln63_94 = sext i21 %shl_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 522 'sext' 'sext_ln63_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln63_95 = sext i21 %shl_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 523 'sext' 'sext_ln63_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln63_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_8, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 524 'bitconcatenate' 'shl_ln63_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln63_96 = sext i19 %shl_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 525 'sext' 'sext_ln63_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 526 [1/1] (0.90ns)   --->   "%sub_ln63_7 = sub i22 %sext_ln63_96, i22 %sext_ln63_95" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 526 'sub' 'sub_ln63_7' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [1/1] (0.00ns)   --->   "%p_8 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_7, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 527 'partselect' 'p_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln63_97 = sext i10 %p_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 528 'sext' 'sext_ln63_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 529 [1/2] (1.23ns)   --->   "%a_9 = load i18 %padded_addr_3" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 529 'load' 'a_9' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln63_99 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 530 'sext' 'sext_ln63_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln63_103 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 531 'sext' 'sext_ln63_103' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln63_104 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 532 'sext' 'sext_ln63_104' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln63_105 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 533 'sext' 'sext_ln63_105' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 534 [1/1] (2.38ns)   --->   "%mul_ln63_5 = mul i23 %sext_ln63_105, i23 53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 534 'mul' 'mul_ln63_5' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 535 [1/1] (0.00ns)   --->   "%p_9 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_5, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 535 'partselect' 'p_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 536 [2/2] (1.23ns)   --->   "%a_10 = load i18 %padded_addr_10" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 536 'load' 'a_10' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_6 : Operation 537 [2/2] (1.23ns)   --->   "%a_11 = load i18 %padded_addr_11" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 537 'load' 'a_11' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_6 : Operation 538 [1/1] (0.78ns)   --->   "%add_ln64_15 = add i11 %sext_ln63_53, i11 %sext_ln63_72" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 538 'add' 'add_ln64_15' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln64_12 = sext i11 %add_ln64_15" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 539 'sext' 'sext_ln64_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 540 [1/1] (0.78ns)   --->   "%add_ln64_16 = add i11 %sext_ln63_97, i11 %sext_ln63_84" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 540 'add' 'add_ln64_16' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln64_13 = sext i11 %add_ln64_16" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 541 'sext' 'sext_ln64_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 542 [1/1] (0.79ns)   --->   "%add_ln64_17 = add i12 %sext_ln64_13, i12 %sext_ln64_12" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 542 'add' 'add_ln64_17' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln63_279 = sext i13 %p_33" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 543 'sext' 'sext_ln63_279' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 544 [1/1] (2.38ns)   --->   "%mul_ln63_22 = mul i26 %sext_ln63_91, i26 67108591" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 544 'mul' 'mul_ln63_22' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 545 [1/1] (0.00ns)   --->   "%p_35 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_22, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 545 'partselect' 'p_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln63_281 = sext i14 %p_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 546 'sext' 'sext_ln63_281' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 547 [1/1] (2.38ns)   --->   "%mul_ln63_23 = mul i28 %sext_ln63_99, i28 1039" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 547 'mul' 'mul_ln63_23' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 548 [1/1] (0.00ns)   --->   "%p_36 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_23, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 548 'partselect' 'p_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 549 [1/1] (0.83ns)   --->   "%add_ln64_55 = add i15 %sext_ln63_279, i15 %sext_ln63_281" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 549 'add' 'add_ln64_55' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln64_7 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_23, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 550 'partselect' 'trunc_ln64_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln63_16 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_5, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 551 'bitconcatenate' 'shl_ln63_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln63_299 = sext i21 %shl_ln63_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 552 'sext' 'sext_ln63_299' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 553 [1/1] (2.38ns)   --->   "%mul_ln63_45 = mul i24 %sext_ln63_90, i24 113" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 553 'mul' 'mul_ln63_45' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 554 [1/1] (0.00ns)   --->   "%p_62 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_45, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 554 'partselect' 'p_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 555 [1/1] (2.38ns)   --->   "%mul_ln63_46 = mul i28 %sext_ln63_99, i28 268434055" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 555 'mul' 'mul_ln63_46' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 556 [1/1] (0.00ns)   --->   "%p_63 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_46, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 556 'partselect' 'p_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln64_20 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_46, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 557 'partselect' 'trunc_ln64_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln63_320 = sext i15 %p_85" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 558 'sext' 'sext_ln63_320' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln63_321 = sext i15 %p_86" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 559 'sext' 'sext_ln63_321' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln63_322 = sext i15 %p_87" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 560 'sext' 'sext_ln63_322' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 561 [1/1] (2.38ns)   --->   "%mul_ln63_70 = mul i26 %sext_ln63_91, i26 305" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 561 'mul' 'mul_ln63_70' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%p_89 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_70, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 562 'partselect' 'p_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln63_324 = sext i14 %p_89" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 563 'sext' 'sext_ln63_324' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (2.38ns)   --->   "%mul_ln63_71 = mul i27 %sext_ln63_104, i27 710" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 564 'mul' 'mul_ln63_71' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%p_90 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_71, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 565 'partselect' 'p_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_155 = add i16 %sext_ln63_321, i16 %sext_ln63_320" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 566 'add' 'add_ln64_155' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln64_42 = sext i14 %p_89" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 567 'sext' 'sext_ln64_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.84ns)   --->   "%add_ln64_156 = add i16 %sext_ln63_322, i16 %sext_ln63_324" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 568 'add' 'add_ln64_156' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_157 = add i15 %p_86, i15 %p_85" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 569 'add' 'add_ln64_157' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 570 [1/1] (0.84ns)   --->   "%add_ln64_158 = add i15 %p_87, i15 %sext_ln64_42" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 570 'add' 'add_ln64_158' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 571 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_159 = add i16 %add_ln64_156, i16 %add_ln64_155" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 571 'add' 'add_ln64_159' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 572 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_161 = add i15 %add_ln64_158, i15 %add_ln64_157" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 572 'add' 'add_ln64_161' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln63_338 = sext i9 %p_110" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 573 'sext' 'sext_ln63_338' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 574 [1/1] (2.38ns)   --->   "%mul_ln63_95 = mul i21 %sext_ln63_93, i21 13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 574 'mul' 'mul_ln63_95' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 575 [1/1] (0.00ns)   --->   "%p_116 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_95, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 575 'partselect' 'p_116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln63_344 = sext i9 %p_116" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 576 'sext' 'sext_ln63_344' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 577 [1/1] (2.38ns)   --->   "%mul_ln63_96 = mul i24 %sext_ln63_103, i24 16777113" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 577 'mul' 'mul_ln63_96' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 578 [1/1] (0.00ns)   --->   "%p_117 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_96, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 578 'partselect' 'p_117' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln63_346 = sext i12 %p_117" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 579 'sext' 'sext_ln63_346' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln64_51 = sext i13 %add_ln64_197" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 580 'sext' 'sext_ln64_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 581 [1/1] (0.82ns)   --->   "%add_ln64_198 = add i14 %sext_ln64_51, i14 %sext_ln63_338" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 581 'add' 'add_ln64_198' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln64_52 = sext i14 %add_ln64_198" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 582 'sext' 'sext_ln64_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln64_53 = sext i13 %add_ln64_199" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 583 'sext' 'sext_ln64_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 584 [1/1] (0.80ns)   --->   "%add_ln64_200 = add i13 %sext_ln63_346, i13 %sext_ln63_344" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 584 'add' 'add_ln64_200' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln64_54 = sext i13 %add_ln64_200" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 585 'sext' 'sext_ln64_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 586 [1/1] (0.82ns)   --->   "%add_ln64_201 = add i14 %sext_ln64_54, i14 %sext_ln64_53" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 586 'add' 'add_ln64_201' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln64_55 = sext i14 %add_ln64_201" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 587 'sext' 'sext_ln64_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 588 [1/1] (0.83ns)   --->   "%add_ln64_202 = add i15 %sext_ln64_55, i15 %sext_ln64_52" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 588 'add' 'add_ln64_202' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln63_372 = sext i15 %p_140" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 589 'sext' 'sext_ln63_372' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (2.38ns)   --->   "%mul_ln63_118 = mul i28 %sext_ln63_85, i28 1823" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 590 'mul' 'mul_ln63_118' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 591 [1/1] (0.00ns)   --->   "%p_143 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_118, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 591 'partselect' 'p_143' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 592 [1/1] (2.38ns)   --->   "%mul_ln63_119 = mul i28 %sext_ln63_99, i28 1074" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 592 'mul' 'mul_ln63_119' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 593 [1/1] (0.00ns)   --->   "%p_144 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_119, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 593 'partselect' 'p_144' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_242 = add i16 %sext_ln63_372, i16 %p_139" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 594 'add' 'add_ln64_242' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln64_49 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_118, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 595 'partselect' 'trunc_ln64_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 596 [1/1] (0.85ns)   --->   "%add_ln64_243 = add i16 %p_141, i16 %p_143" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 596 'add' 'add_ln64_243' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_244 = add i15 %p_140, i15 %trunc_ln64_48" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 597 'add' 'add_ln64_244' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 598 [1/1] (0.84ns)   --->   "%add_ln64_245 = add i15 %trunc_ln64_50, i15 %trunc_ln64_49" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 598 'add' 'add_ln64_245' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 599 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_246 = add i16 %add_ln64_243, i16 %add_ln64_242" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 599 'add' 'add_ln64_246' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 600 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_248 = add i15 %add_ln64_245, i15 %add_ln64_244" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 600 'add' 'add_ln64_248' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln64_51 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_119, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 601 'partselect' 'trunc_ln64_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln63_378 = sext i13 %p_163" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 602 'sext' 'sext_ln63_378' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln63_381 = sext i13 %p_164" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 603 'sext' 'sext_ln63_381' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln63_28 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_3, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 604 'bitconcatenate' 'shl_ln63_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln63_379 = sext i19 %shl_ln63_28" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 605 'sext' 'sext_ln63_379' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_27 = sub i20 0, i20 %sext_ln63_379" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 606 'sub' 'sub_ln63_27' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln63_29 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_3, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 607 'bitconcatenate' 'shl_ln63_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln63_380 = sext i17 %shl_ln63_29" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 608 'sext' 'sext_ln63_380' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 609 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_28 = sub i20 %sub_ln63_27, i20 %sext_ln63_380" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 609 'sub' 'sub_ln63_28' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 610 [1/1] (0.00ns)   --->   "%p_165 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_28, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 610 'partselect' 'p_165' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln63_384 = sext i8 %p_165" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 611 'sext' 'sext_ln63_384' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln63_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_4, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 612 'bitconcatenate' 'shl_ln63_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln63_382 = sext i22 %shl_ln63_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 613 'sext' 'sext_ln63_382' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln63_383 = sext i20 %tmp_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 614 'sext' 'sext_ln63_383' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (0.91ns)   --->   "%sub_ln63_29 = sub i23 %sext_ln63_382, i23 %sext_ln63_383" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 615 'sub' 'sub_ln63_29' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%p_166 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_29, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 616 'partselect' 'p_166' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln63_385 = sext i11 %p_166" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 617 'sext' 'sext_ln63_385' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln63_387 = sext i12 %p_167" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 618 'sext' 'sext_ln63_387' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln63_31 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_6, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 619 'bitconcatenate' 'shl_ln63_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln63_386 = sext i19 %shl_ln63_31" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 620 'sext' 'sext_ln63_386' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.88ns)   --->   "%sub_ln63_30 = sub i20 0, i20 %sext_ln63_386" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 621 'sub' 'sub_ln63_30' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%p_168 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_30, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 622 'partselect' 'p_168' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln63_391 = sext i8 %p_168" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 623 'sext' 'sext_ln63_391' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 624 [1/1] (2.38ns)   --->   "%mul_ln63_141 = mul i24 %sext_ln63_90, i24 16777124" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 624 'mul' 'mul_ln63_141' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%p_170 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_141, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 625 'partselect' 'p_170' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln63_393 = sext i12 %p_170" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 626 'sext' 'sext_ln63_393' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (2.38ns)   --->   "%mul_ln63_142 = mul i28 %sext_ln63_99, i28 1490" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 627 'mul' 'mul_ln63_142' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%p_171 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_142, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 628 'partselect' 'p_171' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (0.82ns)   --->   "%add_ln64_290 = add i14 %sext_ln63_378, i14 %sext_ln63_384" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 629 'add' 'add_ln64_290' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln64_71 = sext i14 %add_ln64_290" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 630 'sext' 'sext_ln64_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_291 = add i15 %sext_ln64_71, i15 %sext_ln63_381" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 631 'add' 'add_ln64_291' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 632 [1/1] (0.80ns)   --->   "%add_ln64_292 = add i13 %sext_ln63_387, i13 %sext_ln63_385" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 632 'add' 'add_ln64_292' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln64_72 = sext i13 %add_ln64_292" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 633 'sext' 'sext_ln64_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (0.80ns)   --->   "%add_ln64_293 = add i13 %sext_ln63_391, i13 %sext_ln63_393" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 634 'add' 'add_ln64_293' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln64_73 = sext i13 %add_ln64_293" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 635 'sext' 'sext_ln64_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.82ns)   --->   "%add_ln64_294 = add i14 %sext_ln64_73, i14 %sext_ln64_72" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 636 'add' 'add_ln64_294' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln64_74 = sext i14 %add_ln64_294" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 637 'sext' 'sext_ln64_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_295 = add i15 %sext_ln64_74, i15 %add_ln64_291" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 638 'add' 'add_ln64_295' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln64_55 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_142, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 639 'partselect' 'trunc_ln64_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln63_419 = sext i13 %p_192" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 640 'sext' 'sext_ln63_419' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.90ns)   --->   "%sub_ln63_145 = sub i22 %sext_ln63_58, i22 %sext_ln63_299" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 641 'sub' 'sub_ln63_145' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%p_193 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_145, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 642 'partselect' 'p_193' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln63_420 = sext i10 %p_193" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 643 'sext' 'sext_ln63_420' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln63_421 = sext i14 %p_194" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 644 'sext' 'sext_ln63_421' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (2.38ns)   --->   "%mul_ln63_162 = mul i23 %sext_ln63_89, i23 8388569" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 645 'mul' 'mul_ln63_162' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%p_196 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_162, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 646 'partselect' 'p_196' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln63_423 = sext i11 %p_196" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 647 'sext' 'sext_ln63_423' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln64_86 = sext i13 %add_ln64_334" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 648 'sext' 'sext_ln64_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (0.82ns)   --->   "%add_ln64_335 = add i14 %sext_ln63_420, i14 %sext_ln63_419" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 649 'add' 'add_ln64_335' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln64_87 = sext i14 %add_ln64_335" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 650 'sext' 'sext_ln64_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (0.83ns)   --->   "%add_ln64_336 = add i15 %sext_ln63_421, i15 %sext_ln63_423" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 651 'add' 'add_ln64_336' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_337 = add i15 %add_ln64_336, i15 %sext_ln64_87" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 652 'add' 'add_ln64_337' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 653 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_338 = add i15 %add_ln64_337, i15 %sext_ln64_86" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 653 'add' 'add_ln64_338' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln63_461 = sext i15 %p_222" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 654 'sext' 'sext_ln63_461' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 655 [1/1] (0.00ns)   --->   "%shl_ln63_46 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_8, i7 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 655 'bitconcatenate' 'shl_ln63_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln63_460 = sext i23 %shl_ln63_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 656 'sext' 'sext_ln63_460' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 657 [1/1] (0.92ns)   --->   "%sub_ln63_43 = sub i24 %sext_ln63_460, i24 %sext_ln63_94" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 657 'sub' 'sub_ln63_43' <Predicate = (!icmp_ln48)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 658 [1/1] (0.00ns)   --->   "%p_223 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln63_43, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 658 'partselect' 'p_223' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln63_462 = sext i12 %p_223" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 659 'sext' 'sext_ln63_462' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (2.38ns)   --->   "%mul_ln63_184 = mul i27 %sext_ln63_104, i27 134216981" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 660 'mul' 'mul_ln63_184' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%p_224 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_184, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 661 'partselect' 'p_224' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln64_98 = sext i15 %add_ln64_374" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 662 'sext' 'sext_ln64_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln64_99 = sext i12 %p_223" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 663 'sext' 'sext_ln64_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_375 = add i16 %sext_ln63_462, i16 %sext_ln63_461" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 664 'add' 'add_ln64_375' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_376 = add i15 %sext_ln64_99, i15 %p_222" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 665 'add' 'add_ln64_376' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 666 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_377 = add i16 %add_ln64_375, i16 %sext_ln64_98" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 666 'add' 'add_ln64_377' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 667 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_378 = add i15 %add_ln64_376, i15 %add_ln64_374" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 667 'add' 'add_ln64_378' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%p_249 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_8, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 668 'partselect' 'p_249' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%p_250 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_9, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 669 'partselect' 'p_250' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (2.38ns)   --->   "%mul_ln63_210 = mul i28 %sext_ln63_85, i28 268431780" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 670 'mul' 'mul_ln63_210' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "%p_276 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_210, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 671 'partselect' 'p_276' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (2.38ns)   --->   "%mul_ln63_211 = mul i28 %sext_ln63_99, i28 268432328" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 672 'mul' 'mul_ln63_211' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%p_277 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_211, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 673 'partselect' 'p_277' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_450 = add i16 %p_273, i16 %p_272" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 674 'add' 'add_ln64_450' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln64_82 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_210, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 675 'partselect' 'trunc_ln64_82' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.85ns)   --->   "%add_ln64_451 = add i16 %p_274, i16 %p_276" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 676 'add' 'add_ln64_451' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_452 = add i15 %trunc_ln64_81, i15 %trunc_ln64_80" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 677 'add' 'add_ln64_452' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 678 [1/1] (0.84ns)   --->   "%add_ln64_453 = add i15 %trunc_ln64_83, i15 %trunc_ln64_82" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 678 'add' 'add_ln64_453' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_454 = add i16 %add_ln64_451, i16 %add_ln64_450" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 679 'add' 'add_ln64_454' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 680 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_456 = add i15 %add_ln64_453, i15 %add_ln64_452" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 680 'add' 'add_ln64_456' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln64_84 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_211, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 681 'partselect' 'trunc_ln64_84' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln63_532 = sext i11 %p_300" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 682 'sext' 'sext_ln63_532' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.85ns)   --->   "%sub_ln63 = sub i17 0, i17 %sext_ln63_78" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 683 'sub' 'sub_ln63' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%p_302 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln63, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 684 'partselect' 'p_302' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln63_536 = sext i5 %p_302" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 685 'sext' 'sext_ln63_536' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 686 [1/1] (0.00ns)   --->   "%shl_ln63_62 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_8, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 686 'bitconcatenate' 'shl_ln63_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln63_533 = sext i20 %shl_ln63_62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 687 'sext' 'sext_ln63_533' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 688 [1/1] (0.89ns)   --->   "%sub_ln63_57 = sub i21 %sext_ln63_533, i21 %sext_ln63_93" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 688 'sub' 'sub_ln63_57' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 689 [1/1] (0.00ns)   --->   "%p_303 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_57, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 689 'partselect' 'p_303' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln63_538 = sext i9 %p_303" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 690 'sext' 'sext_ln63_538' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln63_63 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_9, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 691 'bitconcatenate' 'shl_ln63_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln63_535 = sext i19 %shl_ln63_63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 692 'sext' 'sext_ln63_535' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 693 [1/1] (0.88ns)   --->   "%sub_ln63_58 = sub i20 0, i20 %sext_ln63_535" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 693 'sub' 'sub_ln63_58' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.00ns)   --->   "%p_304 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_58, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 694 'partselect' 'p_304' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln63_539 = sext i8 %p_304" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 695 'sext' 'sext_ln63_539' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln64_133 = sext i13 %add_ln64_496" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 696 'sext' 'sext_ln64_133' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_497 = add i12 %sext_ln63_532, i12 %sext_ln63_536" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 697 'add' 'add_ln64_497' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 698 [1/1] (0.77ns)   --->   "%add_ln64_498 = add i10 %sext_ln63_539, i10 %sext_ln63_538" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 698 'add' 'add_ln64_498' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln64_134 = sext i10 %add_ln64_498" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 699 'sext' 'sext_ln64_134' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 700 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln64_499 = add i12 %sext_ln64_134, i12 %add_ln64_497" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 700 'add' 'add_ln64_499' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln64_135 = sext i12 %add_ln64_499" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 701 'sext' 'sext_ln64_135' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (0.82ns)   --->   "%add_ln64_500 = add i14 %sext_ln64_135, i14 %sext_ln64_133" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 702 'add' 'add_ln64_500' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln63_565 = sext i15 %p_327" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 703 'sext' 'sext_ln63_565' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln63_566 = sext i13 %p_328" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 704 'sext' 'sext_ln63_566' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (2.38ns)   --->   "%mul_ln63_255 = mul i25 %sext_ln63_88, i25 33554285" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 705 'mul' 'mul_ln63_255' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 706 [1/1] (0.00ns)   --->   "%p_330 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_255, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 706 'partselect' 'p_330' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln63_568 = sext i13 %p_330" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 707 'sext' 'sext_ln63_568' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 708 [1/1] (2.38ns)   --->   "%mul_ln63_256 = mul i28 %sext_ln63_99, i28 1078" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 708 'mul' 'mul_ln63_256' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%p_331 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_256, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 709 'partselect' 'p_331' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_537 = add i16 %sext_ln63_565, i16 %p_326" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 710 'add' 'add_ln64_537' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 711 [1/1] (0.82ns)   --->   "%add_ln64_538 = add i14 %sext_ln63_566, i14 %sext_ln63_568" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 711 'add' 'add_ln64_538' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln64_149 = sext i14 %add_ln64_538" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 712 'sext' 'sext_ln64_149' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_539 = add i15 %p_327, i15 %trunc_ln64_92" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 713 'add' 'add_ln64_539' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln64_150 = sext i14 %add_ln64_538" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 714 'sext' 'sext_ln64_150' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 715 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_540 = add i16 %sext_ln64_149, i16 %add_ln64_537" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 715 'add' 'add_ln64_540' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 716 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_542 = add i15 %sext_ln64_150, i15 %add_ln64_539" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 716 'add' 'add_ln64_542' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln64_93 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_256, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 717 'partselect' 'trunc_ln64_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 718 [1/1] (0.00ns)   --->   "%shl_ln63_67 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_4, i9 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 718 'bitconcatenate' 'shl_ln63_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln63_582 = sext i25 %shl_ln63_67" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 719 'sext' 'sext_ln63_582' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (0.94ns)   --->   "%add_ln63_14 = add i26 %sext_ln63_582, i26 %sext_ln63_50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 720 'add' 'add_ln63_14' <Predicate = (!icmp_ln48)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 721 [1/1] (0.00ns)   --->   "%p_353 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %add_ln63_14, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 721 'partselect' 'p_353' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln63_585 = sext i14 %p_353" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 722 'sext' 'sext_ln63_585' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln63_586 = sext i13 %p_354" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 723 'sext' 'sext_ln63_586' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln63_587 = sext i14 %p_355" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 724 'sext' 'sext_ln63_587' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 725 [1/1] (2.38ns)   --->   "%mul_ln63_280 = mul i24 %sext_ln63_82, i24 16777107" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 725 'mul' 'mul_ln63_280' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 726 [1/1] (0.00ns)   --->   "%p_356 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_280, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 726 'partselect' 'p_356' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 727 [1/1] (2.38ns)   --->   "%mul_ln63_281 = mul i27 %sext_ln63_87, i27 134217110" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 727 'mul' 'mul_ln63_281' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.00ns)   --->   "%p_357 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_281, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 728 'partselect' 'p_357' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln63_589 = sext i15 %p_357" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 729 'sext' 'sext_ln63_589' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 730 [1/1] (0.83ns)   --->   "%add_ln64_582 = add i15 %sext_ln63_586, i15 %sext_ln63_585" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 730 'add' 'add_ln64_582' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln64_161 = sext i15 %add_ln64_582" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 731 'sext' 'sext_ln64_161' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln64_162 = sext i14 %p_355" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 732 'sext' 'sext_ln64_162' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_583 = add i16 %sext_ln63_587, i16 %sext_ln63_589" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 733 'add' 'add_ln64_583' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_584 = add i15 %sext_ln64_162, i15 %p_357" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 734 'add' 'add_ln64_584' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 735 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_585 = add i16 %add_ln64_583, i16 %sext_ln64_161" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 735 'add' 'add_ln64_585' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 736 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_587 = add i15 %add_ln64_584, i15 %add_ln64_582" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 736 'add' 'add_ln64_587' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 737 [1/1] (0.88ns)   --->   "%sub_ln63_60 = sub i20 %sext_ln63_379, i20 %sext_ln63_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 737 'sub' 'sub_ln63_60' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 738 [1/1] (0.00ns)   --->   "%p_378 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_60, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 738 'partselect' 'p_378' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 739 [1/1] (0.00ns)   --->   "%p_458 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_8, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 739 'partselect' 'p_458' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 740 [1/1] (0.00ns)   --->   "%p_616 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_9, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 740 'partselect' 'p_616' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_134 = sub i21 0, i21 %sext_ln63_533" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 741 'sub' 'sub_ln63_134' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 742 [1/1] (0.00ns)   --->   "%shl_ln63_116 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_8, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 742 'bitconcatenate' 'shl_ln63_116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln63_958 = sext i17 %shl_ln63_116" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 743 'sext' 'sext_ln63_958' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 744 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_135 = sub i21 %sub_ln63_134, i21 %sext_ln63_958" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 744 'sub' 'sub_ln63_135' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 745 [1/1] (0.00ns)   --->   "%p_772 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_135, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 745 'partselect' 'p_772' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.25>
ST_7 : Operation 746 [1/1] (0.85ns)   --->   "%add_ln61_4 = add i16 %mul_ln61_2, i16 %zext_ln61_3" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 746 'add' 'add_ln61_4' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [1/1] (0.85ns)   --->   "%add_ln61_9 = add i16 %mul_ln61_1, i16 %zext_ln61_16" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 747 'add' 'add_ln61_9' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln61_21 = zext i16 %add_ln61_9" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 748 'zext' 'zext_ln61_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 749 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61_9, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 749 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 750 [1/1] (0.87ns)   --->   "%sub_ln61_4 = sub i18 %p_shl5, i18 %zext_ln61_21" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 750 'sub' 'sub_ln61_4' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln61_22 = zext i18 %sub_ln61_4" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 751 'zext' 'zext_ln61_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 752 [1/1] (0.00ns)   --->   "%padded_addr_13 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_22" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 752 'getelementptr' 'padded_addr_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 753 [1/1] (0.87ns)   --->   "%add_ln61_10 = add i18 %sub_ln61_4, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 753 'add' 'add_ln61_10' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln61_23 = zext i18 %add_ln61_10" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 754 'zext' 'zext_ln61_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 755 [1/1] (0.00ns)   --->   "%padded_addr_14 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_23" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 755 'getelementptr' 'padded_addr_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 756 [1/1] (0.85ns)   --->   "%add_ln61_12 = add i16 %mul_ln61_2, i16 %zext_ln61_16" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 756 'add' 'add_ln61_12' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 757 [1/1] (0.85ns)   --->   "%add_ln61_17 = add i16 %mul_ln61_1, i16 %zext_ln61_29" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 757 'add' 'add_ln61_17' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [1/1] (0.85ns)   --->   "%add_ln61_19 = add i16 %mul_ln61_2, i16 %zext_ln61_29" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 758 'add' 'add_ln61_19' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln63_76 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 759 'sext' 'sext_ln63_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln63_102 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 760 'sext' 'sext_ln63_102' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 761 [1/2] (1.23ns)   --->   "%a_10 = load i18 %padded_addr_10" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 761 'load' 'a_10' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln63_107 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 762 'sext' 'sext_ln63_107' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln63_108 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 763 'sext' 'sext_ln63_108' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln63_110 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 764 'sext' 'sext_ln63_110' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln63_111 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 765 'sext' 'sext_ln63_111' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln63_114 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 766 'sext' 'sext_ln63_114' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 767 [1/2] (1.23ns)   --->   "%a_11 = load i18 %padded_addr_11" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 767 'load' 'a_11' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_7 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln63_119 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 768 'sext' 'sext_ln63_119' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln63_121 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 769 'sext' 'sext_ln63_121' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln63_124 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 770 'sext' 'sext_ln63_124' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln63_125 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 771 'sext' 'sext_ln63_125' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln63_126 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 772 'sext' 'sext_ln63_126' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 773 [1/1] (2.38ns)   --->   "%mul_ln63_6 = mul i22 %sext_ln63_126, i22 4194277" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 773 'mul' 'mul_ln63_6' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 774 [1/1] (0.00ns)   --->   "%p_11 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_6, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 774 'partselect' 'p_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 775 [2/2] (1.23ns)   --->   "%a_12 = load i18 %padded_addr_13" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 775 'load' 'a_12' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_7 : Operation 776 [2/2] (1.23ns)   --->   "%a_13 = load i18 %padded_addr_14" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 776 'load' 'a_13' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_7 : Operation 777 [1/1] (2.38ns)   --->   "%mul_ln63_24 = mul i28 %sext_ln63_107, i28 1718" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 777 'mul' 'mul_ln63_24' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 778 [1/1] (0.00ns)   --->   "%p_37 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_24, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 778 'partselect' 'p_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 779 [1/1] (2.38ns)   --->   "%mul_ln63_25 = mul i26 %sext_ln63_125, i26 383" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 779 'mul' 'mul_ln63_25' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 780 [1/1] (0.00ns)   --->   "%p_38 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_25, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 780 'partselect' 'p_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln64_8 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_24, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 781 'partselect' 'trunc_ln64_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 782 [1/1] (0.85ns)   --->   "%add_ln64_60 = add i16 %p_37, i16 %p_36" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 782 'add' 'add_ln64_60' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [1/1] (0.84ns)   --->   "%add_ln64_61 = add i15 %trunc_ln64_8, i15 %trunc_ln64_7" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 783 'add' 'add_ln64_61' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 784 [1/1] (2.38ns)   --->   "%mul_ln63_47 = mul i28 %sext_ln63_107, i28 268432677" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 784 'mul' 'mul_ln63_47' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 785 [1/1] (0.00ns)   --->   "%p_64 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_47, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 785 'partselect' 'p_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 786 [1/1] (2.38ns)   --->   "%mul_ln63_48 = mul i27 %sext_ln63_124, i27 134217048" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 786 'mul' 'mul_ln63_48' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 787 [1/1] (0.00ns)   --->   "%p_65 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_48, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 787 'partselect' 'p_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln64_21 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_47, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 788 'partselect' 'trunc_ln64_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 789 [1/1] (0.85ns)   --->   "%add_ln64_110 = add i16 %p_64, i16 %p_63" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 789 'add' 'add_ln64_110' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 790 [1/1] (0.84ns)   --->   "%add_ln64_111 = add i15 %trunc_ln64_21, i15 %trunc_ln64_20" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 790 'add' 'add_ln64_111' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 791 [1/1] (2.38ns)   --->   "%mul_ln63_72 = mul i26 %sext_ln63_114, i26 501" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 791 'mul' 'mul_ln63_72' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 792 [1/1] (0.00ns)   --->   "%p_91 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_72, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 792 'partselect' 'p_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 793 [1/1] (2.38ns)   --->   "%mul_ln63_73 = mul i27 %sext_ln63_124, i27 865" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 793 'mul' 'mul_ln63_73' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 794 [1/1] (0.00ns)   --->   "%p_92 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_73, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 794 'partselect' 'p_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 795 [1/1] (2.38ns)   --->   "%mul_ln63_120 = mul i26 %sext_ln63_114, i26 67108488" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 795 'mul' 'mul_ln63_120' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 796 [1/1] (0.00ns)   --->   "%p_145 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_120, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 796 'partselect' 'p_145' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln63_374 = sext i14 %p_145" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 797 'sext' 'sext_ln63_374' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 798 [1/1] (2.38ns)   --->   "%mul_ln63_121 = mul i26 %sext_ln63_125, i26 67108525" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 798 'mul' 'mul_ln63_121' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 799 [1/1] (0.00ns)   --->   "%p_146 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_121, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 799 'partselect' 'p_146' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln64_62 = sext i14 %p_145" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 800 'sext' 'sext_ln64_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 801 [1/1] (0.85ns)   --->   "%add_ln64_250 = add i16 %sext_ln63_374, i16 %p_144" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 801 'add' 'add_ln64_250' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 802 [1/1] (0.84ns)   --->   "%add_ln64_251 = add i15 %sext_ln64_62, i15 %trunc_ln64_51" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 802 'add' 'add_ln64_251' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 803 [1/1] (0.00ns)   --->   "%shl_ln63_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_7, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 803 'bitconcatenate' 'shl_ln63_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln63_388 = sext i22 %shl_ln63_32" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 804 'sext' 'sext_ln63_388' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln63_33 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_7, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 805 'bitconcatenate' 'shl_ln63_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln63_389 = sext i19 %shl_ln63_33" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 806 'sext' 'sext_ln63_389' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln63_390 = sext i19 %shl_ln63_33" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 807 'sext' 'sext_ln63_390' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 808 [1/1] (0.91ns)   --->   "%sub_ln63_31 = sub i23 %sext_ln63_388, i23 %sext_ln63_390" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 808 'sub' 'sub_ln63_31' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 809 [1/1] (0.00ns)   --->   "%p_169 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_31, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 809 'partselect' 'p_169' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln63_392 = sext i11 %p_169" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 810 'sext' 'sext_ln63_392' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 811 [1/1] (2.38ns)   --->   "%mul_ln63_143 = mul i28 %sext_ln63_107, i28 2802" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 811 'mul' 'mul_ln63_143' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 812 [1/1] (0.00ns)   --->   "%p_172 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_143, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 812 'partselect' 'p_172' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 813 [1/1] (2.38ns)   --->   "%mul_ln63_144 = mul i27 %sext_ln63_124, i27 724" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 813 'mul' 'mul_ln63_144' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 814 [1/1] (0.00ns)   --->   "%p_173 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_144, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 814 'partselect' 'p_173' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln64_56 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_143, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 815 'partselect' 'trunc_ln64_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_296 = add i16 %p_172, i16 %p_171" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 816 'add' 'add_ln64_296' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln64_76 = sext i11 %p_169" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 817 'sext' 'sext_ln64_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_297 = add i15 %trunc_ln64_56, i15 %trunc_ln64_55" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 818 'add' 'add_ln64_297' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 819 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_298 = add i16 %add_ln64_296, i16 %sext_ln63_392" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 819 'add' 'add_ln64_298' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 820 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_303 = add i15 %add_ln64_297, i15 %sext_ln64_76" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 820 'add' 'add_ln64_303' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln63_422 = sext i14 %p_195" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 821 'sext' 'sext_ln63_422' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 822 [1/1] (0.00ns)   --->   "%shl_ln63_39 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_9, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 822 'bitconcatenate' 'shl_ln63_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln63_424 = sext i20 %shl_ln63_39" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 823 'sext' 'sext_ln63_424' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_35 = sub i21 0, i21 %sext_ln63_424" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 824 'sub' 'sub_ln63_35' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 825 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_36 = sub i21 %sub_ln63_35, i21 %sext_ln63_102" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 825 'sub' 'sub_ln63_36' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 826 [1/1] (0.00ns)   --->   "%p_197 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_36, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 826 'partselect' 'p_197' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln63_425 = sext i9 %p_197" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 827 'sext' 'sext_ln63_425' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 828 [1/1] (2.38ns)   --->   "%mul_ln63_163 = mul i24 %sext_ln63_111, i24 76" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 828 'mul' 'mul_ln63_163' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 829 [1/1] (0.00ns)   --->   "%p_198 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_163, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 829 'partselect' 'p_198' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln63_426 = sext i12 %p_198" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 830 'sext' 'sext_ln63_426' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 831 [1/1] (0.80ns)   --->   "%add_ln64_339 = add i13 %sext_ln63_426, i13 %sext_ln63_425" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 831 'add' 'add_ln64_339' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln64_89 = sext i13 %add_ln64_339" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 832 'sext' 'sext_ln64_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 833 [1/1] (0.83ns)   --->   "%add_ln64_340 = add i15 %sext_ln64_89, i15 %sext_ln63_422" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 833 'add' 'add_ln64_340' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 834 [1/1] (2.38ns)   --->   "%mul_ln63_185 = mul i27 %sext_ln63_110, i27 134217145" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 834 'mul' 'mul_ln63_185' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 835 [1/1] (0.00ns)   --->   "%p_225 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_185, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 835 'partselect' 'p_225' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 836 [1/1] (2.38ns)   --->   "%mul_ln63_186 = mul i26 %sext_ln63_125, i26 67108406" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 836 'mul' 'mul_ln63_186' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 837 [1/1] (0.00ns)   --->   "%p_226 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_186, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 837 'partselect' 'p_226' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 838 [1/1] (2.38ns)   --->   "%mul_ln63_212 = mul i27 %sext_ln63_110, i27 675" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 838 'mul' 'mul_ln63_212' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 839 [1/1] (0.00ns)   --->   "%p_278 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_212, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 839 'partselect' 'p_278' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln63_520 = sext i15 %p_278" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 840 'sext' 'sext_ln63_520' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 841 [1/1] (2.38ns)   --->   "%mul_ln63_213 = mul i28 %sext_ln63_119, i28 268431961" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 841 'mul' 'mul_ln63_213' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 842 [1/1] (0.00ns)   --->   "%p_279 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_213, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 842 'partselect' 'p_279' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 843 [1/1] (0.85ns)   --->   "%add_ln64_458 = add i16 %sext_ln63_520, i16 %p_277" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 843 'add' 'add_ln64_458' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 844 [1/1] (0.84ns)   --->   "%add_ln64_459 = add i15 %p_278, i15 %trunc_ln64_84" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 844 'add' 'add_ln64_459' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln64_86 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_213, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 845 'partselect' 'trunc_ln64_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 846 [1/1] (2.38ns)   --->   "%mul_ln63_234 = mul i24 %sext_ln63_121, i24 16777146" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 846 'mul' 'mul_ln63_234' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 847 [1/1] (0.00ns)   --->   "%p_306 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_234, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 847 'partselect' 'p_306' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 848 [1/1] (2.38ns)   --->   "%mul_ln63_257 = mul i28 %sext_ln63_107, i28 2092" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 848 'mul' 'mul_ln63_257' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 849 [1/1] (0.00ns)   --->   "%p_332 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_257, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 849 'partselect' 'p_332' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 850 [1/1] (2.38ns)   --->   "%mul_ln63_258 = mul i27 %sext_ln63_124, i27 756" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 850 'mul' 'mul_ln63_258' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 851 [1/1] (0.00ns)   --->   "%p_333 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_258, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 851 'partselect' 'p_333' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln64_94 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_257, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 852 'partselect' 'trunc_ln64_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 853 [1/1] (0.85ns)   --->   "%add_ln64_544 = add i16 %p_332, i16 %p_331" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 853 'add' 'add_ln64_544' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 854 [1/1] (0.84ns)   --->   "%add_ln64_545 = add i15 %trunc_ln64_94, i15 %trunc_ln64_93" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 854 'add' 'add_ln64_545' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln63_588 = sext i12 %p_356" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 855 'sext' 'sext_ln63_588' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 856 [1/1] (2.38ns)   --->   "%mul_ln63_282 = mul i23 %sext_ln63_105, i23 49" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 856 'mul' 'mul_ln63_282' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 857 [1/1] (0.00ns)   --->   "%p_358 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_282, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 857 'partselect' 'p_358' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln63_590 = sext i11 %p_358" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 858 'sext' 'sext_ln63_590' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 859 [1/1] (2.38ns)   --->   "%mul_ln63_283 = mul i25 %sext_ln63_108, i25 33554199" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 859 'mul' 'mul_ln63_283' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 860 [1/1] (0.00ns)   --->   "%p_359 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_283, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 860 'partselect' 'p_359' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln63_591 = sext i13 %p_359" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 861 'sext' 'sext_ln63_591' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_589 = add i14 %sext_ln63_591, i14 %sext_ln63_590" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 862 'add' 'add_ln64_589' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 863 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln64_590 = add i14 %add_ln64_589, i14 %sext_ln63_588" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 863 'add' 'add_ln64_590' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 864 [1/1] (0.00ns)   --->   "%p_411 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_11, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 864 'partselect' 'p_411' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 865 [1/1] (0.88ns)   --->   "%sub_ln63_83 = sub i20 %sext_ln63_389, i20 %sext_ln63_76" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 865 'sub' 'sub_ln63_83' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 866 [1/1] (0.00ns)   --->   "%p_432 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_83, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 866 'partselect' 'p_432' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln63_728 = sext i4 %p_458" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 867 'sext' 'sext_ln63_728' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 868 [1/1] (0.00ns)   --->   "%p_461 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_11, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 868 'partselect' 'p_461' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln63_731 = sext i4 %p_461" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 869 'sext' 'sext_ln63_731' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 870 [1/1] (0.79ns)   --->   "%add_ln64_699 = add i5 %sext_ln63_728, i5 %sext_ln63_731" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 870 'add' 'add_ln64_699' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln64_236 = sext i5 %add_ln64_699" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 871 'sext' 'sext_ln64_236' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln64_237 = sext i5 %add_ln64_700" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 872 'sext' 'sext_ln64_237' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 873 [1/1] (0.78ns)   --->   "%add_ln64_701 = add i6 %sext_ln64_237, i6 %sext_ln64_236" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 873 'add' 'add_ln64_701' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.47>
ST_8 : Operation 874 [1/1] (0.87ns)   --->   "%add_ln61_11 = add i18 %sub_ln61_4, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 874 'add' 'add_ln61_11' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln61_24 = zext i18 %add_ln61_11" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 875 'zext' 'zext_ln61_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 876 [1/1] (0.00ns)   --->   "%padded_addr_15 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_24" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 876 'getelementptr' 'padded_addr_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln61_34 = zext i16 %add_ln61_17" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 877 'zext' 'zext_ln61_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 878 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61_17, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 878 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 879 [1/1] (0.87ns)   --->   "%sub_ln61_7 = sub i18 %p_shl8, i18 %zext_ln61_34" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 879 'sub' 'sub_ln61_7' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln61_35 = zext i18 %sub_ln61_7" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 880 'zext' 'zext_ln61_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 881 [1/1] (0.00ns)   --->   "%padded_addr_16 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_35" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 881 'getelementptr' 'padded_addr_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln63_106 = sext i11 %p_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 882 'sext' 'sext_ln63_106' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln63_109 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 883 'sext' 'sext_ln63_109' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 884 [1/2] (1.23ns)   --->   "%a_12 = load i18 %padded_addr_13" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 884 'load' 'a_12' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_8 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln63_132 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 885 'sext' 'sext_ln63_132' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln63_133 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 886 'sext' 'sext_ln63_133' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln63_134 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 887 'sext' 'sext_ln63_134' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln63_135 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 888 'sext' 'sext_ln63_135' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 889 [1/1] (2.38ns)   --->   "%mul_ln63_7 = mul i23 %sext_ln63_135, i23 8388558" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 889 'mul' 'mul_ln63_7' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 890 [1/1] (0.00ns)   --->   "%p_12 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_7, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 890 'partselect' 'p_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln63_136 = sext i11 %p_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 891 'sext' 'sext_ln63_136' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 892 [1/2] (1.23ns)   --->   "%a_13 = load i18 %padded_addr_14" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 892 'load' 'a_13' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_8 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln63_137 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 893 'sext' 'sext_ln63_137' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln63_141 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 894 'sext' 'sext_ln63_141' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln63_142 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 895 'sext' 'sext_ln63_142' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 896 [2/2] (1.23ns)   --->   "%a_14 = load i18 %padded_addr_15" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 896 'load' 'a_14' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_8 : Operation 897 [2/2] (1.23ns)   --->   "%a_15 = load i18 %padded_addr_16" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 897 'load' 'a_15' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_8 : Operation 898 [1/1] (0.79ns)   --->   "%add_ln64_19 = add i12 %sext_ln63_106, i12 %sext_ln63_136" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 898 'add' 'add_ln64_19' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 899 [1/1] (2.38ns)   --->   "%mul_ln63_26 = mul i28 %sext_ln63_134, i28 2781" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 899 'mul' 'mul_ln63_26' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 900 [1/1] (0.00ns)   --->   "%p_39 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_26, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 900 'partselect' 'p_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 901 [1/1] (2.38ns)   --->   "%mul_ln63_27 = mul i28 %sext_ln63_137, i28 5247" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 901 'mul' 'mul_ln63_27' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 902 [1/1] (0.00ns)   --->   "%p_40 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_27, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 902 'partselect' 'p_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_27, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 903 'partselect' 'trunc_ln64_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln64_9 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_26, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 904 'partselect' 'trunc_ln64_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 905 [1/1] (2.38ns)   --->   "%mul_ln63_49 = mul i28 %sext_ln63_134, i28 2571" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 905 'mul' 'mul_ln63_49' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 906 [1/1] (0.00ns)   --->   "%p_66 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_49, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 906 'partselect' 'p_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln64_22 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_49, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 907 'partselect' 'trunc_ln64_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 908 [1/1] (2.38ns)   --->   "%mul_ln63_74 = mul i28 %sext_ln63_134, i28 1666" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 908 'mul' 'mul_ln63_74' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 909 [1/1] (0.00ns)   --->   "%p_93 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_74, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 909 'partselect' 'p_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 910 [1/1] (2.38ns)   --->   "%mul_ln63_75 = mul i28 %sext_ln63_137, i28 4459" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 910 'mul' 'mul_ln63_75' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 911 [1/1] (0.00ns)   --->   "%p_94 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_75, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 911 'partselect' 'p_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln64_27 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_75, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 912 'partselect' 'trunc_ln64_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln64_31 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_74, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 913 'partselect' 'trunc_ln64_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 914 [1/1] (2.38ns)   --->   "%mul_ln63_97 = mul i25 %sext_ln63_133, i25 33554204" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 914 'mul' 'mul_ln63_97' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 915 [1/1] (0.00ns)   --->   "%p_120 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_97, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 915 'partselect' 'p_120' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 916 [1/1] (2.38ns)   --->   "%mul_ln63_98 = mul i26 %sext_ln63_142, i26 67108558" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 916 'mul' 'mul_ln63_98' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 917 [1/1] (0.00ns)   --->   "%p_121 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_98, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 917 'partselect' 'p_121' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 918 [1/1] (2.38ns)   --->   "%mul_ln63_122 = mul i28 %sext_ln63_134, i28 5226" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 918 'mul' 'mul_ln63_122' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 919 [1/1] (0.00ns)   --->   "%p_147 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_122, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 919 'partselect' 'p_147' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 920 [1/1] (2.38ns)   --->   "%mul_ln63_123 = mul i28 %sext_ln63_137, i28 268433490" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 920 'mul' 'mul_ln63_123' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 921 [1/1] (0.00ns)   --->   "%p_148 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_123, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 921 'partselect' 'p_148' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln64_38 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_123, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 922 'partselect' 'trunc_ln64_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln64_52 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_122, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 923 'partselect' 'trunc_ln64_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 924 [1/1] (2.38ns)   --->   "%mul_ln63_145 = mul i26 %sext_ln63_132, i26 67108491" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 924 'mul' 'mul_ln63_145' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 925 [1/1] (0.00ns)   --->   "%p_174 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_145, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 925 'partselect' 'p_174' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 926 [1/1] (2.38ns)   --->   "%mul_ln63_146 = mul i27 %sext_ln63_141, i27 134216871" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 926 'mul' 'mul_ln63_146' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 927 [1/1] (0.00ns)   --->   "%p_175 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_146, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 927 'partselect' 'p_175' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 928 [1/1] (2.38ns)   --->   "%mul_ln63_164 = mul i25 %sext_ln63_133, i25 225" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 928 'mul' 'mul_ln63_164' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 929 [1/1] (0.00ns)   --->   "%p_200 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_164, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 929 'partselect' 'p_200' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln63_463 = sext i15 %p_224" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 930 'sext' 'sext_ln63_463' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 931 [1/1] (2.38ns)   --->   "%mul_ln63_187 = mul i28 %sext_ln63_134, i28 2225" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 931 'mul' 'mul_ln63_187' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 932 [1/1] (0.00ns)   --->   "%p_227 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_187, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 932 'partselect' 'p_227' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 933 [1/1] (2.38ns)   --->   "%mul_ln63_188 = mul i28 %sext_ln63_137, i28 3477" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 933 'mul' 'mul_ln63_188' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 934 [1/1] (0.00ns)   --->   "%p_228 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_188, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 934 'partselect' 'p_228' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln64_64 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_188, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 935 'partselect' 'trunc_ln64_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln64_68 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_187, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 936 'partselect' 'trunc_ln64_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 937 [1/1] (0.85ns)   --->   "%add_ln64_380 = add i16 %sext_ln63_463, i16 %p_227" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 937 'add' 'add_ln64_380' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 938 [1/1] (0.84ns)   --->   "%add_ln64_381 = add i15 %p_224, i15 %trunc_ln64_68" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 938 'add' 'add_ln64_381' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 939 [1/1] (0.00ns)   --->   "%p_253 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_12, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 939 'partselect' 'p_253' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 940 [1/1] (2.38ns)   --->   "%mul_ln63_214 = mul i28 %sext_ln63_134, i28 268432267" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 940 'mul' 'mul_ln63_214' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 941 [1/1] (0.00ns)   --->   "%p_280 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_214, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 941 'partselect' 'p_280' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 942 [1/1] (2.38ns)   --->   "%mul_ln63_215 = mul i28 %sext_ln63_137, i28 2041" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 942 'mul' 'mul_ln63_215' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 943 [1/1] (0.00ns)   --->   "%p_281 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_215, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 943 'partselect' 'p_281' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln64_72 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_215, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 944 'partselect' 'trunc_ln64_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln64_87 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_214, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 945 'partselect' 'trunc_ln64_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_10, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 946 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln63_537 = sext i22 %tmp_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 947 'sext' 'sext_ln63_537' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 948 [1/1] (0.91ns)   --->   "%sub_ln63_147 = sub i23 %sext_ln63_109, i23 %sext_ln63_537" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 948 'sub' 'sub_ln63_147' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 949 [1/1] (0.00ns)   --->   "%p_305 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_147, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 949 'partselect' 'p_305' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln63_543 = sext i11 %p_305" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 950 'sext' 'sext_ln63_543' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln63_544 = sext i12 %p_306" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 951 'sext' 'sext_ln63_544' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 952 [1/1] (2.38ns)   --->   "%mul_ln63_235 = mul i26 %sext_ln63_142, i26 267" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 952 'mul' 'mul_ln63_235' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 953 [1/1] (0.00ns)   --->   "%p_308 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_235, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 953 'partselect' 'p_308' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln63_549 = sext i14 %p_308" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 954 'sext' 'sext_ln63_549' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_501 = add i15 %sext_ln63_543, i15 %sext_ln63_549" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 955 'add' 'add_ln64_501' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 956 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_502 = add i15 %add_ln64_501, i15 %sext_ln63_544" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 956 'add' 'add_ln64_502' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 957 [1/1] (2.38ns)   --->   "%mul_ln63_259 = mul i28 %sext_ln63_134, i28 1663" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 957 'mul' 'mul_ln63_259' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 958 [1/1] (0.00ns)   --->   "%p_334 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_259, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 958 'partselect' 'p_334' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 959 [1/1] (2.38ns)   --->   "%mul_ln63_260 = mul i28 %sext_ln63_137, i28 2911" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 959 'mul' 'mul_ln63_260' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 960 [1/1] (0.00ns)   --->   "%p_335 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_260, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 960 'partselect' 'p_335' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln64_89 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_260, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 961 'partselect' 'trunc_ln64_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln64_95 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_259, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 962 'partselect' 'trunc_ln64_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 963 [1/1] (2.38ns)   --->   "%mul_ln63_284 = mul i27 %sext_ln63_124, i27 134216898" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 963 'mul' 'mul_ln63_284' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 964 [1/1] (0.00ns)   --->   "%p_360 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_284, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 964 'partselect' 'p_360' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln63_663 = sext i5 %p_411" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 965 'sext' 'sext_ln63_663' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 966 [1/1] (0.00ns)   --->   "%p_413 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_13, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 966 'partselect' 'p_413' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln63_667 = sext i5 %p_413" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 967 'sext' 'sext_ln63_667' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 968 [1/1] (0.78ns)   --->   "%add_ln64_650 = add i6 %sext_ln63_663, i6 %sext_ln63_667" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 968 'add' 'add_ln64_650' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.47>
ST_9 : Operation 969 [1/1] (0.00ns)   --->   "%or_ln61_4 = or i18 %sub_ln61_7, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 969 'or' 'or_ln61_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln61_36 = zext i18 %or_ln61_4" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 970 'zext' 'zext_ln61_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 971 [1/1] (0.00ns)   --->   "%padded_addr_17 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_36" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 971 'getelementptr' 'padded_addr_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 972 [1/1] (0.87ns)   --->   "%add_ln61_18 = add i18 %sub_ln61_7, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 972 'add' 'add_ln61_18' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln61_37 = zext i18 %add_ln61_18" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 973 'zext' 'zext_ln61_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 974 [1/1] (0.00ns)   --->   "%padded_addr_18 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_37" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 974 'getelementptr' 'padded_addr_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 975 [1/2] (1.23ns)   --->   "%a_14 = load i18 %padded_addr_15" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 975 'load' 'a_14' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_9 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln63_147 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 976 'sext' 'sext_ln63_147' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln63_151 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 977 'sext' 'sext_ln63_151' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln63_152 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 978 'sext' 'sext_ln63_152' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln63_153 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 979 'sext' 'sext_ln63_153' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln63_154 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 980 'sext' 'sext_ln63_154' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln63_155 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 981 'sext' 'sext_ln63_155' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 982 [1/1] (2.38ns)   --->   "%mul_ln63_8 = mul i23 %sext_ln63_155, i23 8388549" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 982 'mul' 'mul_ln63_8' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 983 [1/1] (0.00ns)   --->   "%p_14 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_8, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 983 'partselect' 'p_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 984 [1/2] (1.23ns)   --->   "%a_15 = load i18 %padded_addr_16" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 984 'load' 'a_15' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_9 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln63_157 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 985 'sext' 'sext_ln63_157' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln63_160 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 986 'sext' 'sext_ln63_160' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln63_161 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 987 'sext' 'sext_ln63_161' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln63_162 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 988 'sext' 'sext_ln63_162' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 989 [1/1] (0.00ns)   --->   "%p_15 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_15, i32 9, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 989 'partselect' 'p_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 990 [2/2] (1.23ns)   --->   "%a_16 = load i18 %padded_addr_17" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 990 'load' 'a_16' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_9 : Operation 991 [2/2] (1.23ns)   --->   "%a_17 = load i18 %padded_addr_18" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 991 'load' 'a_17' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_9 : Operation 992 [1/1] (2.38ns)   --->   "%mul_ln63_28 = mul i28 %sext_ln63_147, i28 1295" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 992 'mul' 'mul_ln63_28' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 993 [1/1] (0.00ns)   --->   "%p_41 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_28, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 993 'partselect' 'p_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 994 [1/1] (2.38ns)   --->   "%mul_ln63_29 = mul i26 %sext_ln63_162, i26 353" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 994 'mul' 'mul_ln63_29' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 995 [1/1] (0.00ns)   --->   "%p_42 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_29, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 995 'partselect' 'p_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln64_4 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_28, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 996 'partselect' 'trunc_ln64_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 997 [1/1] (2.38ns)   --->   "%mul_ln63_50 = mul i28 %sext_ln63_147, i28 1358" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 997 'mul' 'mul_ln63_50' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 998 [1/1] (0.00ns)   --->   "%p_68 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_50, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 998 'partselect' 'p_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 999 [1/1] (2.38ns)   --->   "%mul_ln63_51 = mul i28 %sext_ln63_157, i28 268434372" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 999 'mul' 'mul_ln63_51' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1000 [1/1] (0.00ns)   --->   "%p_69 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_51, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1000 'partselect' 'p_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln64_15 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_50, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1001 'partselect' 'trunc_ln64_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln64_16 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_51, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1002 'partselect' 'trunc_ln64_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1003 [1/1] (2.38ns)   --->   "%mul_ln63_76 = mul i27 %sext_ln63_154, i27 899" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1003 'mul' 'mul_ln63_76' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1004 [1/1] (0.00ns)   --->   "%p_95 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_76, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1004 'partselect' 'p_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1005 [1/1] (2.38ns)   --->   "%mul_ln63_77 = mul i28 %sext_ln63_157, i28 268432960" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1005 'mul' 'mul_ln63_77' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1006 [1/1] (0.00ns)   --->   "%p_96 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_77, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1006 'partselect' 'p_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln64_29 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_77, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1007 'partselect' 'trunc_ln64_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1008 [1/1] (2.38ns)   --->   "%mul_ln63_99 = mul i24 %sext_ln63_153, i24 16777111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1008 'mul' 'mul_ln63_99' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1009 [1/1] (0.00ns)   --->   "%p_122 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_99, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1009 'partselect' 'p_122' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1010 [1/1] (2.38ns)   --->   "%mul_ln63_100 = mul i25 %sext_ln63_161, i25 33554257" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1010 'mul' 'mul_ln63_100' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1011 [1/1] (0.00ns)   --->   "%p_123 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_100, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1011 'partselect' 'p_123' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1012 [1/1] (2.38ns)   --->   "%mul_ln63_124 = mul i28 %sext_ln63_147, i28 268432216" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1012 'mul' 'mul_ln63_124' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1013 [1/1] (0.00ns)   --->   "%p_149 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_124, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1013 'partselect' 'p_149' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1014 [1/1] (2.38ns)   --->   "%mul_ln63_125 = mul i28 %sext_ln63_157, i28 1977" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1014 'mul' 'mul_ln63_125' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1015 [1/1] (0.00ns)   --->   "%p_150 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_125, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1015 'partselect' 'p_150' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln64_41 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_124, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1016 'partselect' 'trunc_ln64_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln64_42 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_125, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1017 'partselect' 'trunc_ln64_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1018 [1/1] (2.38ns)   --->   "%mul_ln63_147 = mul i27 %sext_ln63_160, i27 134216968" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1018 'mul' 'mul_ln63_147' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1019 [1/1] (0.00ns)   --->   "%p_177 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_147, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1019 'partselect' 'p_177' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1020 [1/1] (2.38ns)   --->   "%mul_ln63_165 = mul i25 %sext_ln63_152, i25 207" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1020 'mul' 'mul_ln63_165' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1021 [1/1] (0.00ns)   --->   "%p_202 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_165, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1021 'partselect' 'p_202' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1022 [1/1] (2.38ns)   --->   "%mul_ln63_166 = mul i26 %sext_ln63_162, i26 443" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1022 'mul' 'mul_ln63_166' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1023 [1/1] (0.00ns)   --->   "%p_203 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_166, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1023 'partselect' 'p_203' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1024 [1/1] (2.38ns)   --->   "%mul_ln63_189 = mul i28 %sext_ln63_147, i28 1293" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1024 'mul' 'mul_ln63_189' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1025 [1/1] (0.00ns)   --->   "%p_229 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_189, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1025 'partselect' 'p_229' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1026 [1/1] (2.38ns)   --->   "%mul_ln63_190 = mul i28 %sext_ln63_157, i28 268433767" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1026 'mul' 'mul_ln63_190' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1027 [1/1] (0.00ns)   --->   "%p_230 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_190, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1027 'partselect' 'p_230' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln64_63 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_190, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1028 'partselect' 'trunc_ln64_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1029 [1/1] (0.85ns)   --->   "%add_ln64_354 = add i16 %p_228, i16 %p_230" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1029 'add' 'add_ln64_354' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1030 [1/1] (0.84ns)   --->   "%add_ln64_356 = add i15 %trunc_ln64_64, i15 %trunc_ln64_63" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1030 'add' 'add_ln64_356' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln64_67 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_189, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1031 'partselect' 'trunc_ln64_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1032 [1/1] (2.38ns)   --->   "%mul_ln63_201 = mul i21 %sext_ln63_151, i21 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1032 'mul' 'mul_ln63_201' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1033 [1/1] (0.00ns)   --->   "%p_255 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_201, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1033 'partselect' 'p_255' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1034 [1/1] (2.38ns)   --->   "%mul_ln63_216 = mul i28 %sext_ln63_147, i28 268431183" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1034 'mul' 'mul_ln63_216' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1035 [1/1] (0.00ns)   --->   "%p_282 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_216, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1035 'partselect' 'p_282' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1036 [1/1] (2.38ns)   --->   "%mul_ln63_217 = mul i28 %sext_ln63_157, i28 268434027" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1036 'mul' 'mul_ln63_217' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1037 [1/1] (0.00ns)   --->   "%p_283 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_217, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1037 'partselect' 'p_283' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln64_74 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_216, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1038 'partselect' 'trunc_ln64_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln64_75 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_217, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1039 'partselect' 'trunc_ln64_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1040 [1/1] (2.38ns)   --->   "%mul_ln63_236 = mul i24 %sext_ln63_153, i24 103" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1040 'mul' 'mul_ln63_236' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1041 [1/1] (0.00ns)   --->   "%p_309 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_236, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1041 'partselect' 'p_309' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1042 [1/1] (2.38ns)   --->   "%mul_ln63_261 = mul i27 %sext_ln63_154, i27 708" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1042 'mul' 'mul_ln63_261' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1043 [1/1] (0.00ns)   --->   "%p_336 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_261, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1043 'partselect' 'p_336' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln63_615 = sext i8 %p_381" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1044 'sext' 'sext_ln63_615' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1045 [1/1] (0.00ns)   --->   "%p_388 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_15, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1045 'partselect' 'p_388' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln63_627 = sext i4 %p_388" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1046 'sext' 'sext_ln63_627' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 1047 [1/1] (0.76ns)   --->   "%add_ln64_624 = add i9 %sext_ln63_615, i9 %sext_ln63_627" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1047 'add' 'add_ln64_624' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.47>
ST_10 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln61_12 = zext i16 %add_ln61_4" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1048 'zext' 'zext_ln61_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1049 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61_4, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1049 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1050 [1/1] (0.87ns)   --->   "%sub_ln61_2 = sub i18 %p_shl3, i18 %zext_ln61_12" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1050 'sub' 'sub_ln61_2' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln61_13 = zext i18 %sub_ln61_2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1051 'zext' 'zext_ln61_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1052 [1/1] (0.00ns)   --->   "%padded_addr_12 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_13" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1052 'getelementptr' 'padded_addr_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1053 [1/1] (0.00ns)   --->   "%or_ln61_2 = or i18 %sub_ln61_2, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1053 'or' 'or_ln61_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln61_14 = zext i18 %or_ln61_2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1054 'zext' 'zext_ln61_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1055 [1/1] (0.00ns)   --->   "%padded_addr_19 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_14" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1055 'getelementptr' 'padded_addr_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1056 [1/2] (1.23ns)   --->   "%a_16 = load i18 %padded_addr_17" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1056 'load' 'a_16' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_10 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln63_164 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1057 'sext' 'sext_ln63_164' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln63_168 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1058 'sext' 'sext_ln63_168' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln63_169 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1059 'sext' 'sext_ln63_169' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln63_170 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1060 'sext' 'sext_ln63_170' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1061 [1/2] (1.23ns)   --->   "%a_17 = load i18 %padded_addr_18" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1061 'load' 'a_17' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_10 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln63_178 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1062 'sext' 'sext_ln63_178' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln63_179 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1063 'sext' 'sext_ln63_179' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln63_180 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1064 'sext' 'sext_ln63_180' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln63_181 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1065 'sext' 'sext_ln63_181' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln63_182 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1066 'sext' 'sext_ln63_182' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1067 [2/2] (1.23ns)   --->   "%a_18 = load i18 %padded_addr_12" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1067 'load' 'a_18' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_10 : Operation 1068 [2/2] (1.23ns)   --->   "%a_19 = load i18 %padded_addr_19" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1068 'load' 'a_19' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_10 : Operation 1069 [1/1] (2.38ns)   --->   "%mul_ln63_30 = mul i27 %sext_ln63_170, i27 621" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1069 'mul' 'mul_ln63_30' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1070 [1/1] (0.00ns)   --->   "%p_43 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_30, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1070 'partselect' 'p_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1071 [1/1] (2.38ns)   --->   "%mul_ln63_31 = mul i24 %sext_ln63_182, i24 16777145" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1071 'mul' 'mul_ln63_31' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1072 [1/1] (0.00ns)   --->   "%p_44 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_31, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1072 'partselect' 'p_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln63_285 = sext i12 %p_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1073 'sext' 'sext_ln63_285' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln64_23 = sext i12 %p_44" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1074 'sext' 'sext_ln64_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1075 [1/1] (0.85ns)   --->   "%add_ln64_38 = add i16 %p_41, i16 %sext_ln63_285" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1075 'add' 'add_ln64_38' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1076 [1/1] (0.84ns)   --->   "%add_ln64_39 = add i15 %trunc_ln64_4, i15 %sext_ln64_23" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1076 'add' 'add_ln64_39' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1077 [1/1] (2.38ns)   --->   "%mul_ln63_52 = mul i28 %sext_ln63_164, i28 268433639" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1077 'mul' 'mul_ln63_52' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1078 [1/1] (0.00ns)   --->   "%p_70 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_52, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1078 'partselect' 'p_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1079 [1/1] (2.38ns)   --->   "%mul_ln63_53 = mul i27 %sext_ln63_181, i27 134217122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1079 'mul' 'mul_ln63_53' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1080 [1/1] (0.00ns)   --->   "%p_71 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_53, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1080 'partselect' 'p_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln63_312 = sext i15 %p_71" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1081 'sext' 'sext_ln63_312' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1082 [1/1] (0.85ns)   --->   "%add_ln64_87 = add i16 %p_68, i16 %sext_ln63_312" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1082 'add' 'add_ln64_87' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1083 [1/1] (0.84ns)   --->   "%add_ln64_88 = add i15 %trunc_ln64_15, i15 %p_71" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1083 'add' 'add_ln64_88' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln64_18 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_52, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1084 'partselect' 'trunc_ln64_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1085 [1/1] (2.38ns)   --->   "%mul_ln63_78 = mul i28 %sext_ln63_164, i28 268429718" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1085 'mul' 'mul_ln63_78' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1086 [1/1] (0.00ns)   --->   "%p_97 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_78, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1086 'partselect' 'p_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1087 [1/1] (2.38ns)   --->   "%mul_ln63_79 = mul i27 %sext_ln63_181, i27 134217025" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1087 'mul' 'mul_ln63_79' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1088 [1/1] (0.00ns)   --->   "%p_98 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_79, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1088 'partselect' 'p_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln64_30 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_78, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1089 'partselect' 'trunc_ln64_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln63_352 = sext i12 %p_122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1090 'sext' 'sext_ln63_352' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1091 [1/1] (2.38ns)   --->   "%mul_ln63_101 = mul i26 %sext_ln63_169, i26 67108477" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1091 'mul' 'mul_ln63_101' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1092 [1/1] (0.00ns)   --->   "%p_124 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_101, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1092 'partselect' 'p_124' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln63_354 = sext i14 %p_124" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1093 'sext' 'sext_ln63_354' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1094 [1/1] (2.38ns)   --->   "%mul_ln63_102 = mul i25 %sext_ln63_180, i25 33554268" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1094 'mul' 'mul_ln63_102' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1095 [1/1] (0.00ns)   --->   "%p_125 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_102, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1095 'partselect' 'p_125' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1096 [1/1] (0.83ns)   --->   "%add_ln64_183 = add i15 %sext_ln63_352, i15 %sext_ln63_354" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1096 'add' 'add_ln64_183' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1097 [1/1] (2.38ns)   --->   "%mul_ln63_126 = mul i28 %sext_ln63_164, i28 268434117" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1097 'mul' 'mul_ln63_126' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1098 [1/1] (0.00ns)   --->   "%p_151 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_126, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1098 'partselect' 'p_151' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1099 [1/1] (2.38ns)   --->   "%mul_ln63_127 = mul i28 %sext_ln63_179, i28 268434232" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1099 'mul' 'mul_ln63_127' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1100 [1/1] (0.00ns)   --->   "%p_152 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_127, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1100 'partselect' 'p_152' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln64_40 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_127, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1101 'partselect' 'trunc_ln64_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1102 [1/1] (0.85ns)   --->   "%add_ln64_225 = add i16 %p_149, i16 %p_152" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1102 'add' 'add_ln64_225' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1103 [1/1] (0.84ns)   --->   "%add_ln64_226 = add i15 %trunc_ln64_41, i15 %trunc_ln64_40" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1103 'add' 'add_ln64_226' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln64_43 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_126, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1104 'partselect' 'trunc_ln64_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1105 [1/1] (2.38ns)   --->   "%mul_ln63_148 = mul i28 %sext_ln63_164, i28 268433913" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1105 'mul' 'mul_ln63_148' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1106 [1/1] (0.00ns)   --->   "%p_178 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_148, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1106 'partselect' 'p_178' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1107 [1/1] (2.38ns)   --->   "%mul_ln63_149 = mul i27 %sext_ln63_181, i27 134217064" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1107 'mul' 'mul_ln63_149' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1108 [1/1] (0.00ns)   --->   "%p_179 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_149, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1108 'partselect' 'p_179' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln64_54 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_148, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1109 'partselect' 'trunc_ln64_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln63_434 = sext i13 %p_202" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1110 'sext' 'sext_ln63_434' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1111 [1/1] (2.38ns)   --->   "%mul_ln63_167 = mul i27 %sext_ln63_170, i27 737" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1111 'mul' 'mul_ln63_167' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1112 [1/1] (0.00ns)   --->   "%p_204 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_167, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1112 'partselect' 'p_204' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1113 [1/1] (2.38ns)   --->   "%mul_ln63_168 = mul i26 %sext_ln63_178, i26 410" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1113 'mul' 'mul_ln63_168' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1114 [1/1] (0.00ns)   --->   "%p_205 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_168, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1114 'partselect' 'p_205' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln63_441 = sext i14 %p_205" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1115 'sext' 'sext_ln63_441' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1116 [1/1] (0.83ns)   --->   "%add_ln64_321 = add i15 %sext_ln63_434, i15 %sext_ln63_441" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1116 'add' 'add_ln64_321' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1117 [1/1] (2.38ns)   --->   "%mul_ln63_191 = mul i28 %sext_ln63_164, i28 268432422" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1117 'mul' 'mul_ln63_191' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1118 [1/1] (0.00ns)   --->   "%p_231 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_191, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1118 'partselect' 'p_231' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1119 [1/1] (2.38ns)   --->   "%mul_ln63_192 = mul i28 %sext_ln63_179, i28 268434350" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1119 'mul' 'mul_ln63_192' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1120 [1/1] (0.00ns)   --->   "%p_232 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_192, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1120 'partselect' 'p_232' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln64_65 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_191, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1121 'partselect' 'trunc_ln64_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln64_66 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_192, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1122 'partselect' 'trunc_ln64_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1123 [1/1] (0.85ns)   --->   "%add_ln64_361 = add i16 %p_232, i16 %p_231" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1123 'add' 'add_ln64_361' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1124 [1/1] (0.84ns)   --->   "%add_ln64_362 = add i15 %trunc_ln64_66, i15 %trunc_ln64_65" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1124 'add' 'add_ln64_362' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1125 [1/1] (2.38ns)   --->   "%mul_ln63_218 = mul i28 %sext_ln63_164, i28 3270" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1125 'mul' 'mul_ln63_218' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1126 [1/1] (0.00ns)   --->   "%p_284 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_218, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1126 'partselect' 'p_284' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1127 [1/1] (2.38ns)   --->   "%mul_ln63_219 = mul i28 %sext_ln63_179, i28 268430850" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1127 'mul' 'mul_ln63_219' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1128 [1/1] (0.00ns)   --->   "%p_285 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_219, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1128 'partselect' 'p_285' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln64_73 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_219, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1129 'partselect' 'trunc_ln64_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1130 [1/1] (0.85ns)   --->   "%add_ln64_433 = add i16 %p_282, i16 %p_285" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1130 'add' 'add_ln64_433' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1131 [1/1] (0.84ns)   --->   "%add_ln64_434 = add i15 %trunc_ln64_74, i15 %trunc_ln64_73" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1131 'add' 'add_ln64_434' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln64_77 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_218, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1132 'partselect' 'trunc_ln64_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln63_550 = sext i12 %p_309" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1133 'sext' 'sext_ln63_550' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1134 [1/1] (2.38ns)   --->   "%mul_ln63_237 = mul i24 %sext_ln63_168, i24 16777130" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1134 'mul' 'mul_ln63_237' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1135 [1/1] (0.00ns)   --->   "%p_311 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_237, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1135 'partselect' 'p_311' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln63_552 = sext i12 %p_311" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1136 'sext' 'sext_ln63_552' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1137 [1/1] (0.80ns)   --->   "%add_ln64_479 = add i13 %sext_ln63_550, i13 %sext_ln63_552" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1137 'add' 'add_ln64_479' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1138 [1/1] (2.38ns)   --->   "%mul_ln63_262 = mul i26 %sext_ln63_162, i26 479" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1138 'mul' 'mul_ln63_262' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1139 [1/1] (0.00ns)   --->   "%p_337 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_262, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1139 'partselect' 'p_337' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 1140 [1/1] (2.38ns)   --->   "%mul_ln63_263 = mul i27 %sext_ln63_170, i27 664" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1140 'mul' 'mul_ln63_263' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1141 [1/1] (0.00ns)   --->   "%p_338 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_263, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1141 'partselect' 'p_338' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 1142 [1/1] (0.87ns)   --->   "%add_ln61_5 = add i18 %sub_ln61_2, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1142 'add' 'add_ln61_5' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln61_15 = zext i18 %add_ln61_5" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1143 'zext' 'zext_ln61_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1144 [1/1] (0.00ns)   --->   "%padded_addr_20 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_15" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1144 'getelementptr' 'padded_addr_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i16 %a" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1145 'sext' 'sext_ln63_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1146 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1146 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln63_7 = sext i20 %shl_ln1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1147 'sext' 'sext_ln63_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1148 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1148 'bitconcatenate' 'shl_ln63_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln63_8 = sext i17 %shl_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1149 'sext' 'sext_ln63_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln63_9 = sext i17 %shl_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1150 'sext' 'sext_ln63_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1151 [1/1] (0.89ns)   --->   "%add_ln63 = add i21 %sext_ln63_7, i21 %sext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1151 'add' 'add_ln63' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1152 [1/1] (0.00ns)   --->   "%p = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln63, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1152 'partselect' 'p' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln63_10 = sext i9 %p" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1153 'sext' 'sext_ln63_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln63_19 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1154 'sext' 'sext_ln63_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln63_32 = sext i11 %p_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1155 'sext' 'sext_ln63_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln61_25 = zext i16 %add_ln61_12" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1156 'zext' 'zext_ln61_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1157 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61_12, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1157 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1158 [1/1] (0.87ns)   --->   "%sub_ln61_5 = sub i18 %p_shl6, i18 %zext_ln61_25" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1158 'sub' 'sub_ln61_5' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln61_26 = zext i18 %sub_ln61_5" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1159 'zext' 'zext_ln61_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1160 [1/1] (0.00ns)   --->   "%padded_addr_21 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_26" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1160 'getelementptr' 'padded_addr_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln63_177 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1161 'sext' 'sext_ln63_177' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1162 [1/2] (1.23ns)   --->   "%a_18 = load i18 %padded_addr_12" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1162 'load' 'a_18' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_11 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln63_186 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1163 'sext' 'sext_ln63_186' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln63_188 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1164 'sext' 'sext_ln63_188' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln63_190 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1165 'sext' 'sext_ln63_190' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln63_191 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1166 'sext' 'sext_ln63_191' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln63_192 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1167 'sext' 'sext_ln63_192' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln63_193 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1168 'sext' 'sext_ln63_193' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1169 [1/1] (0.00ns)   --->   "%shl_ln63_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_18, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1169 'bitconcatenate' 'shl_ln63_s' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln63_194 = sext i19 %shl_ln63_s" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1170 'sext' 'sext_ln63_194' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1171 [1/1] (0.88ns)   --->   "%add_ln63_2 = add i20 %sext_ln63_194, i20 %sext_ln63_193" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1171 'add' 'add_ln63_2' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1172 [1/1] (0.00ns)   --->   "%p_18 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_2, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1172 'partselect' 'p_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1173 [1/2] (1.23ns)   --->   "%a_19 = load i18 %padded_addr_19" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1173 'load' 'a_19' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_11 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln63_196 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1174 'sext' 'sext_ln63_196' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln63_200 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1175 'sext' 'sext_ln63_200' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln63_201 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1176 'sext' 'sext_ln63_201' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln63_202 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1177 'sext' 'sext_ln63_202' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln63_203 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1178 'sext' 'sext_ln63_203' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1179 [1/1] (2.38ns)   --->   "%mul_ln63_9 = mul i21 %sext_ln63_203, i21 13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1179 'mul' 'mul_ln63_9' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1180 [1/1] (0.00ns)   --->   "%p_19 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_9, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1180 'partselect' 'p_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1181 [2/2] (1.23ns)   --->   "%a_20 = load i18 %padded_addr_20" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1181 'load' 'a_20' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_11 : Operation 1182 [2/2] (1.23ns)   --->   "%a_21 = load i18 %padded_addr_21" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1182 'load' 'a_21' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_11 : Operation 1183 [1/1] (0.79ns)   --->   "%add_ln64_9 = add i12 %sext_ln63_10, i12 %sext_ln63_32" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1183 'add' 'add_ln64_9' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln63_273 = sext i14 %p_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1184 'sext' 'sext_ln63_273' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln63_283 = sext i14 %p_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1185 'sext' 'sext_ln63_283' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln63_284 = sext i15 %p_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1186 'sext' 'sext_ln63_284' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1187 [1/1] (2.38ns)   --->   "%mul_ln63_32 = mul i28 %sext_ln63_186, i28 268434255" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1187 'mul' 'mul_ln63_32' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1188 [1/1] (0.00ns)   --->   "%p_45 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_32, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1188 'partselect' 'p_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1189 [1/1] (2.38ns)   --->   "%mul_ln63_33 = mul i28 %sext_ln63_196, i28 268432963" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1189 'mul' 'mul_ln63_33' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1190 [1/1] (0.00ns)   --->   "%p_46 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_33, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1190 'partselect' 'p_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln64_24 = sext i14 %p_42" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1191 'sext' 'sext_ln64_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_40 = add i16 %add_ln64_38, i16 %sext_ln63_283" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1192 'add' 'add_ln64_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln64_5 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_33, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1193 'partselect' 'trunc_ln64_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_41 = add i16 %sext_ln63_284, i16 %p_46" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1194 'add' 'add_ln64_41' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln64_25 = sext i14 %p_27" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1195 'sext' 'sext_ln64_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln64_6 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_32, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1196 'partselect' 'trunc_ln64_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1197 [1/1] (0.85ns)   --->   "%add_ln64_42 = add i16 %p_45, i16 %sext_ln63_273" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1197 'add' 'add_ln64_42' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_43 = add i15 %p_43, i15 %trunc_ln64_5" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1198 'add' 'add_ln64_43' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1199 [1/1] (0.84ns)   --->   "%add_ln64_44 = add i15 %trunc_ln64_6, i15 %sext_ln64_25" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1199 'add' 'add_ln64_44' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1200 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_45 = add i16 %add_ln64_42, i16 %add_ln64_41" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1200 'add' 'add_ln64_45' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_46 = add i15 %add_ln64_39, i15 %sext_ln64_24" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1201 'add' 'add_ln64_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1202 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_47 = add i15 %add_ln64_44, i15 %add_ln64_43" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1202 'add' 'add_ln64_47' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1203 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_48 = add i16 %add_ln64_45, i16 %add_ln64_40" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1203 'add' 'add_ln64_48' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1204 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_50 = add i15 %add_ln64_47, i15 %add_ln64_46" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1204 'add' 'add_ln64_50' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln63_291 = sext i14 %p_54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1205 'sext' 'sext_ln63_291' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1206 [1/1] (2.38ns)   --->   "%mul_ln63_54 = mul i28 %sext_ln63_186, i28 268433190" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1206 'mul' 'mul_ln63_54' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1207 [1/1] (0.00ns)   --->   "%p_72 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_54, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1207 'partselect' 'p_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1208 [1/1] (2.38ns)   --->   "%mul_ln63_55 = mul i28 %sext_ln63_196, i28 268431937" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1208 'mul' 'mul_ln63_55' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1209 [1/1] (0.00ns)   --->   "%p_73 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_55, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1209 'partselect' 'p_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_89 = add i16 %add_ln64_87, i16 %p_69" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1210 'add' 'add_ln64_89' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln64_17 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_55, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1211 'partselect' 'trunc_ln64_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_90 = add i16 %p_70, i16 %p_73" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1212 'add' 'add_ln64_90' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln64_32 = sext i14 %p_54" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1213 'sext' 'sext_ln64_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln64_19 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_54, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1214 'partselect' 'trunc_ln64_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1215 [1/1] (0.85ns)   --->   "%add_ln64_91 = add i16 %p_72, i16 %sext_ln63_291" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1215 'add' 'add_ln64_91' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_92 = add i15 %trunc_ln64_18, i15 %trunc_ln64_17" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1216 'add' 'add_ln64_92' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1217 [1/1] (0.84ns)   --->   "%add_ln64_93 = add i15 %trunc_ln64_19, i15 %sext_ln64_32" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1217 'add' 'add_ln64_93' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1218 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_94 = add i16 %add_ln64_91, i16 %add_ln64_90" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1218 'add' 'add_ln64_94' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_95 = add i15 %add_ln64_88, i15 %trunc_ln64_16" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1219 'add' 'add_ln64_95' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1220 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_96 = add i15 %add_ln64_93, i15 %add_ln64_92" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1220 'add' 'add_ln64_96' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1221 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_97 = add i16 %add_ln64_94, i16 %add_ln64_89" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1221 'add' 'add_ln64_97' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1222 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_99 = add i15 %add_ln64_96, i15 %add_ln64_95" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1222 'add' 'add_ln64_99' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln63_315 = sext i14 %p_81" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1223 'sext' 'sext_ln63_315' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln63_328 = sext i15 %p_95" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1224 'sext' 'sext_ln63_328' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln63_329 = sext i15 %p_98" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1225 'sext' 'sext_ln63_329' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1226 [1/1] (2.38ns)   --->   "%mul_ln63_80 = mul i27 %sext_ln63_192, i27 545" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1226 'mul' 'mul_ln63_80' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1227 [1/1] (0.00ns)   --->   "%p_99 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_80, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1227 'partselect' 'p_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln63_330 = sext i15 %p_99" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1228 'sext' 'sext_ln63_330' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1229 [1/1] (2.38ns)   --->   "%mul_ln63_81 = mul i27 %sext_ln63_202, i27 898" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1229 'mul' 'mul_ln63_81' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1230 [1/1] (0.00ns)   --->   "%p_100 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_81, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1230 'partselect' 'p_100' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln63_331 = sext i15 %p_100" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1231 'sext' 'sext_ln63_331' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1232 [1/1] (0.84ns)   --->   "%add_ln64_138 = add i16 %sext_ln63_328, i16 %sext_ln63_329" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1232 'add' 'add_ln64_138' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1233 [1/1] (0.84ns)   --->   "%add_ln64_139 = add i15 %p_95, i15 %p_98" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1233 'add' 'add_ln64_139' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_140 = add i16 %add_ln64_138, i16 %p_96" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1234 'add' 'add_ln64_140' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_141 = add i16 %p_97, i16 %sext_ln63_331" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1235 'add' 'add_ln64_141' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln64_39 = sext i14 %p_81" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1236 'sext' 'sext_ln64_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1237 [1/1] (0.84ns)   --->   "%add_ln64_142 = add i16 %sext_ln63_330, i16 %sext_ln63_315" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1237 'add' 'add_ln64_142' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_143 = add i15 %trunc_ln64_30, i15 %p_100" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1238 'add' 'add_ln64_143' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1239 [1/1] (0.84ns)   --->   "%add_ln64_144 = add i15 %p_99, i15 %sext_ln64_39" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1239 'add' 'add_ln64_144' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1240 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_145 = add i16 %add_ln64_142, i16 %add_ln64_141" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1240 'add' 'add_ln64_145' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_146 = add i15 %add_ln64_139, i15 %trunc_ln64_29" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1241 'add' 'add_ln64_146' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1242 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_147 = add i15 %add_ln64_144, i15 %add_ln64_143" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1242 'add' 'add_ln64_147' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1243 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_148 = add i16 %add_ln64_145, i16 %add_ln64_140" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1243 'add' 'add_ln64_148' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1244 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_150 = add i15 %add_ln64_147, i15 %add_ln64_146" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1244 'add' 'add_ln64_150' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln63_335 = sext i9 %p_110" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1245 'sext' 'sext_ln63_335' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln63_353 = sext i13 %p_123" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1246 'sext' 'sext_ln63_353' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln63_355 = sext i13 %p_125" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1247 'sext' 'sext_ln63_355' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1248 [1/1] (2.38ns)   --->   "%mul_ln63_103 = mul i24 %sext_ln63_191, i24 115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1248 'mul' 'mul_ln63_103' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1249 [1/1] (0.00ns)   --->   "%p_126 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_103, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1249 'partselect' 'p_126' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln63_356 = sext i12 %p_126" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1250 'sext' 'sext_ln63_356' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1251 [1/1] (2.38ns)   --->   "%mul_ln63_104 = mul i26 %sext_ln63_201, i26 265" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1251 'mul' 'mul_ln63_104' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1252 [1/1] (0.00ns)   --->   "%p_127 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_104, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1252 'partselect' 'p_127' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1253 [1/1] (0.82ns)   --->   "%add_ln64_188 = add i14 %sext_ln63_356, i14 %sext_ln63_355" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1253 'add' 'add_ln64_188' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln64_47 = sext i14 %add_ln64_188" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1254 'sext' 'sext_ln64_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1255 [1/1] (0.83ns)   --->   "%add_ln64_189 = add i15 %sext_ln64_47, i15 %sext_ln63_353" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1255 'add' 'add_ln64_189' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1256 [1/1] (2.38ns)   --->   "%mul_ln63_128 = mul i28 %sext_ln63_186, i28 268434190" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1256 'mul' 'mul_ln63_128' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1257 [1/1] (0.00ns)   --->   "%p_153 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_128, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1257 'partselect' 'p_153' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1258 [1/1] (2.38ns)   --->   "%mul_ln63_129 = mul i26 %sext_ln63_201, i26 67108445" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1258 'mul' 'mul_ln63_129' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1259 [1/1] (0.00ns)   --->   "%p_154 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_129, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1259 'partselect' 'p_154' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln63_376 = sext i14 %p_154" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1260 'sext' 'sext_ln63_376' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_227 = add i16 %add_ln64_225, i16 %p_150" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1261 'add' 'add_ln64_227' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln64_60 = sext i14 %p_154" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1262 'sext' 'sext_ln64_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_228 = add i16 %p_151, i16 %sext_ln63_376" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1263 'add' 'add_ln64_228' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln64_45 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_128, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1264 'partselect' 'trunc_ln64_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1265 [1/1] (0.85ns)   --->   "%add_ln64_229 = add i16 %p_153, i16 %p_135" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1265 'add' 'add_ln64_229' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_230 = add i15 %trunc_ln64_43, i15 %sext_ln64_60" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1266 'add' 'add_ln64_230' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1267 [1/1] (0.84ns)   --->   "%add_ln64_231 = add i15 %trunc_ln64_45, i15 %trunc_ln64_44" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1267 'add' 'add_ln64_231' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1268 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_232 = add i16 %add_ln64_229, i16 %add_ln64_228" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1268 'add' 'add_ln64_232' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_233 = add i15 %add_ln64_226, i15 %trunc_ln64_42" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1269 'add' 'add_ln64_233' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1270 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_234 = add i15 %add_ln64_231, i15 %add_ln64_230" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1270 'add' 'add_ln64_234' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1271 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_235 = add i16 %add_ln64_232, i16 %add_ln64_227" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1271 'add' 'add_ln64_235' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1272 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_237 = add i15 %add_ln64_234, i15 %add_ln64_233" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1272 'add' 'add_ln64_237' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln63_377 = sext i9 %p_162" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1273 'sext' 'sext_ln63_377' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1274 [1/1] (0.00ns)   --->   "%shl_ln63_34 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_14, i9 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1274 'bitconcatenate' 'shl_ln63_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln63_396 = sext i25 %shl_ln63_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1275 'sext' 'sext_ln63_396' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1276 [1/1] (0.00ns)   --->   "%shl_ln63_35 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_14, i7 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1276 'bitconcatenate' 'shl_ln63_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln63_397 = sext i23 %shl_ln63_35" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1277 'sext' 'sext_ln63_397' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1278 [1/1] (0.94ns)   --->   "%sub_ln63_32 = sub i26 %sext_ln63_397, i26 %sext_ln63_396" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1278 'sub' 'sub_ln63_32' <Predicate = (!icmp_ln48)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1279 [1/1] (0.00ns)   --->   "%p_176 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln63_32, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1279 'partselect' 'p_176' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln63_399 = sext i14 %p_176" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1280 'sext' 'sext_ln63_399' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln63_400 = sext i15 %p_177" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1281 'sext' 'sext_ln63_400' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln63_401 = sext i15 %p_179" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1282 'sext' 'sext_ln63_401' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1283 [1/1] (2.38ns)   --->   "%mul_ln63_150 = mul i26 %sext_ln63_190, i26 374" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1283 'mul' 'mul_ln63_150' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1284 [1/1] (0.00ns)   --->   "%p_180 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_150, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1284 'partselect' 'p_180' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln63_402 = sext i14 %p_180" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1285 'sext' 'sext_ln63_402' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1286 [1/1] (2.38ns)   --->   "%mul_ln63_151 = mul i27 %sext_ln63_202, i27 806" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1286 'mul' 'mul_ln63_151' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1287 [1/1] (0.00ns)   --->   "%p_181 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_151, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1287 'partselect' 'p_181' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln63_403 = sext i15 %p_181" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1288 'sext' 'sext_ln63_403' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln64_69 = sext i14 %p_176" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1289 'sext' 'sext_ln64_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1290 [1/1] (0.84ns)   --->   "%add_ln64_277 = add i16 %sext_ln63_399, i16 %sext_ln63_401" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1290 'add' 'add_ln64_277' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1291 [1/1] (0.84ns)   --->   "%add_ln64_278 = add i15 %sext_ln64_69, i15 %p_179" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1291 'add' 'add_ln64_278' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_279 = add i16 %add_ln64_277, i16 %sext_ln63_400" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1292 'add' 'add_ln64_279' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_280 = add i16 %p_178, i16 %sext_ln63_403" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1293 'add' 'add_ln64_280' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1294 [1/1] (0.83ns)   --->   "%add_ln64_281 = add i15 %sext_ln63_402, i15 %sext_ln63_377" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1294 'add' 'add_ln64_281' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln64_70 = sext i15 %add_ln64_281" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1295 'sext' 'sext_ln64_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_282 = add i15 %trunc_ln64_54, i15 %p_181" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1296 'add' 'add_ln64_282' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1297 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_283 = add i16 %sext_ln64_70, i16 %add_ln64_280" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1297 'add' 'add_ln64_283' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_284 = add i15 %add_ln64_278, i15 %p_177" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1298 'add' 'add_ln64_284' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1299 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_285 = add i15 %add_ln64_281, i15 %add_ln64_282" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1299 'add' 'add_ln64_285' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1300 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_286 = add i16 %add_ln64_283, i16 %add_ln64_279" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1300 'add' 'add_ln64_286' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1301 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_288 = add i15 %add_ln64_285, i15 %add_ln64_284" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1301 'add' 'add_ln64_288' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1302 [1/1] (0.00ns)   --->   "%shl_ln63_36 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1302 'bitconcatenate' 'shl_ln63_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln63_409 = sext i19 %shl_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1303 'sext' 'sext_ln63_409' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln63_410 = sext i19 %shl_ln63_36" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1304 'sext' 'sext_ln63_410' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1305 [1/1] (0.88ns)   --->   "%sub_ln63_33 = sub i20 %sext_ln63_410, i20 %sext_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1305 'sub' 'sub_ln63_33' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1306 [1/1] (0.00ns)   --->   "%p_188 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_33, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1306 'partselect' 'p_188' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln63_413 = sext i8 %p_188" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1307 'sext' 'sext_ln63_413' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln63_435 = sext i14 %p_203" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1308 'sext' 'sext_ln63_435' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln63_436 = sext i15 %p_204" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1309 'sext' 'sext_ln63_436' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1310 [1/1] (0.00ns)   --->   "%shl_ln63_42 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_18, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1310 'bitconcatenate' 'shl_ln63_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln63_437 = sext i21 %shl_ln63_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1311 'sext' 'sext_ln63_437' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_39 = sub i22 0, i22 %sext_ln63_437" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1312 'sub' 'sub_ln63_39' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1313 [1/1] (0.00ns)   --->   "%shl_ln63_43 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_18, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1313 'bitconcatenate' 'shl_ln63_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln63_438 = sext i17 %shl_ln63_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1314 'sext' 'sext_ln63_438' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln63_439 = sext i17 %shl_ln63_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1315 'sext' 'sext_ln63_439' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln63_440 = sext i17 %shl_ln63_43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1316 'sext' 'sext_ln63_440' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1317 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_40 = sub i22 %sub_ln63_39, i22 %sext_ln63_440" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1317 'sub' 'sub_ln63_40' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1318 [1/1] (0.00ns)   --->   "%p_206 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_40, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1318 'partselect' 'p_206' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln63_442 = sext i10 %p_206" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1319 'sext' 'sext_ln63_442' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1320 [1/1] (2.38ns)   --->   "%mul_ln63_169 = mul i23 %sext_ln63_200, i23 42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1320 'mul' 'mul_ln63_169' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1321 [1/1] (0.00ns)   --->   "%p_207 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_169, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1321 'partselect' 'p_207' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln63_443 = sext i11 %p_207" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1322 'sext' 'sext_ln63_443' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln64_81 = sext i15 %add_ln64_321" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1323 'sext' 'sext_ln64_81' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln64_82 = sext i14 %p_203" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1324 'sext' 'sext_ln64_82' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_322 = add i16 %sext_ln64_81, i16 %sext_ln63_435" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1325 'add' 'add_ln64_322' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln64_83 = sext i11 %p_207" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1326 'sext' 'sext_ln64_83' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_323 = add i16 %sext_ln63_436, i16 %sext_ln63_443" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1327 'add' 'add_ln64_323' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1328 [1/1] (0.78ns)   --->   "%add_ln64_324 = add i11 %sext_ln63_442, i11 %sext_ln63_413" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1328 'add' 'add_ln64_324' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln64_84 = sext i11 %add_ln64_324" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1329 'sext' 'sext_ln64_84' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_325 = add i15 %p_204, i15 %sext_ln64_83" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1330 'add' 'add_ln64_325' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln64_85 = sext i11 %add_ln64_324" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1331 'sext' 'sext_ln64_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1332 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_326 = add i16 %sext_ln64_84, i16 %add_ln64_323" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1332 'add' 'add_ln64_326' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_327 = add i15 %add_ln64_321, i15 %sext_ln64_82" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1333 'add' 'add_ln64_327' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1334 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_328 = add i15 %sext_ln64_85, i15 %add_ln64_325" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1334 'add' 'add_ln64_328' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1335 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_329 = add i16 %add_ln64_326, i16 %add_ln64_322" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1335 'add' 'add_ln64_329' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1336 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_331 = add i15 %add_ln64_328, i15 %add_ln64_327" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1336 'add' 'add_ln64_331' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_44 = sub i20 0, i20 %sext_ln63_194" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1337 'sub' 'sub_ln63_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1338 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_45 = sub i20 %sub_ln63_44, i20 %sext_ln63_439" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1338 'sub' 'sub_ln63_45' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1339 [1/1] (0.00ns)   --->   "%p_233 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_45, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1339 'partselect' 'p_233' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln63_467 = sext i8 %p_233" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1340 'sext' 'sext_ln63_467' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1341 [1/1] (0.00ns)   --->   "%shl_ln63_47 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_19, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1341 'bitconcatenate' 'shl_ln63_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln63_466 = sext i17 %shl_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1342 'sext' 'sext_ln63_466' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1343 [1/1] (0.86ns)   --->   "%sub_ln63_46 = sub i18 0, i18 %sext_ln63_466" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1343 'sub' 'sub_ln63_46' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1344 [1/1] (0.00ns)   --->   "%p_234 = partselect i6 @_ssdm_op_PartSelect.i6.i18.i32.i32, i18 %sub_ln63_46, i32 12, i32 17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1344 'partselect' 'p_234' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln63_469 = sext i6 %p_234" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1345 'sext' 'sext_ln63_469' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_363 = add i16 %add_ln64_361, i16 %p_229" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1346 'add' 'add_ln64_363' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1347 [1/1] (0.76ns)   --->   "%add_ln64_364 = add i9 %sext_ln63_469, i9 %sext_ln63_467" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1347 'add' 'add_ln64_364' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln64_93 = sext i9 %add_ln64_364" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1348 'sext' 'sext_ln64_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln64_94 = sext i14 %add_ln64_365" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1349 'sext' 'sext_ln64_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1350 [1/1] (0.83ns)   --->   "%add_ln64_366 = add i15 %sext_ln64_94, i15 %sext_ln64_93" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1350 'add' 'add_ln64_366' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln64_95 = sext i15 %add_ln64_366" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1351 'sext' 'sext_ln64_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_367 = add i15 %add_ln64_362, i15 %trunc_ln64_67" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1352 'add' 'add_ln64_367' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1353 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_368 = add i16 %sext_ln64_95, i16 %add_ln64_363" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1353 'add' 'add_ln64_368' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1354 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_370 = add i15 %add_ln64_366, i15 %add_ln64_367" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1354 'add' 'add_ln64_370' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln63_479 = sext i6 %p_250" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1355 'sext' 'sext_ln63_479' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln63_480 = sext i6 %p_250" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1356 'sext' 'sext_ln63_480' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1357 [1/1] (0.00ns)   --->   "%p_259 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_18, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1357 'partselect' 'p_259' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1358 [1/1] (0.00ns)   --->   "%p_260 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_19, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1358 'partselect' 'p_260' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln63_497 = sext i6 %p_260" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1359 'sext' 'sext_ln63_497' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1360 [1/1] (0.78ns)   --->   "%add_ln64_414 = add i7 %sext_ln63_497, i7 %sext_ln63_480" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1360 'add' 'add_ln64_414' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln63_518 = sext i14 %p_268" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1361 'sext' 'sext_ln63_518' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1362 [1/1] (2.38ns)   --->   "%mul_ln63_220 = mul i27 %sext_ln63_192, i27 515" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1362 'mul' 'mul_ln63_220' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1363 [1/1] (0.00ns)   --->   "%p_286 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_220, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1363 'partselect' 'p_286' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln63_521 = sext i15 %p_286" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1364 'sext' 'sext_ln63_521' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1365 [1/1] (2.38ns)   --->   "%mul_ln63_221 = mul i28 %sext_ln63_196, i28 3665" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1365 'mul' 'mul_ln63_221' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1366 [1/1] (0.00ns)   --->   "%p_287 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_221, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1366 'partselect' 'p_287' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_435 = add i16 %add_ln64_433, i16 %p_283" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1367 'add' 'add_ln64_435' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln64_76 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_221, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1368 'partselect' 'trunc_ln64_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_436 = add i16 %p_284, i16 %p_287" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1369 'add' 'add_ln64_436' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln64_123 = sext i14 %p_268" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1370 'sext' 'sext_ln64_123' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1371 [1/1] (0.84ns)   --->   "%add_ln64_437 = add i16 %sext_ln63_521, i16 %sext_ln63_518" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1371 'add' 'add_ln64_437' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_438 = add i15 %trunc_ln64_77, i15 %trunc_ln64_76" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1372 'add' 'add_ln64_438' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1373 [1/1] (0.84ns)   --->   "%add_ln64_439 = add i15 %p_286, i15 %sext_ln64_123" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1373 'add' 'add_ln64_439' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1374 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_440 = add i16 %add_ln64_437, i16 %add_ln64_436" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1374 'add' 'add_ln64_440' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_441 = add i15 %add_ln64_434, i15 %trunc_ln64_75" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1375 'add' 'add_ln64_441' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1376 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_442 = add i15 %add_ln64_439, i15 %add_ln64_438" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1376 'add' 'add_ln64_442' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1377 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_443 = add i16 %add_ln64_440, i16 %add_ln64_435" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1377 'add' 'add_ln64_443' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1378 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_445 = add i15 %add_ln64_442, i15 %add_ln64_441" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1378 'add' 'add_ln64_445' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1379 [1/1] (2.38ns)   --->   "%mul_ln63_238 = mul i24 %sext_ln63_191, i24 16777100" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1379 'mul' 'mul_ln63_238' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1380 [1/1] (0.00ns)   --->   "%p_313 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_238, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1380 'partselect' 'p_313' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1381 [1/1] (2.38ns)   --->   "%mul_ln63_239 = mul i26 %sext_ln63_201, i26 67108558" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1381 'mul' 'mul_ln63_239' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1382 [1/1] (0.00ns)   --->   "%p_314 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_239, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1382 'partselect' 'p_314' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln63_563 = sext i15 %p_322" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1383 'sext' 'sext_ln63_563' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln63_570 = sext i15 %p_336" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1384 'sext' 'sext_ln63_570' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln63_571 = sext i14 %p_337" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1385 'sext' 'sext_ln63_571' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln63_572 = sext i15 %p_338" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1386 'sext' 'sext_ln63_572' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1387 [1/1] (2.38ns)   --->   "%mul_ln63_264 = mul i23 %sext_ln63_177, i23 55" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1387 'mul' 'mul_ln63_264' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1388 [1/1] (0.00ns)   --->   "%p_339 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_264, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1388 'partselect' 'p_339' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln63_573 = sext i11 %p_339" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1389 'sext' 'sext_ln63_573' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1390 [1/1] (2.38ns)   --->   "%mul_ln63_265 = mul i22 %sext_ln63_188, i22 4194277" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1390 'mul' 'mul_ln63_265' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1391 [1/1] (0.00ns)   --->   "%p_340 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_265, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1391 'partselect' 'p_340' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln63_574 = sext i10 %p_340" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1392 'sext' 'sext_ln63_574' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1393 [1/1] (2.38ns)   --->   "%mul_ln63_266 = mul i26 %sext_ln63_201, i26 67108409" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1393 'mul' 'mul_ln63_266' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1394 [1/1] (0.00ns)   --->   "%p_341 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_266, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1394 'partselect' 'p_341' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln63_575 = sext i14 %p_341" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1395 'sext' 'sext_ln63_575' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln64_144 = sext i11 %p_339" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1396 'sext' 'sext_ln64_144' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1397 [1/1] (0.84ns)   --->   "%add_ln64_520 = add i16 %sext_ln63_570, i16 %sext_ln63_573" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1397 'add' 'add_ln64_520' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln64_145 = sext i14 %p_337" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1398 'sext' 'sext_ln64_145' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1399 [1/1] (0.84ns)   --->   "%add_ln64_521 = add i15 %p_336, i15 %sext_ln64_144" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1399 'add' 'add_ln64_521' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_522 = add i16 %add_ln64_520, i16 %sext_ln63_571" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1400 'add' 'add_ln64_522' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln64_146 = sext i14 %p_341" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1401 'sext' 'sext_ln64_146' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_523 = add i16 %sext_ln63_572, i16 %sext_ln63_575" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1402 'add' 'add_ln64_523' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln64_147 = sext i10 %p_340" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1403 'sext' 'sext_ln64_147' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1404 [1/1] (0.84ns)   --->   "%add_ln64_524 = add i16 %sext_ln63_574, i16 %sext_ln63_563" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1404 'add' 'add_ln64_524' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_525 = add i15 %p_338, i15 %sext_ln64_146" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1405 'add' 'add_ln64_525' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1406 [1/1] (0.84ns)   --->   "%add_ln64_526 = add i15 %sext_ln64_147, i15 %p_322" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1406 'add' 'add_ln64_526' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1407 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_527 = add i16 %add_ln64_524, i16 %add_ln64_523" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1407 'add' 'add_ln64_527' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_528 = add i15 %add_ln64_521, i15 %sext_ln64_145" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1408 'add' 'add_ln64_528' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1409 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_529 = add i15 %add_ln64_526, i15 %add_ln64_525" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1409 'add' 'add_ln64_529' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1410 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_530 = add i16 %add_ln64_527, i16 %add_ln64_522" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1410 'add' 'add_ln64_530' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1411 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_532 = add i15 %add_ln64_529, i15 %add_ln64_528" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1411 'add' 'add_ln64_532' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1412 [1/1] (0.00ns)   --->   "%shl_ln63_68 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1412 'bitconcatenate' 'shl_ln63_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln63_606 = sext i18 %shl_ln63_68" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1413 'sext' 'sext_ln63_606' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln63_607 = sext i18 %shl_ln63_68" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1414 'sext' 'sext_ln63_607' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1415 [1/1] (0.89ns)   --->   "%add_ln63_15 = add i21 %sext_ln63_7, i21 %sext_ln63_607" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1415 'add' 'add_ln63_15' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1416 [1/1] (0.00ns)   --->   "%p_376 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln63_15, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1416 'partselect' 'p_376' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln63_610 = sext i9 %p_376" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1417 'sext' 'sext_ln63_610' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1418 [1/1] (0.85ns)   --->   "%sub_ln63_1 = sub i17 0, i17 %sext_ln63_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1418 'sub' 'sub_ln63_1' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1419 [1/1] (0.00ns)   --->   "%p_377 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln63_1, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1419 'partselect' 'p_377' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln63_612 = sext i5 %p_377" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1420 'sext' 'sext_ln63_612' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln63_614 = sext i8 %p_378" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1421 'sext' 'sext_ln63_614' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1422 [1/1] (0.77ns)   --->   "%add_ln64_610 = add i10 %sext_ln63_610, i10 %sext_ln63_335" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1422 'add' 'add_ln64_610' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln64_171 = sext i10 %add_ln64_610" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1423 'sext' 'sext_ln64_171' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1424 [1/1] (0.76ns)   --->   "%add_ln64_611 = add i9 %sext_ln63_612, i9 %sext_ln63_614" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1424 'add' 'add_ln64_611' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln64_172 = sext i9 %add_ln64_611" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1425 'sext' 'sext_ln64_172' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1426 [1/1] (0.78ns)   --->   "%add_ln64_612 = add i11 %sext_ln64_172, i11 %sext_ln64_171" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1426 'add' 'add_ln64_612' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1427 [1/1] (0.87ns)   --->   "%add_ln63_23 = add i19 %sext_ln63_606, i19 %sext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1427 'add' 'add_ln63_23' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1428 [1/1] (0.00ns)   --->   "%p_426 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln63_23, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1428 'partselect' 'p_426' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln63_685 = sext i7 %p_427" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1429 'sext' 'sext_ln63_685' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1430 [1/1] (0.86ns)   --->   "%sub_ln63_89 = sub i18 0, i18 %sext_ln63_438" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1430 'sub' 'sub_ln63_89' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1431 [1/1] (0.00ns)   --->   "%p_441 = partselect i6 @_ssdm_op_PartSelect.i6.i18.i32.i32, i18 %sub_ln63_89, i32 12, i32 17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1431 'partselect' 'p_441' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1432 [1/1] (0.77ns)   --->   "%add_ln64_676 = add i8 %sext_ln63_685, i8 %sext_ln63_479" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1432 'add' 'add_ln64_676' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1433 [1/1] (0.00ns)   --->   "%shl_ln63_98 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1433 'bitconcatenate' 'shl_ln63_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln63_747 = sext i22 %shl_ln63_98" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1434 'sext' 'sext_ln63_747' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1435 [1/1] (0.91ns)   --->   "%add_ln63_25 = add i23 %sext_ln63_747, i23 %sext_ln63_409" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1435 'add' 'add_ln63_25' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1436 [1/1] (0.00ns)   --->   "%p_473 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %add_ln63_25, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1436 'partselect' 'p_473' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln63_843 = sext i6 %p_608" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1437 'sext' 'sext_ln63_843' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln63_851 = sext i5 %p_616" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1438 'sext' 'sext_ln63_851' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1439 [1/1] (0.00ns)   --->   "%p_623 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_19, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1439 'partselect' 'p_623' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln63_859 = sext i4 %p_623" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1440 'sext' 'sext_ln63_859' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1441 [1/1] (0.78ns)   --->   "%add_ln64_962 = add i6 %sext_ln63_851, i6 %sext_ln63_859" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1441 'add' 'add_ln64_962' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln64_296 = sext i6 %add_ln64_962" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1442 'sext' 'sext_ln64_296' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1443 [1/1] (0.78ns)   --->   "%add_ln64_963 = add i7 %sext_ln64_296, i7 %sext_ln63_843" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1443 'add' 'add_ln64_963' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1444 [1/1] (0.00ns)   --->   "%shl_ln63_114 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %a_2, i10 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1444 'bitconcatenate' 'shl_ln63_114' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln63_932 = sext i26 %shl_ln63_114" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1445 'sext' 'sext_ln63_932' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1446 [1/1] (0.00ns)   --->   "%shl_ln63_115 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_2, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1446 'bitconcatenate' 'shl_ln63_115' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln63_933 = sext i21 %shl_ln63_115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1447 'sext' 'sext_ln63_933' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1448 [1/1] (0.95ns)   --->   "%sub_ln63_132 = sub i27 %sext_ln63_932, i27 %sext_ln63_933" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1448 'sub' 'sub_ln63_132' <Predicate = (!icmp_ln48)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1449 [1/1] (0.00ns)   --->   "%p_712 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %sub_ln63_132, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1449 'partselect' 'p_712' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_136 = sub i20 0, i20 %sext_ln63_410" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1450 'sub' 'sub_ln63_136' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1451 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_137 = sub i20 %sub_ln63_136, i20 %sext_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1451 'sub' 'sub_ln63_137' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1452 [1/1] (0.00ns)   --->   "%p_818 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_137, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1452 'partselect' 'p_818' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln63_979 = sext i8 %p_818" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1453 'sext' 'sext_ln63_979' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln63_981 = sext i21 %shl_ln63_115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1454 'sext' 'sext_ln63_981' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1455 [1/1] (0.90ns)   --->   "%sub_ln63_159 = sub i22 %sext_ln63_25, i22 %sext_ln63_981" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1455 'sub' 'sub_ln63_159' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1456 [1/1] (0.00ns)   --->   "%p_820 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_159, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1456 'partselect' 'p_820' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln63_982 = sext i10 %p_820" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1457 'sext' 'sext_ln63_982' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 1458 [1/1] (0.78ns)   --->   "%add_ln64_1319 = add i11 %sext_ln63_979, i11 %sext_ln63_982" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1458 'add' 'add_ln64_1319' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.47>
ST_12 : Operation 1459 [1/1] (0.87ns)   --->   "%add_ln61_13 = add i18 %sub_ln61_5, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1459 'add' 'add_ln61_13' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln61_27 = zext i18 %add_ln61_13" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1460 'zext' 'zext_ln61_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1461 [1/1] (0.00ns)   --->   "%padded_addr_22 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_27" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1461 'getelementptr' 'padded_addr_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1462 [1/1] (0.87ns)   --->   "%add_ln61_14 = add i18 %sub_ln61_5, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1462 'add' 'add_ln61_14' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln61_28 = zext i18 %add_ln61_14" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1463 'zext' 'zext_ln61_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1464 [1/1] (0.00ns)   --->   "%padded_addr_23 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_28" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1464 'getelementptr' 'padded_addr_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln63_37 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1465 'sext' 'sext_ln63_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1466 [1/2] (1.23ns)   --->   "%a_20 = load i18 %padded_addr_20" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1466 'load' 'a_20' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_12 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln63_205 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1467 'sext' 'sext_ln63_205' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln63_208 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1468 'sext' 'sext_ln63_208' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln63_210 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1469 'sext' 'sext_ln63_210' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln63_211 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1470 'sext' 'sext_ln63_211' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln63_212 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1471 'sext' 'sext_ln63_212' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1472 [1/2] (1.23ns)   --->   "%a_21 = load i18 %padded_addr_21" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1472 'load' 'a_21' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_12 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln63_219 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1473 'sext' 'sext_ln63_219' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln63_221 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1474 'sext' 'sext_ln63_221' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln63_223 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1475 'sext' 'sext_ln63_223' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln63_224 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1476 'sext' 'sext_ln63_224' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln63_225 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1477 'sext' 'sext_ln63_225' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1478 [1/1] (2.38ns)   --->   "%mul_ln63_10 = mul i24 %sext_ln63_225, i24 16777143" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1478 'mul' 'mul_ln63_10' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1479 [1/1] (0.00ns)   --->   "%p_21 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_10, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1479 'partselect' 'p_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1480 [2/2] (1.23ns)   --->   "%a_22 = load i18 %padded_addr_22" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1480 'load' 'a_22' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_12 : Operation 1481 [2/2] (1.23ns)   --->   "%a_23 = load i18 %padded_addr_23" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1481 'load' 'a_23' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_12 : Operation 1482 [1/1] (2.38ns)   --->   "%mul_ln63_34 = mul i27 %sext_ln63_212, i27 134216898" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1482 'mul' 'mul_ln63_34' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1483 [1/1] (0.00ns)   --->   "%p_47 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_34, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1483 'partselect' 'p_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1484 [1/1] (2.38ns)   --->   "%mul_ln63_35 = mul i28 %sext_ln63_219, i28 268433399" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1484 'mul' 'mul_ln63_35' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1485 [1/1] (0.00ns)   --->   "%p_48 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_35, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1485 'partselect' 'p_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1486 [1/1] (0.00ns)   --->   "%trunc_ln64_3 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_35, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1486 'partselect' 'trunc_ln64_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1487 [1/1] (0.85ns)   --->   "%add_ln64_31 = add i16 %p_48, i16 %p_40" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1487 'add' 'add_ln64_31' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1488 [1/1] (0.84ns)   --->   "%add_ln64_33 = add i15 %trunc_ln64_3, i15 %trunc_ln64_2" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1488 'add' 'add_ln64_33' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln63_292 = sext i14 %p_55" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1489 'sext' 'sext_ln63_292' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1490 [1/1] (0.00ns)   --->   "%shl_ln63_14 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_3, i9 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1490 'bitconcatenate' 'shl_ln63_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln63_294 = sext i25 %shl_ln63_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1491 'sext' 'sext_ln63_294' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln63_15 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_3, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1492 'bitconcatenate' 'shl_ln63_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln63_295 = sext i21 %shl_ln63_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1493 'sext' 'sext_ln63_295' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln63_296 = sext i21 %shl_ln63_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1494 'sext' 'sext_ln63_296' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1495 [1/1] (0.94ns)   --->   "%sub_ln63_19 = sub i26 %sext_ln63_294, i26 %sext_ln63_296" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1495 'sub' 'sub_ln63_19' <Predicate = (!icmp_ln48)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1496 [1/1] (0.00ns)   --->   "%p_57 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln63_19, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1496 'partselect' 'p_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln63_297 = sext i14 %p_57" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1497 'sext' 'sext_ln63_297' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1498 [1/1] (2.38ns)   --->   "%mul_ln63_56 = mul i27 %sext_ln63_212, i27 134216811" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1498 'mul' 'mul_ln63_56' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1499 [1/1] (0.00ns)   --->   "%p_74 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_56, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1499 'partselect' 'p_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1500 [1/1] (2.38ns)   --->   "%mul_ln63_57 = mul i28 %sext_ln63_219, i28 3139" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1500 'mul' 'mul_ln63_57' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1501 [1/1] (0.00ns)   --->   "%p_75 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_57, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1501 'partselect' 'p_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln64_14 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_57, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1502 'partselect' 'trunc_ln64_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1503 [1/1] (0.83ns)   --->   "%add_ln64_101 = add i15 %sext_ln63_292, i15 %sext_ln63_297" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1503 'add' 'add_ln64_101' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1504 [1/1] (2.38ns)   --->   "%mul_ln63_82 = mul i27 %sext_ln63_212, i27 644" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1504 'mul' 'mul_ln63_82' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1505 [1/1] (0.00ns)   --->   "%p_101 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_82, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1505 'partselect' 'p_101' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1506 [1/1] (2.38ns)   --->   "%mul_ln63_83 = mul i28 %sext_ln63_219, i28 3048" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1506 'mul' 'mul_ln63_83' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1507 [1/1] (0.00ns)   --->   "%p_102 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_83, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1507 'partselect' 'p_102' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1508 [1/1] (0.00ns)   --->   "%trunc_ln64_28 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_83, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1508 'partselect' 'trunc_ln64_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1509 [1/1] (0.85ns)   --->   "%add_ln64_131 = add i16 %p_102, i16 %p_94" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1509 'add' 'add_ln64_131' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1510 [1/1] (0.84ns)   --->   "%add_ln64_133 = add i15 %trunc_ln64_28, i15 %trunc_ln64_27" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1510 'add' 'add_ln64_133' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln63_333 = sext i12 %p_108" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1511 'sext' 'sext_ln63_333' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1512 [1/1] (0.00ns)   --->   "%shl_ln63_22 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_3, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1512 'bitconcatenate' 'shl_ln63_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln63_336 = sext i18 %shl_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1513 'sext' 'sext_ln63_336' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln63_337 = sext i18 %shl_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1514 'sext' 'sext_ln63_337' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1515 [1/1] (0.90ns)   --->   "%add_ln63_5 = add i22 %sext_ln63_295, i22 %sext_ln63_337" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1515 'add' 'add_ln63_5' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1516 [1/1] (0.00ns)   --->   "%p_111 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %add_ln63_5, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1516 'partselect' 'p_111' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln63_339 = sext i10 %p_111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1517 'sext' 'sext_ln63_339' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln63_357 = sext i14 %p_127" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1518 'sext' 'sext_ln63_357' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1519 [1/1] (2.38ns)   --->   "%mul_ln63_105 = mul i24 %sext_ln63_211, i24 93" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1519 'mul' 'mul_ln63_105' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1520 [1/1] (0.00ns)   --->   "%p_128 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_105, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1520 'partselect' 'p_128' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln63_358 = sext i12 %p_128" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1521 'sext' 'sext_ln63_358' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1522 [1/1] (2.38ns)   --->   "%mul_ln63_106 = mul i25 %sext_ln63_224, i25 33554186" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1522 'mul' 'mul_ln63_106' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1523 [1/1] (0.00ns)   --->   "%p_129 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_106, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1523 'partselect' 'p_129' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_190 = add i15 %sext_ln63_358, i15 %sext_ln63_357" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1524 'add' 'add_ln64_190' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1525 [1/1] (0.80ns)   --->   "%add_ln64_191 = add i13 %sext_ln63_333, i13 %sext_ln63_339" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1525 'add' 'add_ln64_191' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln64_49 = sext i13 %add_ln64_191" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1526 'sext' 'sext_ln64_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1527 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_192 = add i15 %sext_ln64_49, i15 %add_ln64_190" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1527 'add' 'add_ln64_192' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1528 [1/1] (2.38ns)   --->   "%mul_ln63_130 = mul i28 %sext_ln63_205, i28 1142" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1528 'mul' 'mul_ln63_130' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1529 [1/1] (0.00ns)   --->   "%p_155 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_130, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1529 'partselect' 'p_155' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1530 [1/1] (2.38ns)   --->   "%mul_ln63_131 = mul i28 %sext_ln63_219, i28 5294" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1530 'mul' 'mul_ln63_131' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1531 [1/1] (0.00ns)   --->   "%p_156 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_131, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1531 'partselect' 'p_156' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln64_37 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_130, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1532 'partselect' 'trunc_ln64_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1533 [1/1] (0.00ns)   --->   "%trunc_ln64_39 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_131, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1533 'partselect' 'trunc_ln64_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1534 [1/1] (0.85ns)   --->   "%add_ln64_218 = add i16 %p_156, i16 %p_148" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1534 'add' 'add_ln64_218' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1535 [1/1] (0.84ns)   --->   "%add_ln64_220 = add i15 %trunc_ln64_39, i15 %trunc_ln64_38" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1535 'add' 'add_ln64_220' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1536 [1/1] (2.38ns)   --->   "%mul_ln63_152 = mul i25 %sext_ln63_210, i25 165" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1536 'mul' 'mul_ln63_152' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1537 [1/1] (0.00ns)   --->   "%p_182 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_152, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1537 'partselect' 'p_182' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1538 [1/1] (2.38ns)   --->   "%mul_ln63_153 = mul i26 %sext_ln63_223, i26 67108386" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1538 'mul' 'mul_ln63_153' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1539 [1/1] (0.00ns)   --->   "%p_183 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_153, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1539 'partselect' 'p_183' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1540 [1/1] (2.38ns)   --->   "%mul_ln63_170 = mul i24 %sext_ln63_211, i24 67" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1540 'mul' 'mul_ln63_170' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1541 [1/1] (0.00ns)   --->   "%p_208 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_170, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1541 'partselect' 'p_208' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1542 [1/1] (2.38ns)   --->   "%mul_ln63_171 = mul i26 %sext_ln63_223, i26 393" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1542 'mul' 'mul_ln63_171' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1543 [1/1] (0.00ns)   --->   "%p_209 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_171, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1543 'partselect' 'p_209' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1544 [1/1] (0.00ns)   --->   "%p_235 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_20, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1544 'partselect' 'p_235' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1545 [1/1] (2.38ns)   --->   "%mul_ln63_193 = mul i28 %sext_ln63_219, i28 2458" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1545 'mul' 'mul_ln63_193' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1546 [1/1] (0.00ns)   --->   "%p_236 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_193, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1546 'partselect' 'p_236' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln64_58 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_193, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1547 'partselect' 'trunc_ln64_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1548 [1/1] (2.38ns)   --->   "%mul_ln63_222 = mul i26 %sext_ln63_208, i26 67108478" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1548 'mul' 'mul_ln63_222' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1549 [1/1] (0.00ns)   --->   "%p_288 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_222, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1549 'partselect' 'p_288' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1550 [1/1] (2.38ns)   --->   "%mul_ln63_223 = mul i24 %sext_ln63_225, i24 16777103" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1550 'mul' 'mul_ln63_223' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1551 [1/1] (0.00ns)   --->   "%p_289 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_223, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1551 'partselect' 'p_289' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln63_523 = sext i12 %p_289" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1552 'sext' 'sext_ln63_523' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln64_122 = sext i12 %p_289" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1553 'sext' 'sext_ln64_122' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1554 [1/1] (0.85ns)   --->   "%add_ln64_426 = add i16 %sext_ln63_523, i16 %p_281" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1554 'add' 'add_ln64_426' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1555 [1/1] (0.84ns)   --->   "%add_ln64_428 = add i15 %sext_ln64_122, i15 %trunc_ln64_72" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1555 'add' 'add_ln64_428' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln63_555 = sext i14 %p_314" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1556 'sext' 'sext_ln63_555' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1557 [1/1] (2.38ns)   --->   "%mul_ln63_240 = mul i26 %sext_ln63_208, i26 67108566" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1557 'mul' 'mul_ln63_240' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1558 [1/1] (0.00ns)   --->   "%p_315 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_240, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1558 'partselect' 'p_315' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln63_556 = sext i14 %p_315" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1559 'sext' 'sext_ln63_556' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1560 [1/1] (2.38ns)   --->   "%mul_ln63_241 = mul i27 %sext_ln63_221, i27 865" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1560 'mul' 'mul_ln63_241' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1561 [1/1] (0.00ns)   --->   "%p_316 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_241, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1561 'partselect' 'p_316' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1562 [1/1] (0.83ns)   --->   "%add_ln64_487 = add i15 %sext_ln63_556, i15 %sext_ln63_555" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1562 'add' 'add_ln64_487' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1563 [1/1] (2.38ns)   --->   "%mul_ln63_267 = mul i25 %sext_ln63_210, i25 33554266" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1563 'mul' 'mul_ln63_267' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1564 [1/1] (0.00ns)   --->   "%p_342 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_267, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1564 'partselect' 'p_342' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1565 [1/1] (0.00ns)   --->   "%p_394 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_21, i32 8, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1565 'partselect' 'p_394' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln63_635 = sext i8 %p_394" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1566 'sext' 'sext_ln63_635' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1567 [1/1] (0.76ns)   --->   "%add_ln64_623 = add i9 %sext_ln63_635, i9 434" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1567 'add' 'add_ln64_623' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln64_182 = sext i9 %add_ln64_623" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1568 'sext' 'sext_ln64_182' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln64_183 = sext i9 %add_ln64_624" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1569 'sext' 'sext_ln64_183' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1570 [1/1] (0.77ns)   --->   "%add_ln64_625 = add i10 %sext_ln64_183, i10 %sext_ln64_182" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1570 'add' 'add_ln64_625' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1571 [1/1] (0.00ns)   --->   "%p_420 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_21, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1571 'partselect' 'p_420' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1572 [1/1] (0.87ns)   --->   "%sub_ln63_151 = sub i19 %sext_ln63_37, i19 %sext_ln63_336" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1572 'sub' 'sub_ln63_151' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1573 [1/1] (0.00ns)   --->   "%p_429 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_151, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1573 'partselect' 'p_429' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1574 [1/1] (0.87ns)   --->   "%sub_ln63_97 = sub i19 %sext_ln63_336, i19 %sext_ln63_37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1574 'sub' 'sub_ln63_97' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1575 [1/1] (0.00ns)   --->   "%p_453 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_97, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1575 'partselect' 'p_453' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 1576 [1/1] (0.00ns)   --->   "%p_784 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_20, i32 3, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1576 'partselect' 'p_784' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.34>
ST_13 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln61_38 = zext i16 %add_ln61_19" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1577 'zext' 'zext_ln61_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1578 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln61_19, i2 0" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1578 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1579 [1/1] (0.87ns)   --->   "%sub_ln61_8 = sub i18 %p_shl9, i18 %zext_ln61_38" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1579 'sub' 'sub_ln61_8' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln61_39 = zext i18 %sub_ln61_8" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1580 'zext' 'zext_ln61_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1581 [1/1] (0.00ns)   --->   "%padded_addr_24 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_39" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1581 'getelementptr' 'padded_addr_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1582 [1/1] (0.00ns)   --->   "%or_ln61_5 = or i18 %sub_ln61_8, i18 1" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1582 'or' 'or_ln61_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln61_40 = zext i18 %or_ln61_5" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1583 'zext' 'zext_ln61_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1584 [1/1] (0.00ns)   --->   "%padded_addr_25 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_40" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1584 'getelementptr' 'padded_addr_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1585 [1/2] (1.23ns)   --->   "%a_22 = load i18 %padded_addr_22" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1585 'load' 'a_22' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_13 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln63_227 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1586 'sext' 'sext_ln63_227' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln63_231 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1587 'sext' 'sext_ln63_231' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln63_232 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1588 'sext' 'sext_ln63_232' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1589 [1/2] (1.23ns)   --->   "%a_23 = load i18 %padded_addr_23" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1589 'load' 'a_23' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_13 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln63_237 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1590 'sext' 'sext_ln63_237' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln63_239 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1591 'sext' 'sext_ln63_239' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln63_242 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1592 'sext' 'sext_ln63_242' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln63_243 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1593 'sext' 'sext_ln63_243' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1594 [1/1] (2.38ns)   --->   "%mul_ln63_11 = mul i24 %sext_ln63_243, i24 16777149" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1594 'mul' 'mul_ln63_11' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1595 [1/1] (0.00ns)   --->   "%p_23 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_11, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1595 'partselect' 'p_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1596 [2/2] (1.23ns)   --->   "%a_24 = load i18 %padded_addr_24" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1596 'load' 'a_24' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_13 : Operation 1597 [2/2] (1.23ns)   --->   "%a_25 = load i18 %padded_addr_25" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1597 'load' 'a_25' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_13 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln63_286 = sext i15 %p_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1598 'sext' 'sext_ln63_286' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1599 [1/1] (2.38ns)   --->   "%mul_ln63_36 = mul i28 %sext_ln63_227, i28 268430828" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1599 'mul' 'mul_ln63_36' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1600 [1/1] (0.00ns)   --->   "%p_49 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_36, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1600 'partselect' 'p_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1601 [1/1] (2.38ns)   --->   "%mul_ln63_37 = mul i28 %sext_ln63_242, i28 268433929" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1601 'mul' 'mul_ln63_37' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1602 [1/1] (0.00ns)   --->   "%p_50 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_37, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1602 'partselect' 'p_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_37, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1603 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_36, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1604 'partselect' 'trunc_ln64_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_30 = add i16 %sext_ln63_286, i16 %p_49" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1605 'add' 'add_ln64_30' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_32 = add i15 %p_47, i15 %trunc_ln64_1" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1606 'add' 'add_ln64_32' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1607 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_34 = add i16 %add_ln64_31, i16 %add_ln64_30" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1607 'add' 'add_ln64_34' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1608 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_36 = add i15 %add_ln64_33, i15 %add_ln64_32" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1608 'add' 'add_ln64_36' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1609 [1/1] (0.00ns)   --->   "%shl_ln63_19 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %a_13, i12 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1609 'bitconcatenate' 'shl_ln63_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1610 [1/1] (0.00ns)   --->   "%shl_ln63_20 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_13, i9 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1610 'bitconcatenate' 'shl_ln63_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln63_310 = sext i25 %shl_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1611 'sext' 'sext_ln63_310' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln63_311 = sext i25 %shl_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1612 'sext' 'sext_ln63_311' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1613 [1/1] (0.97ns)   --->   "%add_ln63_4 = add i28 %shl_ln63_19, i28 %sext_ln63_311" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1613 'add' 'add_ln63_4' <Predicate = (!icmp_ln48)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1614 [1/1] (0.00ns)   --->   "%p_67 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln63_4, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1614 'partselect' 'p_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln63_313 = sext i15 %p_74" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1615 'sext' 'sext_ln63_313' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1616 [1/1] (2.38ns)   --->   "%mul_ln63_58 = mul i28 %sext_ln63_227, i28 4967" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1616 'mul' 'mul_ln63_58' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1617 [1/1] (0.00ns)   --->   "%p_76 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_58, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1617 'partselect' 'p_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1618 [1/1] (2.38ns)   --->   "%mul_ln63_59 = mul i28 %sext_ln63_242, i28 1421" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1618 'mul' 'mul_ln63_59' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1619 [1/1] (0.00ns)   --->   "%p_77 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_59, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1619 'partselect' 'p_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln64_s = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_59, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1620 'partselect' 'trunc_ln64_s' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln64_12 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_58, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1621 'partselect' 'trunc_ln64_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_79 = add i16 %sext_ln63_313, i16 %p_76" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1622 'add' 'add_ln64_79' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln64_13 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %add_ln63_4, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1623 'partselect' 'trunc_ln64_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1624 [1/1] (0.85ns)   --->   "%add_ln64_80 = add i16 %p_75, i16 %p_67" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1624 'add' 'add_ln64_80' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_81 = add i15 %p_74, i15 %trunc_ln64_12" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1625 'add' 'add_ln64_81' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1626 [1/1] (0.84ns)   --->   "%add_ln64_82 = add i15 %trunc_ln64_14, i15 %trunc_ln64_13" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1626 'add' 'add_ln64_82' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1627 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_83 = add i16 %add_ln64_80, i16 %add_ln64_79" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1627 'add' 'add_ln64_83' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1628 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_85 = add i15 %add_ln64_82, i15 %add_ln64_81" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1628 'add' 'add_ln64_85' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln63_332 = sext i15 %p_101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1629 'sext' 'sext_ln63_332' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1630 [1/1] (2.38ns)   --->   "%mul_ln63_84 = mul i28 %sext_ln63_227, i28 6056" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1630 'mul' 'mul_ln63_84' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1631 [1/1] (0.00ns)   --->   "%p_103 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_84, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1631 'partselect' 'p_103' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1632 [1/1] (2.38ns)   --->   "%mul_ln63_85 = mul i28 %sext_ln63_242, i28 1583" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1632 'mul' 'mul_ln63_85' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1633 [1/1] (0.00ns)   --->   "%p_104 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_85, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1633 'partselect' 'p_104' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln64_23 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_85, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1634 'partselect' 'trunc_ln64_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln64_26 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_84, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1635 'partselect' 'trunc_ln64_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_130 = add i16 %sext_ln63_332, i16 %p_103" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1636 'add' 'add_ln64_130' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_132 = add i15 %p_101, i15 %trunc_ln64_26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1637 'add' 'add_ln64_132' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1638 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_134 = add i16 %add_ln64_131, i16 %add_ln64_130" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1638 'add' 'add_ln64_134' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1639 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_136 = add i15 %add_ln64_133, i15 %add_ln64_132" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1639 'add' 'add_ln64_136' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1640 [1/1] (2.38ns)   --->   "%mul_ln63_107 = mul i26 %sext_ln63_232, i26 67108541" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1640 'mul' 'mul_ln63_107' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1641 [1/1] (0.00ns)   --->   "%p_130 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_107, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1641 'partselect' 'p_130' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1642 [1/1] (2.38ns)   --->   "%mul_ln63_132 = mul i28 %sext_ln63_227, i28 268433895" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1642 'mul' 'mul_ln63_132' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1643 [1/1] (0.00ns)   --->   "%p_157 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_132, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1643 'partselect' 'p_157' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1644 [1/1] (2.38ns)   --->   "%mul_ln63_133 = mul i28 %sext_ln63_242, i28 268432127" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1644 'mul' 'mul_ln63_133' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1645 [1/1] (0.00ns)   --->   "%p_158 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_133, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1645 'partselect' 'p_158' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln64_33 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_133, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1646 'partselect' 'trunc_ln64_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln64_36 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_132, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1647 'partselect' 'trunc_ln64_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_217 = add i16 %p_155, i16 %p_157" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1648 'add' 'add_ln64_217' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_219 = add i15 %trunc_ln64_37, i15 %trunc_ln64_36" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1649 'add' 'add_ln64_219' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1650 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_221 = add i16 %add_ln64_218, i16 %add_ln64_217" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1650 'add' 'add_ln64_221' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1651 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_223 = add i15 %add_ln64_220, i15 %add_ln64_219" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1651 'add' 'add_ln64_223' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln63_398 = sext i15 %p_175" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1652 'sext' 'sext_ln63_398' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln63_404 = sext i13 %p_182" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1653 'sext' 'sext_ln63_404' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln63_405 = sext i14 %p_183" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1654 'sext' 'sext_ln63_405' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1655 [1/1] (2.38ns)   --->   "%mul_ln63_154 = mul i27 %sext_ln63_231, i27 134216846" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1655 'mul' 'mul_ln63_154' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1656 [1/1] (0.00ns)   --->   "%p_184 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_154, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1656 'partselect' 'p_184' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln63_406 = sext i15 %p_184" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1657 'sext' 'sext_ln63_406' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1658 [1/1] (2.38ns)   --->   "%mul_ln63_155 = mul i26 %sext_ln63_239, i26 67108581" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1658 'mul' 'mul_ln63_155' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1659 [1/1] (0.00ns)   --->   "%p_185 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_155, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1659 'partselect' 'p_185' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln64_67 = sext i13 %p_182" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1660 'sext' 'sext_ln64_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_269 = add i16 %sext_ln63_404, i16 %sext_ln63_406" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1661 'add' 'add_ln64_269' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln64_68 = sext i14 %p_183" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1662 'sext' 'sext_ln64_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1663 [1/1] (0.84ns)   --->   "%add_ln64_270 = add i16 %sext_ln63_405, i16 %sext_ln63_398" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1663 'add' 'add_ln64_270' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_271 = add i15 %sext_ln64_67, i15 %p_184" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1664 'add' 'add_ln64_271' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1665 [1/1] (0.84ns)   --->   "%add_ln64_272 = add i15 %sext_ln64_68, i15 %p_175" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1665 'add' 'add_ln64_272' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1666 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_273 = add i16 %add_ln64_270, i16 %add_ln64_269" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1666 'add' 'add_ln64_273' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1667 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_275 = add i15 %add_ln64_272, i15 %add_ln64_271" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1667 'add' 'add_ln64_275' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1668 [1/1] (0.00ns)   --->   "%shl_ln63_41 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_13, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1668 'bitconcatenate' 'shl_ln63_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln63_430 = sext i17 %shl_ln63_41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1669 'sext' 'sext_ln63_430' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln63_431 = sext i17 %shl_ln63_41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1670 'sext' 'sext_ln63_431' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1671 [1/1] (0.94ns)   --->   "%sub_ln63_38 = sub i26 %sext_ln63_310, i26 %sext_ln63_431" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1671 'sub' 'sub_ln63_38' <Predicate = (!icmp_ln48)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1672 [1/1] (0.00ns)   --->   "%p_201 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln63_38, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1672 'partselect' 'p_201' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln63_433 = sext i14 %p_201" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1673 'sext' 'sext_ln63_433' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln63_444 = sext i12 %p_208" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1674 'sext' 'sext_ln63_444' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln63_445 = sext i14 %p_209" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1675 'sext' 'sext_ln63_445' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1676 [1/1] (2.38ns)   --->   "%mul_ln63_172 = mul i27 %sext_ln63_231, i27 827" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1676 'mul' 'mul_ln63_172' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1677 [1/1] (0.00ns)   --->   "%p_210 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_172, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1677 'partselect' 'p_210' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln63_446 = sext i15 %p_210" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1678 'sext' 'sext_ln63_446' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1679 [1/1] (2.38ns)   --->   "%mul_ln63_173 = mul i26 %sext_ln63_239, i26 347" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1679 'mul' 'mul_ln63_173' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1680 [1/1] (0.00ns)   --->   "%p_211 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_173, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1680 'partselect' 'p_211' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln64_79 = sext i12 %p_208" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1681 'sext' 'sext_ln64_79' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_314 = add i16 %sext_ln63_444, i16 %sext_ln63_446" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1682 'add' 'add_ln64_314' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1683 [1/1] (0.83ns)   --->   "%add_ln64_315 = add i15 %sext_ln63_445, i15 %sext_ln63_433" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1683 'add' 'add_ln64_315' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln64_80 = sext i15 %add_ln64_315" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1684 'sext' 'sext_ln64_80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_316 = add i15 %sext_ln64_79, i15 %p_210" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1685 'add' 'add_ln64_316' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1686 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_317 = add i16 %sext_ln64_80, i16 %add_ln64_314" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1686 'add' 'add_ln64_317' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1687 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_319 = add i15 %add_ln64_315, i15 %add_ln64_316" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1687 'add' 'add_ln64_319' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1688 [1/1] (2.38ns)   --->   "%mul_ln63_194 = mul i28 %sext_ln63_227, i28 3490" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1688 'mul' 'mul_ln63_194' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1689 [1/1] (0.00ns)   --->   "%p_237 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_194, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1689 'partselect' 'p_237' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1690 [1/1] (2.38ns)   --->   "%mul_ln63_195 = mul i28 %sext_ln63_242, i28 1450" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1690 'mul' 'mul_ln63_195' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1691 [1/1] (0.00ns)   --->   "%p_238 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_195, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1691 'partselect' 'p_238' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1692 [1/1] (0.00ns)   --->   "%trunc_ln64_61 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_194, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1692 'partselect' 'trunc_ln64_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln64_62 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_195, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1693 'partselect' 'trunc_ln64_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_353 = add i16 %p_238, i16 %p_237" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1694 'add' 'add_ln64_353' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_355 = add i15 %trunc_ln64_62, i15 %trunc_ln64_61" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1695 'add' 'add_ln64_355' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1696 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_357 = add i16 %add_ln64_354, i16 %add_ln64_353" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1696 'add' 'add_ln64_357' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1697 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_359 = add i15 %add_ln64_356, i15 %add_ln64_355" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1697 'add' 'add_ln64_359' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln63_473 = sext i7 %p_245" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1698 'sext' 'sext_ln63_473' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln63_477 = sext i6 %p_248" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1699 'sext' 'sext_ln63_477' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln63_485 = sext i4 %p_253" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1700 'sext' 'sext_ln63_485' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln63_496 = sext i4 %p_259" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1701 'sext' 'sext_ln63_496' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1702 [1/1] (0.00ns)   --->   "%p_263 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %a_22, i32 11, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1702 'partselect' 'p_263' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln63_501 = sext i5 %p_263" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1703 'sext' 'sext_ln63_501' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln64_115 = sext i7 %add_ln64_414" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1704 'sext' 'sext_ln64_115' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1705 [1/1] (0.77ns)   --->   "%add_ln64_415 = add i8 %sext_ln64_115, i8 %sext_ln63_473" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1705 'add' 'add_ln64_415' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln64_116 = sext i8 %add_ln64_415" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1706 'sext' 'sext_ln64_116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_416 = add i7 %sext_ln63_477, i7 %sext_ln63_501" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1707 'add' 'add_ln64_416' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1708 [1/1] (0.79ns)   --->   "%add_ln64_417 = add i5 %sext_ln63_485, i5 %sext_ln63_496" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1708 'add' 'add_ln64_417' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln64_117 = sext i5 %add_ln64_417" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1709 'sext' 'sext_ln64_117' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1710 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln64_418 = add i7 %sext_ln64_117, i7 %add_ln64_416" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1710 'add' 'add_ln64_418' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln64_118 = sext i7 %add_ln64_418" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1711 'sext' 'sext_ln64_118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1712 [1/1] (0.76ns)   --->   "%add_ln64_419 = add i9 %sext_ln64_118, i9 %sext_ln64_116" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1712 'add' 'add_ln64_419' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln63_522 = sext i14 %p_288" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1713 'sext' 'sext_ln63_522' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1714 [1/1] (2.38ns)   --->   "%mul_ln63_224 = mul i28 %sext_ln63_227, i28 4434" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1714 'mul' 'mul_ln63_224' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1715 [1/1] (0.00ns)   --->   "%p_290 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_224, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1715 'partselect' 'p_290' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1716 [1/1] (2.38ns)   --->   "%mul_ln63_225 = mul i27 %sext_ln63_237, i27 134216810" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1716 'mul' 'mul_ln63_225' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1717 [1/1] (0.00ns)   --->   "%p_291 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_225, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1717 'partselect' 'p_291' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln64_71 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_224, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1718 'partselect' 'trunc_ln64_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln64_121 = sext i14 %p_288" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1719 'sext' 'sext_ln64_121' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_425 = add i16 %sext_ln63_522, i16 %p_290" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1720 'add' 'add_ln64_425' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_427 = add i15 %sext_ln64_121, i15 %trunc_ln64_71" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1721 'add' 'add_ln64_427' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1722 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_429 = add i16 %add_ln64_426, i16 %add_ln64_425" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1722 'add' 'add_ln64_429' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1723 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_431 = add i15 %add_ln64_428, i15 %add_ln64_427" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1723 'add' 'add_ln64_431' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1724 [1/1] (2.38ns)   --->   "%mul_ln63_242 = mul i27 %sext_ln63_231, i27 839" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1724 'mul' 'mul_ln63_242' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1725 [1/1] (0.00ns)   --->   "%p_317 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_242, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1725 'partselect' 'p_317' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln63_558 = sext i15 %p_317" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1726 'sext' 'sext_ln63_558' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1727 [1/1] (2.38ns)   --->   "%mul_ln63_243 = mul i27 %sext_ln63_237, i27 518" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1727 'mul' 'mul_ln63_243' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1728 [1/1] (0.00ns)   --->   "%p_318 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_243, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1728 'partselect' 'p_318' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln63_559 = sext i15 %p_318" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1729 'sext' 'sext_ln63_559' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_478 = add i16 %sext_ln63_559, i16 %sext_ln63_558" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1730 'add' 'add_ln64_478' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln64_126 = sext i13 %add_ln64_479" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1731 'sext' 'sext_ln64_126' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_480 = add i15 %p_318, i15 %p_317" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1732 'add' 'add_ln64_480' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln64_127 = sext i13 %add_ln64_479" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1733 'sext' 'sext_ln64_127' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1734 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_481 = add i16 %sext_ln64_126, i16 %add_ln64_478" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1734 'add' 'add_ln64_481' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1735 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_483 = add i15 %sext_ln64_127, i15 %add_ln64_480" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1735 'add' 'add_ln64_483' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1736 [1/1] (2.38ns)   --->   "%mul_ln63_268 = mul i26 %sext_ln63_223, i26 67108529" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1736 'mul' 'mul_ln63_268' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1737 [1/1] (0.00ns)   --->   "%p_343 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_268, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1737 'partselect' 'p_343' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln63_577 = sext i14 %p_343" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1738 'sext' 'sext_ln63_577' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln64_143 = sext i14 %p_343" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1739 'sext' 'sext_ln64_143' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1740 [1/1] (0.85ns)   --->   "%add_ln64_515 = add i16 %sext_ln63_577, i16 %p_335" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1740 'add' 'add_ln64_515' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1741 [1/1] (0.84ns)   --->   "%add_ln64_516 = add i15 %sext_ln64_143, i15 %trunc_ln64_89" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1741 'add' 'add_ln64_516' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln63_678 = sext i6 %p_420" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1742 'sext' 'sext_ln63_678' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1743 [1/1] (0.00ns)   --->   "%p_421 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_22, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1743 'partselect' 'p_421' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln63_679 = sext i6 %p_421" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1744 'sext' 'sext_ln63_679' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1745 [1/1] (0.78ns)   --->   "%add_ln64_649 = add i7 %sext_ln63_679, i7 %sext_ln63_678" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1745 'add' 'add_ln64_649' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln64_201 = sext i7 %add_ln64_649" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1746 'sext' 'sext_ln64_201' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln64_202 = sext i6 %add_ln64_650" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1747 'sext' 'sext_ln64_202' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1748 [1/1] (0.77ns)   --->   "%add_ln64_651 = add i8 %sext_ln64_202, i8 %sext_ln64_201" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1748 'add' 'add_ln64_651' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1749 [1/1] (0.00ns)   --->   "%shl_ln63_107 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_13, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1749 'bitconcatenate' 'shl_ln63_107' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln63_853 = sext i19 %shl_ln63_107" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1750 'sext' 'sext_ln63_853' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1751 [1/1] (0.88ns)   --->   "%sub_ln63_120 = sub i20 %sext_ln63_853, i20 %sext_ln63_430" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1751 'sub' 'sub_ln63_120' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1752 [1/1] (0.00ns)   --->   "%p_618 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_120, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1752 'partselect' 'p_618' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1753 [1/1] (0.00ns)   --->   "%p_625 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %a_22, i32 12, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1753 'partselect' 'p_625' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln63_861 = sext i4 %p_625" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1754 'sext' 'sext_ln63_861' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln64_297 = sext i7 %add_ln64_963" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1755 'sext' 'sext_ln64_297' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1756 [1/1] (0.79ns)   --->   "%add_ln64_964 = add i5 %sext_ln63_861, i5 %sext_ln63_496" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1756 'add' 'add_ln64_964' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln64_298 = sext i5 %add_ln64_964" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1757 'sext' 'sext_ln64_298' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln64_299 = sext i5 %add_ln64_965" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1758 'sext' 'sext_ln64_299' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1759 [1/1] (0.78ns)   --->   "%add_ln64_966 = add i6 %sext_ln64_299, i6 %sext_ln64_298" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1759 'add' 'add_ln64_966' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1760 [1/1] (0.00ns)   --->   "%sext_ln64_300 = sext i6 %add_ln64_966" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1760 'sext' 'sext_ln64_300' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 1761 [1/1] (0.77ns)   --->   "%add_ln64_967 = add i8 %sext_ln64_300, i8 %sext_ln64_297" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1761 'add' 'add_ln64_967' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.19>
ST_14 : Operation 1762 [1/1] (0.87ns)   --->   "%add_ln61_20 = add i18 %sub_ln61_8, i18 2" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1762 'add' 'add_ln61_20' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln61_41 = zext i18 %add_ln61_20" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1763 'zext' 'zext_ln61_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1764 [1/1] (0.00ns)   --->   "%padded_addr_26 = getelementptr i16 %padded, i64 0, i64 %zext_ln61_41" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1764 'getelementptr' 'padded_addr_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1765 [1/2] (1.23ns)   --->   "%a_24 = load i18 %padded_addr_24" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1765 'load' 'a_24' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_14 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln63_248 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1766 'sext' 'sext_ln63_248' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln63_249 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1767 'sext' 'sext_ln63_249' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln63_250 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1768 'sext' 'sext_ln63_250' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln63_251 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1769 'sext' 'sext_ln63_251' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln63_252 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1770 'sext' 'sext_ln63_252' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1771 [1/2] (1.23ns)   --->   "%a_25 = load i18 %padded_addr_25" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1771 'load' 'a_25' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_14 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln63_260 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1772 'sext' 'sext_ln63_260' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln63_261 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1773 'sext' 'sext_ln63_261' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln63_262 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1774 'sext' 'sext_ln63_262' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln63_263 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1775 'sext' 'sext_ln63_263' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1776 [1/1] (2.38ns)   --->   "%mul_ln63_12 = mul i22 %sext_ln63_263, i22 4194283" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1776 'mul' 'mul_ln63_12' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1777 [1/1] (0.00ns)   --->   "%p_25 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_12, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1777 'partselect' 'p_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1778 [2/2] (1.23ns)   --->   "%a_26 = load i18 %padded_addr_26" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 1778 'load' 'a_26' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_14 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_24, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1779 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln63_287 = sext i22 %tmp_s" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1780 'sext' 'sext_ln63_287' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1781 [1/1] (0.91ns)   --->   "%sub_ln63_143 = sub i23 %sext_ln63_252, i23 %sext_ln63_287" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1781 'sub' 'sub_ln63_143' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1782 [1/1] (0.00ns)   --->   "%p_51 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_143, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1782 'partselect' 'p_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln63_288 = sext i11 %p_51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1783 'sext' 'sext_ln63_288' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1784 [1/1] (2.38ns)   --->   "%mul_ln63_38 = mul i27 %sext_ln63_262, i27 134217140" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1784 'mul' 'mul_ln63_38' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1785 [1/1] (0.00ns)   --->   "%p_52 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_38, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1785 'partselect' 'p_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln63_289 = sext i15 %p_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1786 'sext' 'sext_ln63_289' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln64_22 = sext i11 %p_51" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1787 'sext' 'sext_ln64_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1788 [1/1] (0.85ns)   --->   "%add_ln64_27 = add i16 %sext_ln63_288, i16 %p_50" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1788 'add' 'add_ln64_27' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1789 [1/1] (0.84ns)   --->   "%add_ln64_28 = add i15 %sext_ln64_22, i15 %trunc_ln4" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1789 'add' 'add_ln64_28' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_29 = add i16 %add_ln64_27, i16 %sext_ln63_289" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1790 'add' 'add_ln64_29' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_35 = add i15 %add_ln64_28, i15 %p_52" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1791 'add' 'add_ln64_35' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1792 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_37 = add i16 %add_ln64_34, i16 %add_ln64_29" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1792 'add' 'add_ln64_37' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1793 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_49 = add i15 %add_ln64_36, i15 %add_ln64_35" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1793 'add' 'add_ln64_49' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1794 [1/1] (2.38ns)   --->   "%mul_ln63_60 = mul i28 %sext_ln63_251, i28 268434394" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1794 'mul' 'mul_ln63_60' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1795 [1/1] (0.00ns)   --->   "%p_78 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_60, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1795 'partselect' 'p_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1796 [1/1] (2.38ns)   --->   "%mul_ln63_61 = mul i28 %sext_ln63_261, i28 268433775" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1796 'mul' 'mul_ln63_61' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1797 [1/1] (0.00ns)   --->   "%p_79 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_61, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1797 'partselect' 'p_79' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln64_10 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_60, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1798 'partselect' 'trunc_ln64_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1799 [1/1] (0.85ns)   --->   "%add_ln64_76 = add i16 %p_78, i16 %p_77" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1799 'add' 'add_ln64_76' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1800 [1/1] (0.00ns)   --->   "%trunc_ln64_11 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_61, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1800 'partselect' 'trunc_ln64_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1801 [1/1] (0.84ns)   --->   "%add_ln64_77 = add i15 %trunc_ln64_10, i15 %trunc_ln64_s" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1801 'add' 'add_ln64_77' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_78 = add i16 %add_ln64_76, i16 %p_79" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1802 'add' 'add_ln64_78' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_84 = add i15 %add_ln64_77, i15 %trunc_ln64_11" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1803 'add' 'add_ln64_84' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1804 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_86 = add i16 %add_ln64_83, i16 %add_ln64_78" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1804 'add' 'add_ln64_86' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1805 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_98 = add i15 %add_ln64_85, i15 %add_ln64_84" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1805 'add' 'add_ln64_98' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1806 [1/1] (2.38ns)   --->   "%mul_ln63_86 = mul i28 %sext_ln63_251, i28 268432411" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1806 'mul' 'mul_ln63_86' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1807 [1/1] (0.00ns)   --->   "%p_105 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_86, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1807 'partselect' 'p_105' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1808 [1/1] (2.38ns)   --->   "%mul_ln63_87 = mul i28 %sext_ln63_261, i28 268428731" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1808 'mul' 'mul_ln63_87' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1809 [1/1] (0.00ns)   --->   "%p_106 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_87, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1809 'partselect' 'p_106' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1810 [1/1] (0.00ns)   --->   "%trunc_ln64_24 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_86, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1810 'partselect' 'trunc_ln64_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1811 [1/1] (0.85ns)   --->   "%add_ln64_127 = add i16 %p_105, i16 %p_104" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1811 'add' 'add_ln64_127' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1812 [1/1] (0.00ns)   --->   "%trunc_ln64_25 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_87, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1812 'partselect' 'trunc_ln64_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1813 [1/1] (0.84ns)   --->   "%add_ln64_128 = add i15 %trunc_ln64_24, i15 %trunc_ln64_23" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1813 'add' 'add_ln64_128' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_129 = add i16 %add_ln64_127, i16 %p_106" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1814 'add' 'add_ln64_129' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_135 = add i15 %add_ln64_128, i15 %trunc_ln64_25" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1815 'add' 'add_ln64_135' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1816 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_137 = add i16 %add_ln64_134, i16 %add_ln64_129" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1816 'add' 'add_ln64_137' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1817 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_149 = add i15 %add_ln64_136, i15 %add_ln64_135" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1817 'add' 'add_ln64_149' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln63_359 = sext i13 %p_129" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1818 'sext' 'sext_ln63_359' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln63_362 = sext i14 %p_130" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1819 'sext' 'sext_ln63_362' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1820 [1/1] (0.00ns)   --->   "%shl_ln63_24 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_23, i7 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1820 'bitconcatenate' 'shl_ln63_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln63_360 = sext i23 %shl_ln63_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1821 'sext' 'sext_ln63_360' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_24 = sub i24 0, i24 %sext_ln63_360" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1822 'sub' 'sub_ln63_24' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1823 [1/1] (0.00ns)   --->   "%shl_ln63_25 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_23, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1823 'bitconcatenate' 'shl_ln63_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln63_361 = sext i21 %shl_ln63_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1824 'sext' 'sext_ln63_361' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1825 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_25 = sub i24 %sub_ln63_24, i24 %sext_ln63_361" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1825 'sub' 'sub_ln63_25' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1826 [1/1] (0.00ns)   --->   "%p_131 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln63_25, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1826 'partselect' 'p_131' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln63_363 = sext i12 %p_131" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1827 'sext' 'sext_ln63_363' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1828 [1/1] (2.38ns)   --->   "%mul_ln63_108 = mul i26 %sext_ln63_250, i26 67108455" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1828 'mul' 'mul_ln63_108' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1829 [1/1] (0.00ns)   --->   "%p_132 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_108, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1829 'partselect' 'p_132' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln63_364 = sext i14 %p_132" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1830 'sext' 'sext_ln63_364' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1831 [1/1] (2.38ns)   --->   "%mul_ln63_109 = mul i27 %sext_ln63_262, i27 134217154" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1831 'mul' 'mul_ln63_109' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1832 [1/1] (0.00ns)   --->   "%p_133 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_109, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1832 'partselect' 'p_133' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln63_369 = sext i15 %p_133" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1833 'sext' 'sext_ln63_369' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1834 [1/1] (0.83ns)   --->   "%add_ln64_180 = add i15 %sext_ln63_364, i15 %sext_ln63_359" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1834 'add' 'add_ln64_180' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln64_44 = sext i15 %add_ln64_180" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1835 'sext' 'sext_ln64_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_181 = add i16 %sext_ln64_44, i16 %sext_ln63_369" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1836 'add' 'add_ln64_181' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1837 [1/1] (0.83ns)   --->   "%add_ln64_182 = add i15 %sext_ln63_363, i15 %sext_ln63_362" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1837 'add' 'add_ln64_182' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln64_45 = sext i15 %add_ln64_182" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1838 'sext' 'sext_ln64_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln64_46 = sext i15 %add_ln64_183" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1839 'sext' 'sext_ln64_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1840 [1/1] (0.84ns)   --->   "%add_ln64_184 = add i16 %sext_ln64_46, i16 %sext_ln64_45" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1840 'add' 'add_ln64_184' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_185 = add i15 %add_ln64_180, i15 %p_133" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1841 'add' 'add_ln64_185' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1842 [1/1] (0.84ns)   --->   "%add_ln64_186 = add i15 %add_ln64_183, i15 %add_ln64_182" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1842 'add' 'add_ln64_186' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1843 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_187 = add i16 %add_ln64_184, i16 %add_ln64_181" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1843 'add' 'add_ln64_187' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1844 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_194 = add i15 %add_ln64_186, i15 %add_ln64_185" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1844 'add' 'add_ln64_194' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1845 [1/1] (2.38ns)   --->   "%mul_ln63_134 = mul i28 %sext_ln63_251, i28 5468" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1845 'mul' 'mul_ln63_134' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1846 [1/1] (0.00ns)   --->   "%p_159 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_134, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1846 'partselect' 'p_159' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1847 [1/1] (2.38ns)   --->   "%mul_ln63_135 = mul i28 %sext_ln63_261, i28 268434182" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1847 'mul' 'mul_ln63_135' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1848 [1/1] (0.00ns)   --->   "%p_160 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_135, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1848 'partselect' 'p_160' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1849 [1/1] (0.00ns)   --->   "%trunc_ln64_34 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_134, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1849 'partselect' 'trunc_ln64_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1850 [1/1] (0.85ns)   --->   "%add_ln64_214 = add i16 %p_159, i16 %p_158" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1850 'add' 'add_ln64_214' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln64_35 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_135, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1851 'partselect' 'trunc_ln64_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1852 [1/1] (0.84ns)   --->   "%add_ln64_215 = add i15 %trunc_ln64_34, i15 %trunc_ln64_33" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1852 'add' 'add_ln64_215' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_216 = add i16 %add_ln64_214, i16 %p_160" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1853 'add' 'add_ln64_216' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_222 = add i15 %add_ln64_215, i15 %trunc_ln64_35" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1854 'add' 'add_ln64_222' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1855 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_224 = add i16 %add_ln64_221, i16 %add_ln64_216" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1855 'add' 'add_ln64_224' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1856 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_236 = add i15 %add_ln64_223, i15 %add_ln64_222" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1856 'add' 'add_ln64_236' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln63_407 = sext i14 %p_185" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1857 'sext' 'sext_ln63_407' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1858 [1/1] (2.38ns)   --->   "%mul_ln63_156 = mul i25 %sext_ln63_249, i25 33554242" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1858 'mul' 'mul_ln63_156' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1859 [1/1] (0.00ns)   --->   "%p_186 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_156, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1859 'partselect' 'p_186' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln63_408 = sext i13 %p_186" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1860 'sext' 'sext_ln63_408' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1861 [1/1] (2.38ns)   --->   "%mul_ln63_157 = mul i26 %sext_ln63_260, i26 67108587" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1861 'mul' 'mul_ln63_157' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1862 [1/1] (0.00ns)   --->   "%p_187 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_157, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1862 'partselect' 'p_187' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln63_411 = sext i14 %p_187" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1863 'sext' 'sext_ln63_411' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1864 [1/1] (0.83ns)   --->   "%add_ln64_267 = add i15 %sext_ln63_408, i15 %sext_ln63_407" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1864 'add' 'add_ln64_267' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln64_65 = sext i15 %add_ln64_267" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1865 'sext' 'sext_ln64_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln64_66 = sext i14 %p_187" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1866 'sext' 'sext_ln64_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_268 = add i16 %sext_ln64_65, i16 %sext_ln63_411" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1867 'add' 'add_ln64_268' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_274 = add i15 %add_ln64_267, i15 %sext_ln64_66" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1868 'add' 'add_ln64_274' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1869 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_276 = add i16 %add_ln64_273, i16 %add_ln64_268" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1869 'add' 'add_ln64_276' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1870 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_287 = add i15 %add_ln64_275, i15 %add_ln64_274" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1870 'add' 'add_ln64_287' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln63_447 = sext i14 %p_211" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1871 'sext' 'sext_ln63_447' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1872 [1/1] (2.38ns)   --->   "%mul_ln63_174 = mul i27 %sext_ln63_248, i27 588" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1872 'mul' 'mul_ln63_174' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1873 [1/1] (0.00ns)   --->   "%p_212 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_174, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1873 'partselect' 'p_212' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln63_448 = sext i15 %p_212" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1874 'sext' 'sext_ln63_448' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1875 [1/1] (2.38ns)   --->   "%mul_ln63_175 = mul i28 %sext_ln63_261, i28 1053" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1875 'mul' 'mul_ln63_175' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1876 [1/1] (0.00ns)   --->   "%p_213 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_175, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1876 'partselect' 'p_213' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln64_78 = sext i14 %p_211" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1877 'sext' 'sext_ln64_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1878 [1/1] (0.84ns)   --->   "%add_ln64_311 = add i16 %sext_ln63_448, i16 %sext_ln63_447" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1878 'add' 'add_ln64_311' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln64_57 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_175, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1879 'partselect' 'trunc_ln64_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1880 [1/1] (0.84ns)   --->   "%add_ln64_312 = add i15 %p_212, i15 %sext_ln64_78" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1880 'add' 'add_ln64_312' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_313 = add i16 %add_ln64_311, i16 %p_213" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1881 'add' 'add_ln64_313' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_318 = add i15 %add_ln64_312, i15 %trunc_ln64_57" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1882 'add' 'add_ln64_318' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1883 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_320 = add i16 %add_ln64_317, i16 %add_ln64_313" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1883 'add' 'add_ln64_320' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1884 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_330 = add i15 %add_ln64_319, i15 %add_ln64_318" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1884 'add' 'add_ln64_330' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1885 [1/1] (2.38ns)   --->   "%mul_ln63_196 = mul i28 %sext_ln63_251, i28 268433149" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1885 'mul' 'mul_ln63_196' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1886 [1/1] (0.00ns)   --->   "%p_239 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_196, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1886 'partselect' 'p_239' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1887 [1/1] (2.38ns)   --->   "%mul_ln63_197 = mul i28 %sext_ln63_261, i28 268432134" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1887 'mul' 'mul_ln63_197' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1888 [1/1] (0.00ns)   --->   "%p_240 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_197, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1888 'partselect' 'p_240' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln64_59 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_196, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1889 'partselect' 'trunc_ln64_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1890 [1/1] (0.85ns)   --->   "%add_ln64_350 = add i16 %p_239, i16 %p_236" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1890 'add' 'add_ln64_350' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1891 [1/1] (0.00ns)   --->   "%trunc_ln64_60 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_197, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1891 'partselect' 'trunc_ln64_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1892 [1/1] (0.84ns)   --->   "%add_ln64_351 = add i15 %trunc_ln64_59, i15 %trunc_ln64_58" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1892 'add' 'add_ln64_351' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_352 = add i16 %add_ln64_350, i16 %p_240" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1893 'add' 'add_ln64_352' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_358 = add i15 %add_ln64_351, i15 %trunc_ln64_60" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1894 'add' 'add_ln64_358' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1895 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_360 = add i16 %add_ln64_357, i16 %add_ln64_352" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1895 'add' 'add_ln64_360' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1896 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_369 = add i15 %add_ln64_359, i15 %add_ln64_358" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1896 'add' 'add_ln64_369' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln63_524 = sext i15 %p_291" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1897 'sext' 'sext_ln63_524' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1898 [1/1] (2.38ns)   --->   "%mul_ln63_226 = mul i27 %sext_ln63_248, i27 134217001" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1898 'mul' 'mul_ln63_226' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1899 [1/1] (0.00ns)   --->   "%p_292 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_226, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1899 'partselect' 'p_292' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln63_525 = sext i15 %p_292" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1900 'sext' 'sext_ln63_525' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1901 [1/1] (2.38ns)   --->   "%mul_ln63_227 = mul i28 %sext_ln63_261, i28 2660" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1901 'mul' 'mul_ln63_227' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1902 [1/1] (0.00ns)   --->   "%p_293 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_227, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1902 'partselect' 'p_293' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1903 [1/1] (0.84ns)   --->   "%add_ln64_422 = add i16 %sext_ln63_525, i16 %sext_ln63_524" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1903 'add' 'add_ln64_422' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln64_70 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_227, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1904 'partselect' 'trunc_ln64_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1905 [1/1] (0.84ns)   --->   "%add_ln64_423 = add i15 %p_292, i15 %p_291" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1905 'add' 'add_ln64_423' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_424 = add i16 %add_ln64_422, i16 %p_293" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1906 'add' 'add_ln64_424' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_430 = add i15 %add_ln64_423, i15 %trunc_ln64_70" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1907 'add' 'add_ln64_430' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1908 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_432 = add i16 %add_ln64_429, i16 %add_ln64_424" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1908 'add' 'add_ln64_432' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1909 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_444 = add i15 %add_ln64_431, i15 %add_ln64_430" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1909 'add' 'add_ln64_444' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln63_557 = sext i15 %p_316" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1910 'sext' 'sext_ln63_557' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1911 [1/1] (2.38ns)   --->   "%mul_ln63_244 = mul i26 %sext_ln63_250, i26 367" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1911 'mul' 'mul_ln63_244' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1912 [1/1] (0.00ns)   --->   "%p_319 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_244, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1912 'partselect' 'p_319' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln63_560 = sext i14 %p_319" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1913 'sext' 'sext_ln63_560' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1914 [1/1] (2.38ns)   --->   "%mul_ln63_245 = mul i27 %sext_ln63_262, i27 529" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1914 'mul' 'mul_ln63_245' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1915 [1/1] (0.00ns)   --->   "%p_320 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_245, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1915 'partselect' 'p_320' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln63_561 = sext i15 %p_320" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1916 'sext' 'sext_ln63_561' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln64_125 = sext i14 %p_319" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1917 'sext' 'sext_ln64_125' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1918 [1/1] (0.84ns)   --->   "%add_ln64_475 = add i16 %sext_ln63_560, i16 %sext_ln63_557" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1918 'add' 'add_ln64_475' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1919 [1/1] (0.84ns)   --->   "%add_ln64_476 = add i15 %sext_ln64_125, i15 %p_316" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1919 'add' 'add_ln64_476' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_477 = add i16 %add_ln64_475, i16 %sext_ln63_561" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1920 'add' 'add_ln64_477' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_482 = add i15 %add_ln64_476, i15 %p_320" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1921 'add' 'add_ln64_482' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1922 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_484 = add i16 %add_ln64_481, i16 %add_ln64_477" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1922 'add' 'add_ln64_484' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1923 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_492 = add i15 %add_ln64_483, i15 %add_ln64_482" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1923 'add' 'add_ln64_492' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln63_576 = sext i13 %p_342" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1924 'sext' 'sext_ln63_576' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1925 [1/1] (2.38ns)   --->   "%mul_ln63_269 = mul i26 %sext_ln63_232, i26 67108383" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1925 'mul' 'mul_ln63_269' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1926 [1/1] (0.00ns)   --->   "%p_344 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_269, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1926 'partselect' 'p_344' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln63_578 = sext i14 %p_344" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1927 'sext' 'sext_ln63_578' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1928 [1/1] (0.83ns)   --->   "%add_ln64_514 = add i15 %sext_ln63_576, i15 %sext_ln63_578" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1928 'add' 'add_ln64_514' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln63_646 = sext i8 %p_400" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1929 'sext' 'sext_ln63_646' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1930 [1/1] (0.00ns)   --->   "%p_424 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %a_25, i32 10, i32 15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1930 'partselect' 'p_424' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln63_682 = sext i6 %p_424" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1931 'sext' 'sext_ln63_682' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1932 [1/1] (0.77ns)   --->   "%add_ln64_647 = add i8 %sext_ln63_682, i8 210" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1932 'add' 'add_ln64_647' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln64_199 = sext i8 %add_ln64_647" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1933 'sext' 'sext_ln64_199' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1934 [1/1] (0.76ns)   --->   "%add_ln64_648 = add i9 %sext_ln64_199, i9 %sext_ln63_646" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1934 'add' 'add_ln64_648' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln64_200 = sext i9 %add_ln64_648" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1935 'sext' 'sext_ln64_200' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln64_203 = sext i8 %add_ln64_651" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1936 'sext' 'sext_ln64_203' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 1937 [1/1] (0.77ns)   --->   "%add_ln64_652 = add i10 %sext_ln64_203, i10 %sext_ln64_200" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 1937 'add' 'add_ln64_652' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.36>
ST_15 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln63_14 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1938 'sext' 'sext_ln63_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1939 [1/1] (0.00ns)   --->   "%shl_ln63_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_1, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1939 'bitconcatenate' 'shl_ln63_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln63_20 = sext i19 %shl_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1940 'sext' 'sext_ln63_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1941 [1/1] (0.00ns)   --->   "%shl_ln63_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_1, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1941 'bitconcatenate' 'shl_ln63_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln63_21 = sext i17 %shl_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1942 'sext' 'sext_ln63_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln63_22 = sext i17 %shl_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1943 'sext' 'sext_ln63_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1944 [1/1] (0.88ns)   --->   "%add_ln63_1 = add i20 %sext_ln63_20, i20 %sext_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1944 'add' 'add_ln63_1' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1945 [1/1] (0.00ns)   --->   "%p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_1, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1945 'partselect' 'p_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1946 [1/1] (0.00ns)   --->   "%sext_ln63_23 = sext i8 %p_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1946 'sext' 'sext_ln63_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln63_42 = sext i9 %p_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1947 'sext' 'sext_ln63_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln63_44 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1948 'sext' 'sext_ln63_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln63_56 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1949 'sext' 'sext_ln63_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln63_57 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1950 'sext' 'sext_ln63_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln63_64 = sext i11 %p_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1951 'sext' 'sext_ln63_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln63_66 = sext i16 %a_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1952 'sext' 'sext_ln63_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln63_86 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1953 'sext' 'sext_ln63_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln63_92 = sext i16 %a_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1954 'sext' 'sext_ln63_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln63_100 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1955 'sext' 'sext_ln63_100' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln63_112 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1956 'sext' 'sext_ln63_112' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln63_115 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1957 'sext' 'sext_ln63_115' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1958 [1/1] (0.00ns)   --->   "%shl_ln63_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_10, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1958 'bitconcatenate' 'shl_ln63_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln63_117 = sext i21 %shl_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1959 'sext' 'sext_ln63_117' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1960 [1/1] (0.90ns)   --->   "%sub_ln63_8 = sub i22 %sext_ln63_117, i22 %sext_ln63_115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1960 'sub' 'sub_ln63_8' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1961 [1/1] (0.00ns)   --->   "%p_10 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_8, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1961 'partselect' 'p_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln63_118 = sext i10 %p_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1962 'sext' 'sext_ln63_118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln63_122 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1963 'sext' 'sext_ln63_122' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln63_127 = sext i10 %p_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1964 'sext' 'sext_ln63_127' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln63_128 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1965 'sext' 'sext_ln63_128' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln63_130 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1966 'sext' 'sext_ln63_130' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln63_140 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1967 'sext' 'sext_ln63_140' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1968 [1/1] (0.00ns)   --->   "%shl_ln63_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_13, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1968 'bitconcatenate' 'shl_ln63_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln63_145 = sext i22 %shl_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1969 'sext' 'sext_ln63_145' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1970 [1/1] (0.91ns)   --->   "%sub_ln63_9 = sub i23 0, i23 %sext_ln63_145" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1970 'sub' 'sub_ln63_9' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1971 [1/1] (0.00ns)   --->   "%p_13 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_9, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1971 'partselect' 'p_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln63_146 = sext i11 %p_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1972 'sext' 'sext_ln63_146' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln63_148 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1973 'sext' 'sext_ln63_148' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln63_149 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1974 'sext' 'sext_ln63_149' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1975 [1/1] (0.00ns)   --->   "%sext_ln63_150 = sext i16 %a_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1975 'sext' 'sext_ln63_150' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln63_156 = sext i11 %p_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1976 'sext' 'sext_ln63_156' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln63_158 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1977 'sext' 'sext_ln63_158' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln63_159 = sext i16 %a_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1978 'sext' 'sext_ln63_159' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln63_163 = sext i7 %p_15" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1979 'sext' 'sext_ln63_163' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln63_165 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1980 'sext' 'sext_ln63_165' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln63_166 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1981 'sext' 'sext_ln63_166' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln63_167 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1982 'sext' 'sext_ln63_167' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln63_171 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1983 'sext' 'sext_ln63_171' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln63_172 = sext i16 %a_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1984 'sext' 'sext_ln63_172' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1985 [1/1] (0.00ns)   --->   "%shl_ln63_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_16, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1985 'bitconcatenate' 'shl_ln63_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln63_173 = sext i19 %shl_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1986 'sext' 'sext_ln63_173' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_10 = sub i20 0, i20 %sext_ln63_173" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1987 'sub' 'sub_ln63_10' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1988 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_11 = sub i20 %sub_ln63_10, i20 %sext_ln63_171" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1988 'sub' 'sub_ln63_11' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1989 [1/1] (0.00ns)   --->   "%p_16 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_11, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1989 'partselect' 'p_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln63_174 = sext i8 %p_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1990 'sext' 'sext_ln63_174' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln63_175 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1991 'sext' 'sext_ln63_175' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln63_176 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1992 'sext' 'sext_ln63_176' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln63_183 = sext i16 %a_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1993 'sext' 'sext_ln63_183' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1994 [1/1] (0.00ns)   --->   "%shl_ln63_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_17, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1994 'bitconcatenate' 'shl_ln63_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln63_184 = sext i21 %shl_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1995 'sext' 'sext_ln63_184' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1996 [1/1] (0.90ns)   --->   "%sub_ln63_12 = sub i22 0, i22 %sext_ln63_184" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1996 'sub' 'sub_ln63_12' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1997 [1/1] (0.91ns)   --->   "%sub_ln63_13 = sub i22 %sub_ln63_12, i22 %sext_ln63_183" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1997 'sub' 'sub_ln63_13' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1998 [1/1] (0.00ns)   --->   "%p_17 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_13, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1998 'partselect' 'p_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln63_185 = sext i10 %p_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1999 'sext' 'sext_ln63_185' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln63_189 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2000 'sext' 'sext_ln63_189' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln63_195 = sext i8 %p_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2001 'sext' 'sext_ln63_195' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln63_198 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2002 'sext' 'sext_ln63_198' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln63_204 = sext i9 %p_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2003 'sext' 'sext_ln63_204' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln63_209 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2004 'sext' 'sext_ln63_209' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln63_213 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2005 'sext' 'sext_ln63_213' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2006 [1/1] (0.00ns)   --->   "%shl_ln63_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_20, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2006 'bitconcatenate' 'shl_ln63_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln63_214 = sext i22 %shl_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2007 'sext' 'sext_ln63_214' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2008 [1/1] (0.00ns)   --->   "%shl_ln63_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_20, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2008 'bitconcatenate' 'shl_ln63_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln63_215 = sext i19 %shl_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2009 'sext' 'sext_ln63_215' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln63_216 = sext i19 %shl_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2010 'sext' 'sext_ln63_216' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2011 [1/1] (0.91ns)   --->   "%sub_ln63_14 = sub i23 %sext_ln63_216, i23 %sext_ln63_214" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2011 'sub' 'sub_ln63_14' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2012 [1/1] (0.00ns)   --->   "%p_20 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_14, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2012 'partselect' 'p_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln63_217 = sext i11 %p_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2013 'sext' 'sext_ln63_217' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln63_220 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2014 'sext' 'sext_ln63_220' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln63_226 = sext i12 %p_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2015 'sext' 'sext_ln63_226' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln63_233 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2016 'sext' 'sext_ln63_233' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2017 [1/1] (0.00ns)   --->   "%shl_ln63_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_22, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2017 'bitconcatenate' 'shl_ln63_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln63_234 = sext i22 %shl_ln63_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2018 'sext' 'sext_ln63_234' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_15 = sub i23 0, i23 %sext_ln63_234" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2019 'sub' 'sub_ln63_15' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2020 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_16 = sub i23 %sub_ln63_15, i23 %sext_ln63_233" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2020 'sub' 'sub_ln63_16' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2021 [1/1] (0.00ns)   --->   "%p_22 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_16, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2021 'partselect' 'p_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln63_235 = sext i11 %p_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2022 'sext' 'sext_ln63_235' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2023 [1/1] (0.00ns)   --->   "%sext_ln63_244 = sext i12 %p_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2023 'sext' 'sext_ln63_244' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln63_253 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2024 'sext' 'sext_ln63_253' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2025 [1/1] (0.00ns)   --->   "%shl_ln63_13 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_24, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2025 'bitconcatenate' 'shl_ln63_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln63_255 = sext i21 %shl_ln63_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2026 'sext' 'sext_ln63_255' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_17 = sub i22 0, i22 %sext_ln63_255" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2027 'sub' 'sub_ln63_17' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2028 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_18 = sub i22 %sub_ln63_17, i22 %sext_ln63_253" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2028 'sub' 'sub_ln63_18' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2029 [1/1] (0.00ns)   --->   "%p_24 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_18, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2029 'partselect' 'p_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln63_256 = sext i10 %p_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2030 'sext' 'sext_ln63_256' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln63_258 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2031 'sext' 'sext_ln63_258' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln63_264 = sext i10 %p_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2032 'sext' 'sext_ln63_264' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2033 [1/2] (1.23ns)   --->   "%a_26 = load i18 %padded_addr_26" [lane_seg_hls/lane_seg_support.cpp:61]   --->   Operation 2033 'load' 'a_26' <Predicate = (!icmp_ln48)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_15 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln63_265 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2034 'sext' 'sext_ln63_265' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln63_266 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2035 'sext' 'sext_ln63_266' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln63_267 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2036 'sext' 'sext_ln63_267' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln63_268 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2037 'sext' 'sext_ln63_268' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln63_269 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2038 'sext' 'sext_ln63_269' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2039 [1/1] (0.00ns)   --->   "%sext_ln63_270 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2039 'sext' 'sext_ln63_270' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln63_271 = sext i16 %a_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2040 'sext' 'sext_ln63_271' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2041 [1/1] (2.38ns)   --->   "%mul_ln63_13 = mul i23 %sext_ln63_271, i23 8388558" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2041 'mul' 'mul_ln63_13' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2042 [1/1] (0.00ns)   --->   "%p_26 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_13, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2042 'partselect' 'p_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2043 [1/1] (0.00ns)   --->   "%sext_ln63_272 = sext i11 %p_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2043 'sext' 'sext_ln63_272' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i13 %sext_ln63_256, i13 %sext_ln63_226" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2044 'add' 'add_ln64' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2045 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i13 %add_ln64, i13 %sext_ln63_264" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2045 'add' 'add_ln64_1' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i13 %add_ln64_1" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2046 'sext' 'sext_ln64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2047 [1/1] (0.80ns)   --->   "%add_ln64_2 = add i13 %sext_ln63_244, i13 %sext_ln63_235" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2047 'add' 'add_ln64_2' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i13 %add_ln64_2" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2048 'sext' 'sext_ln64_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2049 [1/1] (0.79ns)   --->   "%add_ln64_3 = add i12 %sext_ln63_146, i12 %sext_ln63_174" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2049 'add' 'add_ln64_3' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln64_2 = sext i12 %add_ln64_3" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2050 'sext' 'sext_ln64_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_4 = add i14 %sext_ln64_2, i14 %sext_ln64_1" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2051 'add' 'add_ln64_4' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2052 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln64_5 = add i14 %add_ln64_4, i14 %sext_ln64" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2052 'add' 'add_ln64_5' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln64_3 = sext i14 %add_ln64_5" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2053 'sext' 'sext_ln64_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2054 [1/1] (0.78ns)   --->   "%add_ln64_6 = add i11 %sext_ln63_195, i11 %sext_ln63_185" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2054 'add' 'add_ln64_6' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2055 [1/1] (0.00ns)   --->   "%sext_ln64_4 = sext i11 %add_ln64_6" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2055 'sext' 'sext_ln64_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2056 [1/1] (0.79ns)   --->   "%add_ln64_7 = add i12 %sext_ln64_4, i12 %sext_ln63_156" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2056 'add' 'add_ln64_7' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln64_5 = sext i12 %add_ln64_7" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2057 'sext' 'sext_ln64_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2058 [1/1] (0.79ns)   --->   "%add_ln64_8 = add i12 %sext_ln63_217, i12 %sext_ln63_204" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2058 'add' 'add_ln64_8' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2059 [1/1] (0.00ns)   --->   "%sext_ln64_6 = sext i12 %add_ln64_8" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2059 'sext' 'sext_ln64_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln64_7 = sext i12 %add_ln64_9" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2060 'sext' 'sext_ln64_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2061 [1/1] (0.80ns)   --->   "%add_ln64_10 = add i13 %sext_ln64_7, i13 %sext_ln64_6" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2061 'add' 'add_ln64_10' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln64_8 = sext i13 %add_ln64_10" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2062 'sext' 'sext_ln64_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2063 [1/1] (0.82ns)   --->   "%add_ln64_11 = add i14 %sext_ln64_8, i14 %sext_ln64_5" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2063 'add' 'add_ln64_11' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln64_9 = sext i14 %add_ln64_11" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2064 'sext' 'sext_ln64_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2065 [1/1] (0.83ns)   --->   "%add_ln64_12 = add i15 %sext_ln64_9, i15 %sext_ln64_3" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2065 'add' 'add_ln64_12' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln64_10 = sext i15 %add_ln64_12" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2066 'sext' 'sext_ln64_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_13 = add i12 %sext_ln63_42, i12 %sext_ln63_64" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2067 'add' 'add_ln64_13' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2068 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln64_14 = add i12 %add_ln64_13, i12 %sext_ln63_23" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2068 'add' 'add_ln64_14' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln64_11 = sext i12 %add_ln64_14" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2069 'sext' 'sext_ln64_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln64_14 = sext i12 %add_ln64_17" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2070 'sext' 'sext_ln64_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2071 [1/1] (0.80ns)   --->   "%add_ln64_18 = add i13 %sext_ln64_14, i13 %sext_ln64_11" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2071 'add' 'add_ln64_18' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln64_15 = sext i13 %add_ln64_18" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2072 'sext' 'sext_ln64_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln64_16 = sext i12 %add_ln64_19" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2073 'sext' 'sext_ln64_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2074 [1/1] (0.80ns)   --->   "%add_ln64_20 = add i13 %sext_ln64_16, i13 %sext_ln63_118" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2074 'add' 'add_ln64_20' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln64_17 = sext i13 %add_ln64_20" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2075 'sext' 'sext_ln64_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_21 = add i12 %sext_ln63_127, i12 %sext_ln63_272" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2076 'add' 'add_ln64_21' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2077 [1/1] (0.77ns)   --->   "%add_ln64_22 = add i9 %sext_ln63_163, i9 365" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2077 'add' 'add_ln64_22' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln64_18 = sext i9 %add_ln64_22" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2078 'sext' 'sext_ln64_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2079 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln64_23 = add i12 %sext_ln64_18, i12 %add_ln64_21" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2079 'add' 'add_ln64_23' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln64_19 = sext i12 %add_ln64_23" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2080 'sext' 'sext_ln64_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_24 = add i14 %sext_ln64_19, i14 %sext_ln64_17" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2081 'add' 'add_ln64_24' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2082 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln64_25 = add i14 %add_ln64_24, i14 %sext_ln64_15" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2082 'add' 'add_ln64_25' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln64_20 = sext i14 %add_ln64_25" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2083 'sext' 'sext_ln64_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln64_21 = sext i14 %add_ln64_25" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2084 'sext' 'sext_ln64_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2085 [1/1] (0.84ns)   --->   "%sum = add i16 %sext_ln64_20, i16 %sext_ln64_10" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2085 'add' 'sum' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2086 [1/1] (0.84ns)   --->   "%add_ln55 = add i15 %sext_ln64_21, i15 %add_ln64_12" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2086 'add' 'add_ln55' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2087 'bitselect' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2088 'bitselect' 'tmp_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%select_ln74 = select i1 %tmp_1, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2089 'select' 'select_ln74' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2090 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_1 = select i1 %tmp, i15 %select_ln74, i15 %add_ln55" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2090 'select' 'sum_1' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln63_275 = sext i14 %p_29" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2091 'sext' 'sext_ln63_275' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln63_280 = sext i12 %p_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2092 'sext' 'sext_ln63_280' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln63_282 = sext i14 %p_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2093 'sext' 'sext_ln63_282' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2094 [1/1] (2.38ns)   --->   "%mul_ln63_39 = mul i24 %sext_ln63_270, i24 89" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2094 'mul' 'mul_ln63_39' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2095 [1/1] (0.00ns)   --->   "%p_53 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_39, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2095 'partselect' 'p_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln63_290 = sext i12 %p_53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2096 'sext' 'sext_ln63_290' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_51 = add i16 %add_ln64_48, i16 %add_ln64_37" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2097 'add' 'add_ln64_51' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln64_26 = sext i15 %add_ln64_52" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2098 'sext' 'sext_ln64_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln64_27 = sext i14 %p_29" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2099 'sext' 'sext_ln64_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2100 [1/1] (0.84ns)   --->   "%add_ln64_53 = add i16 %sext_ln64_26, i16 %sext_ln63_275" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2100 'add' 'add_ln64_53' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln64_28 = sext i15 %add_ln64_54" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2101 'sext' 'sext_ln64_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln64_29 = sext i15 %add_ln64_55" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2102 'sext' 'sext_ln64_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2103 [1/1] (0.84ns)   --->   "%add_ln64_56 = add i16 %sext_ln64_29, i16 %sext_ln64_28" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2103 'add' 'add_ln64_56' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2104 [1/1] (0.84ns)   --->   "%add_ln64_57 = add i15 %add_ln64_52, i15 %sext_ln64_27" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2104 'add' 'add_ln64_57' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2105 [1/1] (0.84ns)   --->   "%add_ln64_58 = add i15 %add_ln64_55, i15 %add_ln64_54" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2105 'add' 'add_ln64_58' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_59 = add i16 %add_ln64_56, i16 %add_ln64_53" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2106 'add' 'add_ln64_59' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln64_30 = sext i12 %p_34" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2107 'sext' 'sext_ln64_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_62 = add i16 %add_ln64_60, i16 %sext_ln63_280" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2108 'add' 'add_ln64_62' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln64_31 = sext i14 %p_38" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2109 'sext' 'sext_ln64_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_63 = add i16 %p_39, i16 %sext_ln63_282" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2110 'add' 'add_ln64_63' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2111 [1/1] (0.82ns)   --->   "%add_ln64_64 = add i13 %sext_ln63_290, i13 2707" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2111 'add' 'add_ln64_64' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i13 %add_ln64_64" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2112 'zext' 'zext_ln64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_65 = add i15 %trunc_ln64_9, i15 %sext_ln64_31" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2113 'add' 'add_ln64_65' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i13 %add_ln64_64" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2114 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2115 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_66 = add i16 %zext_ln64, i16 %add_ln64_63" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2115 'add' 'add_ln64_66' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_67 = add i15 %add_ln64_61, i15 %sext_ln64_30" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2116 'add' 'add_ln64_67' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2117 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_68 = add i15 %zext_ln64_1, i15 %add_ln64_65" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2117 'add' 'add_ln64_68' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2118 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_69 = add i16 %add_ln64_66, i16 %add_ln64_62" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2118 'add' 'add_ln64_69' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_70 = add i15 %add_ln64_58, i15 %add_ln64_57" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2119 'add' 'add_ln64_70' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2120 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_71 = add i15 %add_ln64_68, i15 %add_ln64_67" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2120 'add' 'add_ln64_71' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2121 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_72 = add i16 %add_ln64_69, i16 %add_ln64_59" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2121 'add' 'add_ln64_72' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_73 = add i15 %add_ln64_50, i15 %add_ln64_49" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2122 'add' 'add_ln64_73' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2123 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_74 = add i15 %add_ln64_71, i15 %add_ln64_70" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2123 'add' 'add_ln64_74' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2124 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_2 = add i16 %add_ln64_72, i16 %add_ln64_51" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2124 'add' 'sum_2' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2125 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_1 = add i15 %add_ln64_74, i15 %add_ln64_73" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2125 'add' 'add_ln55_1' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2126 'bitselect' 'tmp_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2127 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp_sgt  i16 %sum_2, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2127 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_2, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2128 'bitselect' 'tmp_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%select_ln74_2 = select i1 %tmp_3, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2129 'select' 'select_ln74_2' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%or_ln74 = or i1 %tmp_2, i1 %icmp_ln76" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2130 'or' 'or_ln74' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2131 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_3 = select i1 %or_ln74, i15 %select_ln74_2, i15 %add_ln55_1" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2131 'select' 'sum_3' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln63_293 = sext i12 %p_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2132 'sext' 'sext_ln63_293' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln63_298 = sext i15 %p_58" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2133 'sext' 'sext_ln63_298' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2134 [1/1] (0.00ns)   --->   "%shl_ln63_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_5, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2134 'bitconcatenate' 'shl_ln63_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln63_300 = sext i19 %shl_ln63_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2135 'sext' 'sext_ln63_300' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln63_301 = sext i19 %shl_ln63_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2136 'sext' 'sext_ln63_301' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2137 [1/1] (0.90ns)   --->   "%add_ln63_3 = add i22 %sext_ln63_299, i22 %sext_ln63_301" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2137 'add' 'add_ln63_3' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2138 [1/1] (0.00ns)   --->   "%p_59 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %add_ln63_3, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2138 'partselect' 'p_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln63_302 = sext i10 %p_59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2139 'sext' 'sext_ln63_302' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2140 [1/1] (0.00ns)   --->   "%shl_ln63_18 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_6, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2140 'bitconcatenate' 'shl_ln63_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln63_303 = sext i18 %shl_ln63_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2141 'sext' 'sext_ln63_303' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln63_304 = sext i18 %shl_ln63_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2142 'sext' 'sext_ln63_304' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln63_305 = sext i18 %shl_ln63_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2143 'sext' 'sext_ln63_305' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2144 [1/1] (0.87ns)   --->   "%sub_ln63_20 = sub i19 0, i19 %sext_ln63_305" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2144 'sub' 'sub_ln63_20' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2145 [1/1] (0.00ns)   --->   "%p_60 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_20, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2145 'partselect' 'p_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln63_306 = sext i7 %p_60" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2146 'sext' 'sext_ln63_306' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln63_307 = sext i12 %p_61" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2147 'sext' 'sext_ln63_307' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln63_308 = sext i12 %p_62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2148 'sext' 'sext_ln63_308' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln63_309 = sext i15 %p_65" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2149 'sext' 'sext_ln63_309' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2150 [1/1] (2.38ns)   --->   "%mul_ln63_62 = mul i27 %sext_ln63_269, i27 134217075" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2150 'mul' 'mul_ln63_62' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2151 [1/1] (0.00ns)   --->   "%p_80 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_62, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2151 'partselect' 'p_80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln63_314 = sext i15 %p_80" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2152 'sext' 'sext_ln63_314' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_100 = add i16 %add_ln64_97, i16 %add_ln64_86" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2153 'add' 'add_ln64_100' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln64_33 = sext i15 %add_ln64_101" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2154 'sext' 'sext_ln64_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln64_34 = sext i12 %p_56" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2155 'sext' 'sext_ln64_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2156 [1/1] (0.84ns)   --->   "%add_ln64_102 = add i16 %sext_ln64_33, i16 %sext_ln63_293" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2156 'add' 'add_ln64_102' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln64_35 = sext i10 %p_59" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2157 'sext' 'sext_ln64_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_103 = add i16 %sext_ln63_302, i16 %sext_ln63_298" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2158 'add' 'add_ln64_103' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2159 [1/1] (0.80ns)   --->   "%add_ln64_104 = add i13 %sext_ln63_306, i13 %sext_ln63_308" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2159 'add' 'add_ln64_104' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln64_36 = sext i13 %add_ln64_104" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2160 'sext' 'sext_ln64_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_105 = add i15 %sext_ln64_35, i15 %p_58" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2161 'add' 'add_ln64_105' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln64_37 = sext i13 %add_ln64_104" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2162 'sext' 'sext_ln64_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2163 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_106 = add i16 %sext_ln64_36, i16 %add_ln64_103" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2163 'add' 'add_ln64_106' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2164 [1/1] (0.84ns)   --->   "%add_ln64_107 = add i15 %add_ln64_101, i15 %sext_ln64_34" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2164 'add' 'add_ln64_107' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2165 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_108 = add i15 %sext_ln64_37, i15 %add_ln64_105" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2165 'add' 'add_ln64_108' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_109 = add i16 %add_ln64_106, i16 %add_ln64_102" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2166 'add' 'add_ln64_109' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln64_38 = sext i12 %p_61" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2167 'sext' 'sext_ln64_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_112 = add i16 %add_ln64_110, i16 %sext_ln63_307" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2168 'add' 'add_ln64_112' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_113 = add i16 %p_66, i16 %sext_ln63_309" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2169 'add' 'add_ln64_113' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2170 [1/1] (0.84ns)   --->   "%add_ln64_114 = add i16 %sext_ln63_314, i16 1541" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2170 'add' 'add_ln64_114' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_115 = add i15 %trunc_ln64_22, i15 %p_65" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2171 'add' 'add_ln64_115' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2172 [1/1] (0.84ns)   --->   "%add_ln64_116 = add i15 %p_80, i15 1541" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2172 'add' 'add_ln64_116' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2173 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_117 = add i16 %add_ln64_114, i16 %add_ln64_113" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2173 'add' 'add_ln64_117' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_118 = add i15 %add_ln64_111, i15 %sext_ln64_38" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2174 'add' 'add_ln64_118' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2175 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_119 = add i15 %add_ln64_116, i15 %add_ln64_115" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2175 'add' 'add_ln64_119' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2176 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_120 = add i16 %add_ln64_117, i16 %add_ln64_112" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2176 'add' 'add_ln64_120' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_121 = add i15 %add_ln64_108, i15 %add_ln64_107" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2177 'add' 'add_ln64_121' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2178 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_122 = add i15 %add_ln64_119, i15 %add_ln64_118" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2178 'add' 'add_ln64_122' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2179 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_123 = add i16 %add_ln64_120, i16 %add_ln64_109" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2179 'add' 'add_ln64_123' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_124 = add i15 %add_ln64_99, i15 %add_ln64_98" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2180 'add' 'add_ln64_124' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2181 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_125 = add i15 %add_ln64_122, i15 %add_ln64_121" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2181 'add' 'add_ln64_125' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2182 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_4 = add i16 %add_ln64_123, i16 %add_ln64_100" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2182 'add' 'sum_4' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2183 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_2 = add i15 %add_ln64_125, i15 %add_ln64_124" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2183 'add' 'add_ln55_2' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_4, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2184 'bitselect' 'tmp_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2185 [1/1] (0.85ns)   --->   "%icmp_ln76_1 = icmp_sgt  i16 %sum_4, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2185 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_4, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2186 'bitselect' 'tmp_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%select_ln74_4 = select i1 %tmp_5, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2187 'select' 'select_ln74_4' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%or_ln74_1 = or i1 %tmp_4, i1 %icmp_ln76_1" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2188 'or' 'or_ln74_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2189 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_5 = select i1 %or_ln74_1, i15 %select_ln74_4, i15 %add_ln55_2" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2189 'select' 'sum_5' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2190 [1/1] (0.00ns)   --->   "%shl_ln63_21 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_1, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2190 'bitconcatenate' 'shl_ln63_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln63_316 = sext i21 %shl_ln63_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2191 'sext' 'sext_ln63_316' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_21 = sub i22 0, i22 %sext_ln63_316" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2192 'sub' 'sub_ln63_21' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2193 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_22 = sub i22 %sub_ln63_21, i22 %sext_ln63_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2193 'sub' 'sub_ln63_22' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2194 [1/1] (0.00ns)   --->   "%p_82 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_22, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2194 'partselect' 'p_82' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln63_317 = sext i10 %p_82" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2195 'sext' 'sext_ln63_317' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln63_318 = sext i14 %p_83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2196 'sext' 'sext_ln63_318' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln63_319 = sext i15 %p_84" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2197 'sext' 'sext_ln63_319' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln63_323 = sext i15 %p_88" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2198 'sext' 'sext_ln63_323' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln63_325 = sext i15 %p_90" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2199 'sext' 'sext_ln63_325' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln63_326 = sext i14 %p_91" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2200 'sext' 'sext_ln63_326' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln63_327 = sext i15 %p_92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2201 'sext' 'sext_ln63_327' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2202 [1/1] (2.38ns)   --->   "%mul_ln63_88 = mul i28 %sext_ln63_268, i28 268433840" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2202 'mul' 'mul_ln63_88' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2203 [1/1] (0.00ns)   --->   "%p_107 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_88, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2203 'partselect' 'p_107' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_151 = add i16 %add_ln64_148, i16 %add_ln64_137" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2204 'add' 'add_ln64_151' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln64_40 = sext i10 %p_82" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2205 'sext' 'sext_ln64_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_152 = add i16 %sext_ln63_317, i16 %sext_ln63_319" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2206 'add' 'add_ln64_152' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln64_41 = sext i14 %p_83" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2207 'sext' 'sext_ln64_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_153 = add i15 %sext_ln64_40, i15 %p_84" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2208 'add' 'add_ln64_153' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2209 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_154 = add i16 %add_ln64_152, i16 %sext_ln63_318" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2209 'add' 'add_ln64_154' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2210 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_160 = add i15 %add_ln64_153, i15 %sext_ln64_41" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2210 'add' 'add_ln64_160' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_162 = add i16 %add_ln64_159, i16 %add_ln64_154" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2211 'add' 'add_ln64_162' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln64_43 = sext i14 %p_91" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2212 'sext' 'sext_ln64_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2213 [1/1] (0.84ns)   --->   "%add_ln64_163 = add i16 %sext_ln63_326, i16 %sext_ln63_325" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2213 'add' 'add_ln64_163' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2214 [1/1] (0.84ns)   --->   "%add_ln64_164 = add i15 %sext_ln64_43, i15 %p_90" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2214 'add' 'add_ln64_164' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_165 = add i16 %add_ln64_163, i16 %sext_ln63_323" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2215 'add' 'add_ln64_165' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_166 = add i16 %p_93, i16 %sext_ln63_327" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2216 'add' 'add_ln64_166' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2217 [1/1] (0.00ns)   --->   "%trunc_ln64_32 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_88, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2217 'partselect' 'trunc_ln64_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2218 [1/1] (0.85ns)   --->   "%add_ln64_167 = add i16 %p_107, i16 832" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2218 'add' 'add_ln64_167' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_168 = add i15 %trunc_ln64_31, i15 %p_92" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2219 'add' 'add_ln64_168' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2220 [1/1] (0.84ns)   --->   "%add_ln64_169 = add i15 %trunc_ln64_32, i15 832" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2220 'add' 'add_ln64_169' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2221 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_170 = add i16 %add_ln64_167, i16 %add_ln64_166" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2221 'add' 'add_ln64_170' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_171 = add i15 %add_ln64_164, i15 %p_88" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2222 'add' 'add_ln64_171' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2223 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_172 = add i15 %add_ln64_169, i15 %add_ln64_168" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2223 'add' 'add_ln64_172' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2224 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_173 = add i16 %add_ln64_170, i16 %add_ln64_165" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2224 'add' 'add_ln64_173' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_174 = add i15 %add_ln64_161, i15 %add_ln64_160" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2225 'add' 'add_ln64_174' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2226 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_175 = add i15 %add_ln64_172, i15 %add_ln64_171" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2226 'add' 'add_ln64_175' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2227 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_176 = add i16 %add_ln64_173, i16 %add_ln64_162" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2227 'add' 'add_ln64_176' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_177 = add i15 %add_ln64_150, i15 %add_ln64_149" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2228 'add' 'add_ln64_177' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2229 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_178 = add i15 %add_ln64_175, i15 %add_ln64_174" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2229 'add' 'add_ln64_178' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2230 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_6 = add i16 %add_ln64_176, i16 %add_ln64_151" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2230 'add' 'sum_6' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2231 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_3 = add i15 %add_ln64_178, i15 %add_ln64_177" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2231 'add' 'add_ln55_3' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_6, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2232 'bitselect' 'tmp_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2233 [1/1] (0.85ns)   --->   "%icmp_ln76_2 = icmp_sgt  i16 %sum_6, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2233 'icmp' 'icmp_ln76_2' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_6, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2234 'bitselect' 'tmp_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%select_ln74_6 = select i1 %tmp_8, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2235 'select' 'select_ln74_6' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%or_ln74_2 = or i1 %tmp_6, i1 %icmp_ln76_2" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2236 'or' 'or_ln74_2' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2237 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_7 = select i1 %or_ln74_2, i15 %select_ln74_6, i15 %add_ln55_3" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2237 'select' 'sum_7' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln63_334 = sext i6 %p_109" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2238 'sext' 'sext_ln63_334' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2239 [1/1] (0.00ns)   --->   "%shl_ln63_23 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_10, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2239 'bitconcatenate' 'shl_ln63_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln63_345 = sext i19 %shl_ln63_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2240 'sext' 'sext_ln63_345' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2241 [1/1] (0.88ns)   --->   "%sub_ln63_23 = sub i20 %sext_ln63_345, i20 %sext_ln63_112" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2241 'sub' 'sub_ln63_23' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2242 [1/1] (0.00ns)   --->   "%p_118 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_23, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2242 'partselect' 'p_118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln63_348 = sext i8 %p_118" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2243 'sext' 'sext_ln63_348' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_11, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2244 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln63_347 = sext i21 %tmp_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2245 'sext' 'sext_ln63_347' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2246 [1/1] (0.90ns)   --->   "%sub_ln63_144 = sub i22 %sext_ln63_126, i22 %sext_ln63_347" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2246 'sub' 'sub_ln63_144' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2247 [1/1] (0.00ns)   --->   "%p_119 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_144, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2247 'partselect' 'p_119' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln63_349 = sext i10 %p_119" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2248 'sext' 'sext_ln63_349' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln63_350 = sext i13 %p_120" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2249 'sext' 'sext_ln63_350' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln63_351 = sext i14 %p_121" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2250 'sext' 'sext_ln63_351' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2251 [1/1] (0.00ns)   --->   "%shl_ln63_26 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_26, i7 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2251 'bitconcatenate' 'shl_ln63_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln63_365 = sext i23 %shl_ln63_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2252 'sext' 'sext_ln63_365' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2253 [1/1] (0.00ns)   --->   "%shl_ln63_27 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_26, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2253 'bitconcatenate' 'shl_ln63_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln63_366 = sext i17 %shl_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2254 'sext' 'sext_ln63_366' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln63_367 = sext i17 %shl_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2255 'sext' 'sext_ln63_367' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln63_368 = sext i17 %shl_ln63_27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2256 'sext' 'sext_ln63_368' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2257 [1/1] (0.92ns)   --->   "%sub_ln63_26 = sub i24 %sext_ln63_368, i24 %sext_ln63_365" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2257 'sub' 'sub_ln63_26' <Predicate = (!icmp_ln48)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2258 [1/1] (0.00ns)   --->   "%p_134 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln63_26, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2258 'partselect' 'p_134' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln63_370 = sext i12 %p_134" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2259 'sext' 'sext_ln63_370' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln64_48 = sext i15 %add_ln64_189" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2260 'sext' 'sext_ln64_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln64_50 = sext i15 %add_ln64_192" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2261 'sext' 'sext_ln64_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2262 [1/1] (0.84ns)   --->   "%add_ln64_193 = add i16 %sext_ln64_50, i16 %sext_ln64_48" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2262 'add' 'add_ln64_193' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2263 [1/1] (0.84ns)   --->   "%add_ln64_195 = add i15 %add_ln64_192, i15 %add_ln64_189" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2263 'add' 'add_ln64_195' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_196 = add i16 %add_ln64_193, i16 %add_ln64_187" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2264 'add' 'add_ln64_196' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln64_56 = sext i15 %add_ln64_202" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2265 'sext' 'sext_ln64_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_203 = add i15 %sext_ln63_348, i15 %sext_ln63_351" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2266 'add' 'add_ln64_203' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2267 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_204 = add i15 %add_ln64_203, i15 %sext_ln63_349" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2267 'add' 'add_ln64_204' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln64_57 = sext i15 %add_ln64_204" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2268 'sext' 'sext_ln64_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2269 [1/1] (0.82ns)   --->   "%add_ln64_205 = add i14 %sext_ln63_350, i14 %sext_ln63_370" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2269 'add' 'add_ln64_205' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln64_58 = sext i14 %add_ln64_205" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2270 'sext' 'sext_ln64_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2271 [1/1] (0.82ns)   --->   "%add_ln64_206 = add i13 %sext_ln63_334, i13 5173" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2271 'add' 'add_ln64_206' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i13 %add_ln64_206" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2272 'zext' 'zext_ln64_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2273 [1/1] (0.83ns)   --->   "%add_ln64_207 = add i15 %zext_ln64_4, i15 %sext_ln64_58" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2273 'add' 'add_ln64_207' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln64_59 = sext i15 %add_ln64_207" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2274 'sext' 'sext_ln64_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_208 = add i16 %sext_ln64_59, i16 %sext_ln64_57" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2275 'add' 'add_ln64_208' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_209 = add i15 %add_ln64_207, i15 %add_ln64_204" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2276 'add' 'add_ln64_209' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2277 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_210 = add i16 %add_ln64_208, i16 %sext_ln64_56" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2277 'add' 'add_ln64_210' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_211 = add i15 %add_ln64_195, i15 %add_ln64_194" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2278 'add' 'add_ln64_211' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2279 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_212 = add i15 %add_ln64_209, i15 %add_ln64_202" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2279 'add' 'add_ln64_212' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2280 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_8 = add i16 %add_ln64_210, i16 %add_ln64_196" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2280 'add' 'sum_8' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2281 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_4 = add i15 %add_ln64_212, i15 %add_ln64_211" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2281 'add' 'add_ln55_4' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_8, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2282 'bitselect' 'tmp_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2283 [1/1] (0.85ns)   --->   "%icmp_ln76_3 = icmp_sgt  i16 %sum_8, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2283 'icmp' 'icmp_ln76_3' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_8, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2284 'bitselect' 'tmp_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%select_ln74_8 = select i1 %tmp_11, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2285 'select' 'select_ln74_8' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%or_ln74_3 = or i1 %tmp_10, i1 %icmp_ln76_3" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2286 'or' 'or_ln74_3' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2287 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_9 = select i1 %or_ln74_3, i15 %select_ln74_8, i15 %add_ln55_4" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2287 'select' 'sum_9' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln63_373 = sext i12 %p_142" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2288 'sext' 'sext_ln63_373' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln63_375 = sext i14 %p_146" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2289 'sext' 'sext_ln63_375' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2290 [1/1] (2.38ns)   --->   "%mul_ln63_136 = mul i28 %sext_ln63_268, i28 268431240" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2290 'mul' 'mul_ln63_136' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2291 [1/1] (0.00ns)   --->   "%p_161 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_136, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2291 'partselect' 'p_161' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_238 = add i16 %add_ln64_235, i16 %add_ln64_224" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2292 'add' 'add_ln64_238' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_249 = add i16 %add_ln64_246, i16 %add_ln64_241" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2293 'add' 'add_ln64_249' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln64_63 = sext i12 %p_142" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2294 'sext' 'sext_ln64_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_252 = add i16 %add_ln64_250, i16 %sext_ln63_373" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2295 'add' 'add_ln64_252' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln64_64 = sext i14 %p_146" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2296 'sext' 'sext_ln64_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_253 = add i16 %p_147, i16 %sext_ln63_375" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2297 'add' 'add_ln64_253' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2298 [1/1] (0.00ns)   --->   "%trunc_ln64_53 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_136, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2298 'partselect' 'trunc_ln64_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2299 [1/1] (0.85ns)   --->   "%add_ln64_254 = add i16 %p_161, i16 2659" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2299 'add' 'add_ln64_254' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_255 = add i15 %trunc_ln64_52, i15 %sext_ln64_64" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2300 'add' 'add_ln64_255' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2301 [1/1] (0.84ns)   --->   "%add_ln64_256 = add i15 %trunc_ln64_53, i15 2659" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2301 'add' 'add_ln64_256' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2302 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_257 = add i16 %add_ln64_254, i16 %add_ln64_253" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2302 'add' 'add_ln64_257' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_258 = add i15 %add_ln64_251, i15 %sext_ln64_63" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2303 'add' 'add_ln64_258' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2304 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_259 = add i15 %add_ln64_256, i15 %add_ln64_255" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2304 'add' 'add_ln64_259' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2305 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_260 = add i16 %add_ln64_257, i16 %add_ln64_252" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2305 'add' 'add_ln64_260' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_261 = add i15 %add_ln64_248, i15 %add_ln64_247" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2306 'add' 'add_ln64_261' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2307 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_262 = add i15 %add_ln64_259, i15 %add_ln64_258" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2307 'add' 'add_ln64_262' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2308 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_263 = add i16 %add_ln64_260, i16 %add_ln64_249" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2308 'add' 'add_ln64_263' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_264 = add i15 %add_ln64_237, i15 %add_ln64_236" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2309 'add' 'add_ln64_264' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2310 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_265 = add i15 %add_ln64_262, i15 %add_ln64_261" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2310 'add' 'add_ln64_265' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2311 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_10 = add i16 %add_ln64_263, i16 %add_ln64_238" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2311 'add' 'sum_10' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2312 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_5 = add i15 %add_ln64_265, i15 %add_ln64_264" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2312 'add' 'add_ln55_5' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_10, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2313 'bitselect' 'tmp_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2314 [1/1] (0.85ns)   --->   "%icmp_ln76_4 = icmp_sgt  i16 %sum_10, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2314 'icmp' 'icmp_ln76_4' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_10, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2315 'bitselect' 'tmp_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%select_ln74_10 = select i1 %tmp_13, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2316 'select' 'select_ln74_10' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%or_ln74_4 = or i1 %tmp_12, i1 %icmp_ln76_4" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2317 'or' 'or_ln74_4' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2318 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_11 = select i1 %or_ln74_4, i15 %select_ln74_10, i15 %add_ln55_5" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2318 'select' 'sum_11' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln63_394 = sext i15 %p_173" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2319 'sext' 'sext_ln63_394' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln63_395 = sext i14 %p_174" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2320 'sext' 'sext_ln63_395' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_289 = add i16 %add_ln64_286, i16 %add_ln64_276" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2321 'add' 'add_ln64_289' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln64_75 = sext i15 %add_ln64_295" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2322 'sext' 'sext_ln64_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln64_77 = sext i14 %p_174" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2323 'sext' 'sext_ln64_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_299 = add i16 %sext_ln63_395, i16 %sext_ln63_394" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2324 'add' 'add_ln64_299' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2325 [1/1] (0.80ns)   --->   "%add_ln64_300 = add i12 %sext_ln63_272, i12 2240" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2325 'add' 'add_ln64_300' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2326 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i12 %add_ln64_300" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2326 'zext' 'zext_ln64_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_301 = add i15 %sext_ln64_77, i15 %p_173" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2327 'add' 'add_ln64_301' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln64_8 = zext i12 %add_ln64_300" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2328 'zext' 'zext_ln64_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2329 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_302 = add i16 %zext_ln64_5, i16 %add_ln64_299" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2329 'add' 'add_ln64_302' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2330 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_304 = add i15 %zext_ln64_8, i15 %add_ln64_301" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2330 'add' 'add_ln64_304' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_305 = add i16 %add_ln64_302, i16 %add_ln64_298" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2331 'add' 'add_ln64_305' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_306 = add i15 %add_ln64_304, i15 %add_ln64_303" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2332 'add' 'add_ln64_306' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2333 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_307 = add i16 %add_ln64_305, i16 %sext_ln64_75" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2333 'add' 'add_ln64_307' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_308 = add i15 %add_ln64_288, i15 %add_ln64_287" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2334 'add' 'add_ln64_308' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2335 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_309 = add i15 %add_ln64_306, i15 %add_ln64_295" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2335 'add' 'add_ln64_309' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2336 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_12 = add i16 %add_ln64_307, i16 %add_ln64_289" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2336 'add' 'sum_12' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2337 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_6 = add i15 %add_ln64_309, i15 %add_ln64_308" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2337 'add' 'add_ln55_6' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_12, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2338 'bitselect' 'tmp_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2339 [1/1] (0.85ns)   --->   "%icmp_ln76_5 = icmp_sgt  i16 %sum_12, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2339 'icmp' 'icmp_ln76_5' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_12, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2340 'bitselect' 'tmp_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%select_ln74_12 = select i1 %tmp_20, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2341 'select' 'select_ln74_12' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%or_ln74_5 = or i1 %tmp_19, i1 %icmp_ln76_5" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2342 'or' 'or_ln74_5' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2343 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_13 = select i1 %or_ln74_5, i15 %select_ln74_12, i15 %add_ln55_6" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2343 'select' 'sum_13' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2344 [1/1] (0.00ns)   --->   "%shl_ln63_40 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_11, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2344 'bitconcatenate' 'shl_ln63_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln63_427 = sext i20 %shl_ln63_40" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2345 'sext' 'sext_ln63_427' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2346 [1/1] (0.89ns)   --->   "%sub_ln63_37 = sub i21 %sext_ln63_427, i21 %sext_ln63_122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2346 'sub' 'sub_ln63_37' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2347 [1/1] (0.00ns)   --->   "%p_199 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_37, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2347 'partselect' 'p_199' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln63_429 = sext i9 %p_199" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2348 'sext' 'sext_ln63_429' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln63_432 = sext i13 %p_200" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2349 'sext' 'sext_ln63_432' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2350 [1/1] (2.38ns)   --->   "%mul_ln63_176 = mul i26 %sext_ln63_267, i26 293" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2350 'mul' 'mul_ln63_176' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2351 [1/1] (0.00ns)   --->   "%p_214 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_176, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2351 'partselect' 'p_214' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln63_449 = sext i14 %p_214" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2352 'sext' 'sext_ln63_449' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_332 = add i16 %add_ln64_329, i16 %add_ln64_320" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2353 'add' 'add_ln64_332' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln64_88 = sext i15 %add_ln64_338" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2354 'sext' 'sext_ln64_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln64_90 = sext i15 %add_ln64_340" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2355 'sext' 'sext_ln64_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2356 [1/1] (0.82ns)   --->   "%add_ln64_341 = add i14 %sext_ln63_432, i14 %sext_ln63_429" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2356 'add' 'add_ln64_341' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln64_91 = sext i14 %add_ln64_341" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2357 'sext' 'sext_ln64_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_342 = add i15 %sext_ln63_449, i15 321" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2358 'add' 'add_ln64_342' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2359 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_343 = add i15 %add_ln64_342, i15 %sext_ln64_91" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2359 'add' 'add_ln64_343' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln64_92 = sext i15 %add_ln64_343" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2360 'sext' 'sext_ln64_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_344 = add i16 %sext_ln64_92, i16 %sext_ln64_90" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2361 'add' 'add_ln64_344' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_345 = add i15 %add_ln64_343, i15 %add_ln64_340" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2362 'add' 'add_ln64_345' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2363 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_346 = add i16 %add_ln64_344, i16 %sext_ln64_88" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2363 'add' 'add_ln64_346' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_347 = add i15 %add_ln64_331, i15 %add_ln64_330" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2364 'add' 'add_ln64_347' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2365 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_348 = add i15 %add_ln64_345, i15 %add_ln64_338" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2365 'add' 'add_ln64_348' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2366 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_14 = add i16 %add_ln64_346, i16 %add_ln64_332" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2366 'add' 'sum_14' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2367 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_7 = add i15 %add_ln64_348, i15 %add_ln64_347" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2367 'add' 'add_ln55_7' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_14, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2368 'bitselect' 'tmp_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2369 [1/1] (0.85ns)   --->   "%icmp_ln76_6 = icmp_sgt  i16 %sum_14, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2369 'icmp' 'icmp_ln76_6' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_14, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2370 'bitselect' 'tmp_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%select_ln74_14 = select i1 %tmp_25, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2371 'select' 'select_ln74_14' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%or_ln74_6 = or i1 %tmp_24, i1 %icmp_ln76_6" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2372 'or' 'or_ln74_6' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2373 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_15 = select i1 %or_ln74_6, i15 %select_ln74_14, i15 %add_ln55_7" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2373 'select' 'sum_15' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln63_464 = sext i15 %p_225" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2374 'sext' 'sext_ln63_464' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln63_465 = sext i14 %p_226" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2375 'sext' 'sext_ln63_465' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln63_468 = sext i4 %p_235" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2376 'sext' 'sext_ln63_468' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2377 [1/1] (2.38ns)   --->   "%mul_ln63_198 = mul i28 %sext_ln63_268, i28 268434095" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2377 'mul' 'mul_ln63_198' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2378 [1/1] (0.00ns)   --->   "%p_241 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_198, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2378 'partselect' 'p_241' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_371 = add i16 %add_ln64_368, i16 %add_ln64_360" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2379 'add' 'add_ln64_371' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln64_97 = sext i15 %add_ln64_373" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2380 'sext' 'sext_ln64_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_379 = add i16 %add_ln64_377, i16 %sext_ln64_97" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2381 'add' 'add_ln64_379' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_382 = add i16 %add_ln64_380, i16 %sext_ln63_464" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2382 'add' 'add_ln64_382' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2383 [1/1] (0.00ns)   --->   "%trunc_ln64_69 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_198, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2383 'partselect' 'trunc_ln64_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln64_100 = sext i14 %p_226" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2384 'sext' 'sext_ln64_100' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_383 = add i16 %sext_ln63_465, i16 %p_241" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2385 'add' 'add_ln64_383' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2386 [1/1] (0.80ns)   --->   "%add_ln64_384 = add i12 %sext_ln63_468, i12 2409" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2386 'add' 'add_ln64_384' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i12 %add_ln64_384" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2387 'zext' 'zext_ln64_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_385 = add i15 %sext_ln64_100, i15 %trunc_ln64_69" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2388 'add' 'add_ln64_385' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i12 %add_ln64_384" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2389 'zext' 'zext_ln64_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2390 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_386 = add i16 %zext_ln64_2, i16 %add_ln64_383" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2390 'add' 'add_ln64_386' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_387 = add i15 %add_ln64_381, i15 %p_225" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2391 'add' 'add_ln64_387' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2392 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_388 = add i15 %zext_ln64_3, i15 %add_ln64_385" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2392 'add' 'add_ln64_388' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2393 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_389 = add i16 %add_ln64_386, i16 %add_ln64_382" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2393 'add' 'add_ln64_389' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_390 = add i15 %add_ln64_378, i15 %add_ln64_373" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2394 'add' 'add_ln64_390' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2395 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_391 = add i15 %add_ln64_388, i15 %add_ln64_387" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2395 'add' 'add_ln64_391' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2396 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_392 = add i16 %add_ln64_389, i16 %add_ln64_379" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2396 'add' 'add_ln64_392' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_393 = add i15 %add_ln64_370, i15 %add_ln64_369" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2397 'add' 'add_ln64_393' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2398 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_394 = add i15 %add_ln64_391, i15 %add_ln64_390" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2398 'add' 'add_ln64_394' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2399 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_16 = add i16 %add_ln64_392, i16 %add_ln64_371" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2399 'add' 'sum_16' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2400 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_8 = add i15 %add_ln64_394, i15 %add_ln64_393" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2400 'add' 'add_ln55_8' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_16, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2401 'bitselect' 'tmp_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2402 [1/1] (0.85ns)   --->   "%icmp_ln76_7 = icmp_sgt  i16 %sum_16, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2402 'icmp' 'icmp_ln76_7' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_16, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2403 'bitselect' 'tmp_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%select_ln74_16 = select i1 %tmp_27, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2404 'select' 'select_ln74_16' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%or_ln74_7 = or i1 %tmp_26, i1 %icmp_ln76_7" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2405 'or' 'or_ln74_7' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2406 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_17 = select i1 %or_ln74_7, i15 %select_ln74_16, i15 %add_ln55_8" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2406 'select' 'sum_17' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2407 [1/1] (0.88ns)   --->   "%sub_ln63_47 = sub i20 %sext_ln63_20, i20 %sext_ln63_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2407 'sub' 'sub_ln63_47' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2408 [1/1] (0.00ns)   --->   "%p_242 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_47, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2408 'partselect' 'p_242' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln63_471 = sext i10 %p_243" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2409 'sext' 'sext_ln63_471' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2410 [1/1] (0.00ns)   --->   "%sext_ln63_476 = sext i9 %p_246" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2410 'sext' 'sext_ln63_476' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2411 [1/1] (0.00ns)   --->   "%shl_ln63_48 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_6, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2411 'bitconcatenate' 'shl_ln63_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln63_475 = sext i20 %shl_ln63_48" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2412 'sext' 'sext_ln63_475' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2413 [1/1] (0.89ns)   --->   "%sub_ln63_48 = sub i21 %sext_ln63_475, i21 %sext_ln63_304" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2413 'sub' 'sub_ln63_48' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2414 [1/1] (0.00ns)   --->   "%p_247 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_48, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2414 'partselect' 'p_247' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln63_482 = sext i9 %p_247" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2415 'sext' 'sext_ln63_482' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln63_478 = sext i8 %p_249" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2416 'sext' 'sext_ln63_478' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2417 [1/1] (0.00ns)   --->   "%shl_ln63_49 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_10, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2417 'bitconcatenate' 'shl_ln63_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln63_481 = sext i17 %shl_ln63_49" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2418 'sext' 'sext_ln63_481' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2419 [1/1] (0.88ns)   --->   "%sub_ln63_49 = sub i20 %sext_ln63_345, i20 %sext_ln63_481" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2419 'sub' 'sub_ln63_49' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2420 [1/1] (0.00ns)   --->   "%p_251 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_49, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2420 'partselect' 'p_251' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln63_487 = sext i8 %p_251" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2421 'sext' 'sext_ln63_487' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2422 [1/1] (0.00ns)   --->   "%shl_ln63_50 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_11, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2422 'bitconcatenate' 'shl_ln63_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln63_483 = sext i18 %shl_ln63_50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2423 'sext' 'sext_ln63_483' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2424 [1/1] (0.89ns)   --->   "%sub_ln63_50 = sub i21 %sext_ln63_427, i21 %sext_ln63_483" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2424 'sub' 'sub_ln63_50' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2425 [1/1] (0.00ns)   --->   "%p_252 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_50, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2425 'partselect' 'p_252' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln63_488 = sext i9 %p_252" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2426 'sext' 'sext_ln63_488' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2427 [1/1] (0.00ns)   --->   "%shl_ln63_51 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_13, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2427 'bitconcatenate' 'shl_ln63_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln63_486 = sext i18 %shl_ln63_51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2428 'sext' 'sext_ln63_486' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2429 [1/1] (0.87ns)   --->   "%add_ln63_8 = add i19 %sext_ln63_486, i19 %sext_ln63_140" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2429 'add' 'add_ln63_8' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2430 [1/1] (0.00ns)   --->   "%p_254 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln63_8, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2430 'partselect' 'p_254' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln63_490 = sext i7 %p_254" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2431 'sext' 'sext_ln63_490' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln63_491 = sext i9 %p_255" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2432 'sext' 'sext_ln63_491' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2433 [1/1] (0.00ns)   --->   "%shl_ln63_52 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_15, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2433 'bitconcatenate' 'shl_ln63_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln63_489 = sext i19 %shl_ln63_52" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2434 'sext' 'sext_ln63_489' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2435 [1/1] (0.88ns)   --->   "%sub_ln63_51 = sub i20 %sext_ln63_489, i20 %sext_ln63_158" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2435 'sub' 'sub_ln63_51' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2436 [1/1] (0.00ns)   --->   "%p_256 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_51, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2436 'partselect' 'p_256' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln63_495 = sext i8 %p_256" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2437 'sext' 'sext_ln63_495' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2438 [1/1] (0.88ns)   --->   "%add_ln63_9 = add i20 %sext_ln63_173, i20 %sext_ln63_171" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2438 'add' 'add_ln63_9' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2439 [1/1] (0.00ns)   --->   "%p_257 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_9, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2439 'partselect' 'p_257' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln63_498 = sext i8 %p_257" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2440 'sext' 'sext_ln63_498' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2441 [1/1] (0.00ns)   --->   "%shl_ln63_53 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_17, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2441 'bitconcatenate' 'shl_ln63_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln63_492 = sext i20 %shl_ln63_53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2442 'sext' 'sext_ln63_492' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2443 [1/1] (0.00ns)   --->   "%shl_ln63_54 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_17, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2443 'bitconcatenate' 'shl_ln63_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln63_493 = sext i18 %shl_ln63_54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2444 'sext' 'sext_ln63_493' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln63_494 = sext i18 %shl_ln63_54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2445 'sext' 'sext_ln63_494' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2446 [1/1] (0.89ns)   --->   "%add_ln63_10 = add i21 %sext_ln63_492, i21 %sext_ln63_494" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2446 'add' 'add_ln63_10' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2447 [1/1] (0.00ns)   --->   "%p_258 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln63_10, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2447 'partselect' 'p_258' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln63_500 = sext i9 %p_258" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2448 'sext' 'sext_ln63_500' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2449 [1/1] (0.88ns)   --->   "%sub_ln63_52 = sub i20 %sext_ln63_215, i20 %sext_ln63_209" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2449 'sub' 'sub_ln63_52' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2450 [1/1] (0.00ns)   --->   "%p_261 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_52, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2450 'partselect' 'p_261' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln63_506 = sext i8 %p_261" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2451 'sext' 'sext_ln63_506' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2452 [1/1] (0.00ns)   --->   "%shl_ln63_60 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_26, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2452 'bitconcatenate' 'shl_ln63_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln63_514 = sext i19 %shl_ln63_60" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2453 'sext' 'sext_ln63_514' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2454 [1/1] (0.88ns)   --->   "%sub_ln63_54 = sub i20 %sext_ln63_514, i20 %sext_ln63_266" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2454 'sub' 'sub_ln63_54' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2455 [1/1] (0.00ns)   --->   "%p_267 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_54, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2455 'partselect' 'p_267' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln63_517 = sext i8 %p_267" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2456 'sext' 'sext_ln63_517' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2457 [1/1] (0.77ns)   --->   "%add_ln64_401 = add i10 %sext_ln63_476, i10 %sext_ln63_487" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2457 'add' 'add_ln64_401' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln64_104 = sext i10 %add_ln64_401" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2458 'sext' 'sext_ln64_104' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2459 [1/1] (0.78ns)   --->   "%add_ln64_402 = add i11 %sext_ln64_104, i11 %sext_ln63_471" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2459 'add' 'add_ln64_402' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln64_105 = sext i11 %add_ln64_402" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2460 'sext' 'sext_ln64_105' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2461 [1/1] (0.77ns)   --->   "%add_ln64_403 = add i10 %sext_ln63_482, i10 %sext_ln63_488" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2461 'add' 'add_ln64_403' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln64_106 = sext i10 %add_ln64_403" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2462 'sext' 'sext_ln64_106' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2463 [1/1] (0.77ns)   --->   "%add_ln64_404 = add i10 %sext_ln63_491, i10 %sext_ln63_490" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2463 'add' 'add_ln64_404' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln64_107 = sext i10 %add_ln64_404" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2464 'sext' 'sext_ln64_107' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2465 [1/1] (0.78ns)   --->   "%add_ln64_405 = add i11 %sext_ln64_107, i11 %sext_ln64_106" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2465 'add' 'add_ln64_405' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln64_108 = sext i11 %add_ln64_405" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2466 'sext' 'sext_ln64_108' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2467 [1/1] (0.79ns)   --->   "%add_ln64_406 = add i12 %sext_ln64_108, i12 %sext_ln64_105" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2467 'add' 'add_ln64_406' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2468 [1/1] (0.76ns)   --->   "%add_ln64_408 = add i9 %sext_ln63_495, i9 %sext_ln63_506" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2468 'add' 'add_ln64_408' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln64_110 = sext i9 %add_ln64_408" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2469 'sext' 'sext_ln64_110' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2470 [1/1] (0.77ns)   --->   "%add_ln64_409 = add i10 %sext_ln64_110, i10 %sext_ln63_498" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2470 'add' 'add_ln64_409' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln64_111 = sext i10 %add_ln64_409" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2471 'sext' 'sext_ln64_111' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2472 [1/1] (0.77ns)   --->   "%add_ln64_410 = add i10 %sext_ln63_500, i10 %sext_ln63_517" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2472 'add' 'add_ln64_410' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln64_112 = sext i10 %add_ln64_410" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2473 'sext' 'sext_ln64_112' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2474 [1/1] (0.76ns)   --->   "%add_ln64_411 = add i9 %sext_ln63_478, i9 422" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2474 'add' 'add_ln64_411' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln64_113 = sext i9 %add_ln64_411" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2475 'sext' 'sext_ln64_113' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_412 = add i11 %sext_ln64_113, i11 %sext_ln64_112" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2476 'add' 'add_ln64_412' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2477 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_413 = add i11 %add_ln64_412, i11 %sext_ln64_111" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2477 'add' 'add_ln64_413' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln64_114 = sext i11 %add_ln64_413" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2478 'sext' 'sext_ln64_114' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln64_119 = sext i9 %add_ln64_419" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2479 'sext' 'sext_ln64_119' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2480 [1/1] (0.79ns)   --->   "%add_ln64_420 = add i12 %sext_ln64_119, i12 %sext_ln64_114" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2480 'add' 'add_ln64_420' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2481 [1/1] (2.38ns)   --->   "%mul_ln63_228 = mul i28 %sext_ln63_268, i28 268432909" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2481 'mul' 'mul_ln63_228' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2482 [1/1] (0.00ns)   --->   "%p_294 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_228, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2482 'partselect' 'p_294' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_446 = add i16 %add_ln64_443, i16 %add_ln64_432" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2483 'add' 'add_ln64_446' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_457 = add i16 %add_ln64_454, i16 %add_ln64_449" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2484 'add' 'add_ln64_457' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_460 = add i16 %add_ln64_458, i16 %p_275" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2485 'add' 'add_ln64_460' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_461 = add i16 %p_280, i16 %p_279" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2486 'add' 'add_ln64_461' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2487 [1/1] (0.00ns)   --->   "%trunc_ln64_88 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_228, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2487 'partselect' 'trunc_ln64_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2488 [1/1] (0.85ns)   --->   "%add_ln64_462 = add i16 %p_294, i16 999" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2488 'add' 'add_ln64_462' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_463 = add i15 %trunc_ln64_87, i15 %trunc_ln64_86" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2489 'add' 'add_ln64_463' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2490 [1/1] (0.84ns)   --->   "%add_ln64_464 = add i15 %trunc_ln64_88, i15 999" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2490 'add' 'add_ln64_464' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2491 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_465 = add i16 %add_ln64_462, i16 %add_ln64_461" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2491 'add' 'add_ln64_465' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_466 = add i15 %add_ln64_459, i15 %trunc_ln64_85" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2492 'add' 'add_ln64_466' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2493 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_467 = add i15 %add_ln64_464, i15 %add_ln64_463" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2493 'add' 'add_ln64_467' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2494 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_468 = add i16 %add_ln64_465, i16 %add_ln64_460" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2494 'add' 'add_ln64_468' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_469 = add i15 %add_ln64_456, i15 %add_ln64_455" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2495 'add' 'add_ln64_469' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2496 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_470 = add i15 %add_ln64_467, i15 %add_ln64_466" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2496 'add' 'add_ln64_470' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2497 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_471 = add i16 %add_ln64_468, i16 %add_ln64_457" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2497 'add' 'add_ln64_471' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_472 = add i15 %add_ln64_445, i15 %add_ln64_444" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2498 'add' 'add_ln64_472' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2499 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_473 = add i15 %add_ln64_470, i15 %add_ln64_469" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2499 'add' 'add_ln64_473' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2500 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_20 = add i16 %add_ln64_471, i16 %add_ln64_446" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2500 'add' 'sum_20' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2501 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_9 = add i15 %add_ln64_473, i15 %add_ln64_472" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2501 'add' 'add_ln55_9' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_20, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2502 'bitselect' 'tmp_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2503 [1/1] (0.85ns)   --->   "%icmp_ln76_8 = icmp_sgt  i16 %sum_20, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2503 'icmp' 'icmp_ln76_8' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_20, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2504 'bitselect' 'tmp_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%select_ln74_20 = select i1 %tmp_31, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2505 'select' 'select_ln74_20' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%or_ln74_8 = or i1 %tmp_30, i1 %icmp_ln76_8" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2506 'or' 'or_ln74_8' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2507 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_21 = select i1 %or_ln74_8, i15 %select_ln74_20, i15 %add_ln55_9" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2507 'select' 'sum_21' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln63_528 = sext i5 %p_298" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2508 'sext' 'sext_ln63_528' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2509 [1/1] (0.00ns)   --->   "%shl_ln63_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_12, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2509 'bitconcatenate' 'shl_ln63_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln63_540 = sext i24 %shl_ln63_64" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2510 'sext' 'sext_ln63_540' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2511 [1/1] (0.00ns)   --->   "%shl_ln63_65 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_12, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2511 'bitconcatenate' 'shl_ln63_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2512 [1/1] (0.00ns)   --->   "%sext_ln63_541 = sext i19 %shl_ln63_65" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2512 'sext' 'sext_ln63_541' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln63_542 = sext i19 %shl_ln63_65" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2513 'sext' 'sext_ln63_542' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2514 [1/1] (0.93ns)   --->   "%add_ln63_13 = add i25 %sext_ln63_540, i25 %sext_ln63_542" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2514 'add' 'add_ln63_13' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2515 [1/1] (0.00ns)   --->   "%p_307 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %add_ln63_13, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2515 'partselect' 'p_307' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln63_545 = sext i13 %p_307" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2516 'sext' 'sext_ln63_545' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2517 [1/1] (0.00ns)   --->   "%shl_ln63_66 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_15, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2517 'bitconcatenate' 'shl_ln63_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln63_546 = sext i18 %shl_ln63_66" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2518 'sext' 'sext_ln63_546' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln63_547 = sext i18 %shl_ln63_66" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2519 'sext' 'sext_ln63_547' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln63_548 = sext i18 %shl_ln63_66" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2520 'sext' 'sext_ln63_548' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2521 [1/1] (0.87ns)   --->   "%sub_ln63_59 = sub i19 0, i19 %sext_ln63_548" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2521 'sub' 'sub_ln63_59' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2522 [1/1] (0.00ns)   --->   "%p_310 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_59, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2522 'partselect' 'p_310' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln63_551 = sext i7 %p_310" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2523 'sext' 'sext_ln63_551' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2524 [1/1] (0.00ns)   --->   "%p_312 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_12, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2524 'partselect' 'p_312' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln63_553 = sext i10 %p_312" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2525 'sext' 'sext_ln63_553' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln63_554 = sext i12 %p_313" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2526 'sext' 'sext_ln63_554' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2527 [1/1] (2.38ns)   --->   "%mul_ln63_246 = mul i25 %sext_ln63_265, i25 172" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2527 'mul' 'mul_ln63_246' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2528 [1/1] (0.00ns)   --->   "%p_321 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_246, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2528 'partselect' 'p_321' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln63_562 = sext i13 %p_321" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2529 'sext' 'sext_ln63_562' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_485 = add i13 %sext_ln63_554, i13 %sext_ln63_553" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2530 'add' 'add_ln64_485' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2531 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln64_486 = add i13 %add_ln64_485, i13 %sext_ln63_551" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2531 'add' 'add_ln64_486' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln64_128 = sext i13 %add_ln64_486" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2532 'sext' 'sext_ln64_128' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln64_129 = sext i15 %add_ln64_487" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2533 'sext' 'sext_ln64_129' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln64_130 = sext i14 %add_ln64_488" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2534 'sext' 'sext_ln64_130' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln64_131 = sext i14 %add_ln64_488" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2535 'sext' 'sext_ln64_131' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_489 = add i16 %sext_ln64_130, i16 %sext_ln64_129" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2536 'add' 'add_ln64_489' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln64_132 = sext i13 %add_ln64_486" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2537 'sext' 'sext_ln64_132' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_490 = add i15 %sext_ln64_131, i15 %add_ln64_487" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2538 'add' 'add_ln64_490' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2539 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_491 = add i16 %add_ln64_489, i16 %sext_ln64_128" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2539 'add' 'add_ln64_491' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2540 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_493 = add i15 %add_ln64_490, i15 %sext_ln64_132" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2540 'add' 'add_ln64_493' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_494 = add i16 %add_ln64_491, i16 %add_ln64_484" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2541 'add' 'add_ln64_494' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln64_136 = sext i14 %add_ln64_500" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2542 'sext' 'sext_ln64_136' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln64_137 = sext i15 %add_ln64_502" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2543 'sext' 'sext_ln64_137' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2544 [1/1] (0.82ns)   --->   "%add_ln64_503 = add i14 %sext_ln63_545, i14 %sext_ln63_562" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2544 'add' 'add_ln64_503' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln64_138 = sext i14 %add_ln64_503" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2545 'sext' 'sext_ln64_138' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2546 [1/1] (0.80ns)   --->   "%add_ln64_504 = add i12 %sext_ln63_528, i12 2963" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2546 'add' 'add_ln64_504' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln64_9 = zext i12 %add_ln64_504" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2547 'zext' 'zext_ln64_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2548 [1/1] (0.83ns)   --->   "%add_ln64_505 = add i15 %zext_ln64_9, i15 %sext_ln64_138" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2548 'add' 'add_ln64_505' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln64_139 = sext i15 %add_ln64_505" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2549 'sext' 'sext_ln64_139' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_506 = add i16 %sext_ln64_139, i16 %sext_ln64_137" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2550 'add' 'add_ln64_506' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln64_140 = sext i14 %add_ln64_500" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2551 'sext' 'sext_ln64_140' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_507 = add i15 %add_ln64_505, i15 %add_ln64_502" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2552 'add' 'add_ln64_507' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2553 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_508 = add i16 %add_ln64_506, i16 %sext_ln64_136" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2553 'add' 'add_ln64_508' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_509 = add i15 %add_ln64_493, i15 %add_ln64_492" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2554 'add' 'add_ln64_509' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2555 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_510 = add i15 %add_ln64_507, i15 %sext_ln64_140" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2555 'add' 'add_ln64_510' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2556 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_22 = add i16 %add_ln64_508, i16 %add_ln64_494" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2556 'add' 'sum_22' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2557 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_10 = add i15 %add_ln64_510, i15 %add_ln64_509" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2557 'add' 'add_ln55_10' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_22, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2558 'bitselect' 'tmp_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2559 [1/1] (0.85ns)   --->   "%icmp_ln76_9 = icmp_sgt  i16 %sum_22, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2559 'icmp' 'icmp_ln76_9' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_22, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2560 'bitselect' 'tmp_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%select_ln74_22 = select i1 %tmp_33, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2561 'select' 'select_ln74_22' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%or_ln74_9 = or i1 %tmp_32, i1 %icmp_ln76_9" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2562 'or' 'or_ln74_9' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2563 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_23 = select i1 %or_ln74_9, i15 %select_ln74_22, i15 %add_ln55_10" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2563 'select' 'sum_23' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln63_567 = sext i15 %p_329" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2564 'sext' 'sext_ln63_567' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln63_569 = sext i15 %p_333" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2565 'sext' 'sext_ln63_569' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2566 [1/1] (2.38ns)   --->   "%mul_ln63_270 = mul i26 %sext_ln63_239, i26 67108539" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2566 'mul' 'mul_ln63_270' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2567 [1/1] (0.00ns)   --->   "%p_345 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_270, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2567 'partselect' 'p_345' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln63_579 = sext i14 %p_345" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2568 'sext' 'sext_ln63_579' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2569 [1/1] (2.38ns)   --->   "%mul_ln63_271 = mul i25 %sext_ln63_249, i25 172" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2569 'mul' 'mul_ln63_271' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2570 [1/1] (0.00ns)   --->   "%p_346 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_271, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2570 'partselect' 'p_346' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln63_580 = sext i13 %p_346" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2571 'sext' 'sext_ln63_580' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2572 [1/1] (2.38ns)   --->   "%mul_ln63_272 = mul i23 %sext_ln63_258, i23 59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2572 'mul' 'mul_ln63_272' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2573 [1/1] (0.00ns)   --->   "%p_347 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_272, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2573 'partselect' 'p_347' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2574 [1/1] (0.00ns)   --->   "%sext_ln63_581 = sext i11 %p_347" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2574 'sext' 'sext_ln63_581' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2575 [1/1] (2.38ns)   --->   "%mul_ln63_273 = mul i25 %sext_ln63_265, i25 206" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2575 'mul' 'mul_ln63_273' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2576 [1/1] (0.00ns)   --->   "%p_348 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_273, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2576 'partselect' 'p_348' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln63_583 = sext i13 %p_348" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2577 'sext' 'sext_ln63_583' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_512 = add i15 %sext_ln63_580, i15 %sext_ln63_579" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2578 'add' 'add_ln64_512' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2579 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_513 = add i15 %add_ln64_512, i15 %sext_ln63_581" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2579 'add' 'add_ln64_513' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln64_141 = sext i15 %add_ln64_513" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2580 'sext' 'sext_ln64_141' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln64_142 = sext i15 %add_ln64_514" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2581 'sext' 'sext_ln64_142' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_517 = add i16 %add_ln64_515, i16 %sext_ln64_142" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2582 'add' 'add_ln64_517' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_518 = add i15 %add_ln64_516, i15 %add_ln64_514" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2583 'add' 'add_ln64_518' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2584 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_519 = add i16 %add_ln64_517, i16 %sext_ln64_141" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2584 'add' 'add_ln64_519' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2585 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_531 = add i15 %add_ln64_518, i15 %add_ln64_513" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2585 'add' 'add_ln64_531' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_533 = add i16 %add_ln64_530, i16 %add_ln64_519" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2586 'add' 'add_ln64_533' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_543 = add i16 %add_ln64_540, i16 %add_ln64_536" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2587 'add' 'add_ln64_543' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_546 = add i16 %add_ln64_544, i16 %sext_ln63_567" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2588 'add' 'add_ln64_546' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_547 = add i16 %p_334, i16 %sext_ln63_569" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2589 'add' 'add_ln64_547' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2590 [1/1] (0.82ns)   --->   "%add_ln64_548 = add i14 %sext_ln63_583, i14 2038" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2590 'add' 'add_ln64_548' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln64_151 = sext i14 %add_ln64_548" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2591 'sext' 'sext_ln64_151' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_549 = add i15 %trunc_ln64_95, i15 %p_333" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2592 'add' 'add_ln64_549' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln64_152 = sext i14 %add_ln64_548" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2593 'sext' 'sext_ln64_152' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2594 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_550 = add i16 %sext_ln64_151, i16 %add_ln64_547" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2594 'add' 'add_ln64_550' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_551 = add i15 %add_ln64_545, i15 %p_329" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2595 'add' 'add_ln64_551' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2596 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_552 = add i15 %sext_ln64_152, i15 %add_ln64_549" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2596 'add' 'add_ln64_552' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2597 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_553 = add i16 %add_ln64_550, i16 %add_ln64_546" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2597 'add' 'add_ln64_553' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_554 = add i15 %add_ln64_542, i15 %add_ln64_541" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2598 'add' 'add_ln64_554' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2599 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_555 = add i15 %add_ln64_552, i15 %add_ln64_551" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2599 'add' 'add_ln64_555' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2600 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_556 = add i16 %add_ln64_553, i16 %add_ln64_543" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2600 'add' 'add_ln64_556' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_557 = add i15 %add_ln64_532, i15 %add_ln64_531" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2601 'add' 'add_ln64_557' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2602 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_558 = add i15 %add_ln64_555, i15 %add_ln64_554" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2602 'add' 'add_ln64_558' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2603 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_24 = add i16 %add_ln64_556, i16 %add_ln64_533" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2603 'add' 'sum_24' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2604 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_11 = add i15 %add_ln64_558, i15 %add_ln64_557" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2604 'add' 'add_ln55_11' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_24, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2605 'bitselect' 'tmp_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2606 [1/1] (0.85ns)   --->   "%icmp_ln76_10 = icmp_sgt  i16 %sum_24, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 2606 'icmp' 'icmp_ln76_10' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_24, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2607 'bitselect' 'tmp_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%select_ln74_24 = select i1 %tmp_35, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2608 'select' 'select_ln74_24' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%or_ln74_10 = or i1 %tmp_34, i1 %icmp_ln76_10" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2609 'or' 'or_ln74_10' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2610 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_25 = select i1 %or_ln74_10, i15 %select_ln74_24, i15 %add_ln55_11" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2610 'select' 'sum_25' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2611 [1/1] (2.38ns)   --->   "%mul_ln63_285 = mul i27 %sext_ln63_130, i27 134217001" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2611 'mul' 'mul_ln63_285' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2612 [1/1] (0.00ns)   --->   "%p_361 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_285, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2612 'partselect' 'p_361' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2613 [1/1] (2.38ns)   --->   "%mul_ln63_286 = mul i26 %sext_ln63_142, i26 67108388" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2613 'mul' 'mul_ln63_286' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2614 [1/1] (0.00ns)   --->   "%p_362 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_286, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2614 'partselect' 'p_362' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2615 [1/1] (2.38ns)   --->   "%mul_ln63_287 = mul i26 %sext_ln63_150, i26 67108468" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2615 'mul' 'mul_ln63_287' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2616 [1/1] (0.00ns)   --->   "%p_363 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_287, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2616 'partselect' 'p_363' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln63_595 = sext i14 %p_363" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2617 'sext' 'sext_ln63_595' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2618 [1/1] (2.38ns)   --->   "%mul_ln63_288 = mul i25 %sext_ln63_161, i25 33554236" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2618 'mul' 'mul_ln63_288' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2619 [1/1] (0.00ns)   --->   "%p_364 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_288, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2619 'partselect' 'p_364' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln63_596 = sext i13 %p_364" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2620 'sext' 'sext_ln63_596' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2621 [1/1] (2.38ns)   --->   "%mul_ln63_289 = mul i25 %sext_ln63_167, i25 200" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2621 'mul' 'mul_ln63_289' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2622 [1/1] (0.00ns)   --->   "%p_365 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_289, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2622 'partselect' 'p_365' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln63_597 = sext i13 %p_365" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2623 'sext' 'sext_ln63_597' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2624 [1/1] (2.38ns)   --->   "%mul_ln63_290 = mul i23 %sext_ln63_177, i23 8388561" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2624 'mul' 'mul_ln63_290' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2625 [1/1] (0.00ns)   --->   "%p_366 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_290, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2625 'partselect' 'p_366' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln63_598 = sext i11 %p_366" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2626 'sext' 'sext_ln63_598' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2627 [1/1] (2.38ns)   --->   "%mul_ln63_291 = mul i21 %sext_ln63_189, i21 13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2627 'mul' 'mul_ln63_291' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2628 [1/1] (0.00ns)   --->   "%p_367 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_291, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2628 'partselect' 'p_367' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln63_599 = sext i9 %p_367" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2629 'sext' 'sext_ln63_599' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2630 [1/1] (2.38ns)   --->   "%mul_ln63_292 = mul i26 %sext_ln63_201, i26 67108528" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2630 'mul' 'mul_ln63_292' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2631 [1/1] (0.00ns)   --->   "%p_368 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_292, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2631 'partselect' 'p_368' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln63_600 = sext i14 %p_368" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2632 'sext' 'sext_ln63_600' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_568 = add i15 %sext_ln63_595, i15 %sext_ln63_598" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2633 'add' 'add_ln64_568' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2634 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_569 = add i15 %add_ln64_568, i15 %sext_ln63_596" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2634 'add' 'add_ln64_569' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln64_157 = sext i15 %add_ln64_569" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2635 'sext' 'sext_ln64_157' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2636 [1/1] (0.83ns)   --->   "%add_ln64_570 = add i15 %sext_ln63_597, i15 %sext_ln63_600" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2636 'add' 'add_ln64_570' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln64_158 = sext i15 %add_ln64_570" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2637 'sext' 'sext_ln64_158' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln64_159 = sext i9 %p_367" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2638 'sext' 'sext_ln64_159' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2639 [1/1] (0.85ns)   --->   "%add_ln64_571 = add i16 %sext_ln63_599, i16 %p_349" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2639 'add' 'add_ln64_571' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2640 [1/1] (0.84ns)   --->   "%add_ln64_572 = add i15 %sext_ln64_159, i15 %trunc_ln64_96" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2640 'add' 'add_ln64_572' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_573 = add i16 %add_ln64_571, i16 %sext_ln64_158" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2641 'add' 'add_ln64_573' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_574 = add i15 %add_ln64_572, i15 %add_ln64_570" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2642 'add' 'add_ln64_574' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2643 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_575 = add i16 %add_ln64_573, i16 %sext_ln64_157" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2643 'add' 'add_ln64_575' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2644 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_577 = add i15 %add_ln64_574, i15 %add_ln64_569" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2644 'add' 'add_ln64_577' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2645 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_8, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2645 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln63_618 = sext i18 %tmp_16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2646 'sext' 'sext_ln63_618' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2647 [1/1] (0.87ns)   --->   "%sub_ln63_148 = sub i19 %sext_ln63_92, i19 %sext_ln63_618" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2647 'sub' 'sub_ln63_148' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2648 [1/1] (0.00ns)   --->   "%p_383 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_148, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2648 'partselect' 'p_383' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2649 [1/1] (0.87ns)   --->   "%sub_ln63_64 = sub i19 0, i19 %sext_ln63_486" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2649 'sub' 'sub_ln63_64' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2650 [1/1] (0.00ns)   --->   "%p_387 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_64, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2650 'partselect' 'p_387' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2651 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_16, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2651 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln63_628 = sext i18 %tmp_17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2652 'sext' 'sext_ln63_628' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2653 [1/1] (0.87ns)   --->   "%sub_ln63_149 = sub i19 %sext_ln63_172, i19 %sext_ln63_628" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2653 'sub' 'sub_ln63_149' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2654 [1/1] (0.00ns)   --->   "%p_389 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_149, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2654 'partselect' 'p_389' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_65 = sub i19 0, i19 %sext_ln63_493" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2655 'sub' 'sub_ln63_65' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2656 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_66 = sub i19 %sub_ln63_65, i19 %sext_ln63_176" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2656 'sub' 'sub_ln63_66' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2657 [1/1] (0.00ns)   --->   "%p_390 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_66, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2657 'partselect' 'p_390' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2658 [1/1] (0.00ns)   --->   "%shl_ln63_75 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_20, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2658 'bitconcatenate' 'shl_ln63_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln63_633 = sext i17 %shl_ln63_75" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2659 'sext' 'sext_ln63_633' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2660 [1/1] (0.88ns)   --->   "%add_ln63_19 = add i20 %sext_ln63_215, i20 %sext_ln63_633" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2660 'add' 'add_ln63_19' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2661 [1/1] (0.00ns)   --->   "%p_393 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_19, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2661 'partselect' 'p_393' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2662 [1/1] (0.88ns)   --->   "%sub_ln63_71 = sub i20 0, i20 %sext_ln63_300" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2662 'sub' 'sub_ln63_71' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2663 [1/1] (0.00ns)   --->   "%p_405 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_71, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2663 'partselect' 'p_405' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2664 [1/1] (0.00ns)   --->   "%shl_ln63_81 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_6, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2664 'bitconcatenate' 'shl_ln63_81' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln63_655 = sext i21 %shl_ln63_81" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2665 'sext' 'sext_ln63_655' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2666 [1/1] (0.90ns)   --->   "%sub_ln63_72 = sub i22 %sext_ln63_655, i22 %sext_ln63_303" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2666 'sub' 'sub_ln63_72' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2667 [1/1] (0.00ns)   --->   "%p_406 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_72, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2667 'partselect' 'p_406' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_73 = sub i19 0, i19 %sext_ln63_618" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2668 'sub' 'sub_ln63_73' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2669 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_74 = sub i19 %sub_ln63_73, i19 %sext_ln63_92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2669 'sub' 'sub_ln63_74' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2670 [1/1] (0.00ns)   --->   "%p_408 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_74, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2670 'partselect' 'p_408' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln63_661 = sext i7 %p_408" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2671 'sext' 'sext_ln63_661' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2672 [1/1] (0.00ns)   --->   "%shl_ln63_82 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_9, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2672 'bitconcatenate' 'shl_ln63_82' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln63_660 = sext i21 %shl_ln63_82" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2673 'sext' 'sext_ln63_660' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2674 [1/1] (0.90ns)   --->   "%sub_ln63_75 = sub i22 %sext_ln63_660, i22 %sext_ln63_100" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2674 'sub' 'sub_ln63_75' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2675 [1/1] (0.00ns)   --->   "%p_409 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_75, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2675 'partselect' 'p_409' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln63_662 = sext i10 %p_409" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2676 'sext' 'sext_ln63_662' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2677 [1/1] (0.88ns)   --->   "%sub_ln63_76 = sub i20 0, i20 %sext_ln63_345" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2677 'sub' 'sub_ln63_76' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2678 [1/1] (0.89ns)   --->   "%sub_ln63_77 = sub i20 %sub_ln63_76, i20 %sext_ln63_112" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2678 'sub' 'sub_ln63_77' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2679 [1/1] (0.00ns)   --->   "%p_410 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_77, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2679 'partselect' 'p_410' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln63_666 = sext i8 %p_410" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2680 'sext' 'sext_ln63_666' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2681 [1/1] (0.00ns)   --->   "%shl_ln63_83 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_12, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2681 'bitconcatenate' 'shl_ln63_83' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln63_664 = sext i20 %shl_ln63_83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2682 'sext' 'sext_ln63_664' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2683 [1/1] (0.00ns)   --->   "%shl_ln63_84 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_12, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2683 'bitconcatenate' 'shl_ln63_84' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln63_665 = sext i18 %shl_ln63_84" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2684 'sext' 'sext_ln63_665' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2685 [1/1] (0.89ns)   --->   "%add_ln63_21 = add i21 %sext_ln63_664, i21 %sext_ln63_665" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2685 'add' 'add_ln63_21' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2686 [1/1] (0.00ns)   --->   "%p_412 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln63_21, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2686 'partselect' 'p_412' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln63_670 = sext i9 %p_412" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2687 'sext' 'sext_ln63_670' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2688 [1/1] (0.00ns)   --->   "%shl_ln63_85 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_14, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2688 'bitconcatenate' 'shl_ln63_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln63_668 = sext i18 %shl_ln63_85" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2689 'sext' 'sext_ln63_668' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln63_669 = sext i18 %shl_ln63_85" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2690 'sext' 'sext_ln63_669' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2691 [1/1] (0.87ns)   --->   "%sub_ln63_78 = sub i19 %sext_ln63_669, i19 %sext_ln63_149" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2691 'sub' 'sub_ln63_78' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2692 [1/1] (0.00ns)   --->   "%p_414 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_78, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2692 'partselect' 'p_414' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln63_672 = sext i7 %p_414" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2693 'sext' 'sext_ln63_672' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2694 [1/1] (0.00ns)   --->   "%shl_ln63_86 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_15, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2694 'bitconcatenate' 'shl_ln63_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln63_671 = sext i20 %shl_ln63_86" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2695 'sext' 'sext_ln63_671' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2696 [1/1] (0.89ns)   --->   "%add_ln63_22 = add i21 %sext_ln63_671, i21 %sext_ln63_547" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2696 'add' 'add_ln63_22' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2697 [1/1] (0.00ns)   --->   "%p_415 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln63_22, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2697 'partselect' 'p_415' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln63_673 = sext i9 %p_415" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2698 'sext' 'sext_ln63_673' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2699 [1/1] (0.88ns)   --->   "%sub_ln63_79 = sub i20 %sext_ln63_173, i20 %sext_ln63_171" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2699 'sub' 'sub_ln63_79' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2700 [1/1] (0.00ns)   --->   "%p_416 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_79, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2700 'partselect' 'p_416' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2701 [1/1] (0.00ns)   --->   "%shl_ln63_87 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_19, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2701 'bitconcatenate' 'shl_ln63_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln63_675 = sext i18 %shl_ln63_87" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2702 'sext' 'sext_ln63_675' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2703 [1/1] (0.87ns)   --->   "%sub_ln63_80 = sub i19 %sext_ln63_675, i19 %sext_ln63_198" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2703 'sub' 'sub_ln63_80' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2704 [1/1] (0.00ns)   --->   "%p_418 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_80, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2704 'partselect' 'p_418' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2705 [1/1] (0.86ns)   --->   "%sub_ln63_81 = sub i18 0, i18 %sext_ln63_367" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2705 'sub' 'sub_ln63_81' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2706 [1/1] (0.00ns)   --->   "%p_425 = partselect i6 @_ssdm_op_PartSelect.i6.i18.i32.i32, i18 %sub_ln63_81, i32 12, i32 17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2706 'partselect' 'p_425' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln63_684 = sext i6 %p_425" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2707 'sext' 'sext_ln63_684' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2708 [1/1] (0.77ns)   --->   "%add_ln64_641 = add i10 %sext_ln63_661, i10 %sext_ln63_670" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2708 'add' 'add_ln64_641' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln64_195 = sext i10 %add_ln64_641" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2709 'sext' 'sext_ln64_195' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2710 [1/1] (0.78ns)   --->   "%add_ln64_642 = add i11 %sext_ln64_195, i11 %sext_ln63_662" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2710 'add' 'add_ln64_642' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln64_196 = sext i11 %add_ln64_642" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2711 'sext' 'sext_ln64_196' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_643 = add i10 %sext_ln63_666, i10 %sext_ln63_673" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2712 'add' 'add_ln64_643' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2713 [1/1] (0.77ns)   --->   "%add_ln64_644 = add i8 %sext_ln63_672, i8 %sext_ln63_684" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2713 'add' 'add_ln64_644' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln64_197 = sext i8 %add_ln64_644" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2714 'sext' 'sext_ln64_197' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2715 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_645 = add i10 %sext_ln64_197, i10 %add_ln64_643" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2715 'add' 'add_ln64_645' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln64_198 = sext i10 %add_ln64_645" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2716 'sext' 'sext_ln64_198' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_646 = add i12 %sext_ln64_198, i12 %sext_ln64_196" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2717 'add' 'add_ln64_646' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln64_204 = sext i10 %add_ln64_652" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2718 'sext' 'sext_ln64_204' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2719 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln64_653 = add i12 %sext_ln64_204, i12 %add_ln64_646" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2719 'add' 'add_ln64_653' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln63_686 = sext i7 %p_426" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2720 'sext' 'sext_ln63_686' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln63_687 = sext i9 %p_428" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2721 'sext' 'sext_ln63_687' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln63_688 = sext i7 %p_429" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2722 'sext' 'sext_ln63_688' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2723 [1/1] (0.85ns)   --->   "%sub_ln63_2 = sub i17 0, i17 %sext_ln63_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2723 'sub' 'sub_ln63_2' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2724 [1/1] (0.00ns)   --->   "%p_430 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln63_2, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2724 'partselect' 'p_430' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln63_689 = sext i5 %p_430" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2725 'sext' 'sext_ln63_689' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2726 [1/1] (0.87ns)   --->   "%sub_ln63_152 = sub i19 %sext_ln63_66, i19 %sext_ln63_305" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2726 'sub' 'sub_ln63_152' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2727 [1/1] (0.00ns)   --->   "%p_431 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_152, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2727 'partselect' 'p_431' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln63_690 = sext i7 %p_431" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2728 'sext' 'sext_ln63_690' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln63_691 = sext i8 %p_432" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2729 'sext' 'sext_ln63_691' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2730 [1/1] (0.85ns)   --->   "%sub_ln63_3 = sub i17 0, i17 %sext_ln63_86" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2730 'sub' 'sub_ln63_3' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2731 [1/1] (0.00ns)   --->   "%p_433 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln63_3, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2731 'partselect' 'p_433' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2732 [1/1] (0.88ns)   --->   "%sub_ln63_85 = sub i20 %sext_ln63_541, i20 %sext_ln63_128" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2732 'sub' 'sub_ln63_85' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2733 [1/1] (0.00ns)   --->   "%p_436 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_85, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2733 'partselect' 'p_436' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln63_697 = sext i8 %p_436" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2734 'sext' 'sext_ln63_697' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2735 [1/1] (0.00ns)   --->   "%shl_ln63_89 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_14, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2735 'bitconcatenate' 'shl_ln63_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2736 [1/1] (0.00ns)   --->   "%sext_ln63_699 = sext i19 %shl_ln63_89" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2736 'sext' 'sext_ln63_699' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2737 [1/1] (0.88ns)   --->   "%sub_ln63_86 = sub i20 %sext_ln63_699, i20 %sext_ln63_148" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2737 'sub' 'sub_ln63_86' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2738 [1/1] (0.00ns)   --->   "%p_438 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_86, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2738 'partselect' 'p_438' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln63_700 = sext i8 %p_438" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2739 'sext' 'sext_ln63_700' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2740 [1/1] (0.00ns)   --->   "%shl_ln63_90 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_15, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2740 'bitconcatenate' 'shl_ln63_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln63_701 = sext i17 %shl_ln63_90" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2741 'sext' 'sext_ln63_701' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2742 [1/1] (0.89ns)   --->   "%sub_ln63_87 = sub i21 %sext_ln63_671, i21 %sext_ln63_701" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2742 'sub' 'sub_ln63_87' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2743 [1/1] (0.00ns)   --->   "%p_439 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_87, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2743 'partselect' 'p_439' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln63_702 = sext i9 %p_439" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2744 'sext' 'sext_ln63_702' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2745 [1/1] (0.00ns)   --->   "%shl_ln63_91 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_16, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2745 'bitconcatenate' 'shl_ln63_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln63_703 = sext i21 %shl_ln63_91" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2746 'sext' 'sext_ln63_703' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2747 [1/1] (0.90ns)   --->   "%sub_ln63_88 = sub i22 %sext_ln63_703, i22 %sext_ln63_166" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2747 'sub' 'sub_ln63_88' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2748 [1/1] (0.00ns)   --->   "%p_440 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_88, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2748 'partselect' 'p_440' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln63_704 = sext i10 %p_440" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2749 'sext' 'sext_ln63_704' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln63_705 = sext i6 %p_441" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2750 'sext' 'sext_ln63_705' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2751 [1/1] (0.87ns)   --->   "%sub_ln63_90 = sub i19 0, i19 %sext_ln63_675" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2751 'sub' 'sub_ln63_90' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2752 [1/1] (0.00ns)   --->   "%p_442 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_90, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2752 'partselect' 'p_442' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln63_706 = sext i7 %p_442" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2753 'sext' 'sext_ln63_706' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2754 [1/1] (0.00ns)   --->   "%shl_ln63_92 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_20, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2754 'bitconcatenate' 'shl_ln63_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln63_707 = sext i18 %shl_ln63_92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2755 'sext' 'sext_ln63_707' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln63_708 = sext i18 %shl_ln63_92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2756 'sext' 'sext_ln63_708' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2757 [1/1] (0.87ns)   --->   "%sub_ln63_91 = sub i19 %sext_ln63_708, i19 %sext_ln63_213" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2757 'sub' 'sub_ln63_91' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2758 [1/1] (0.00ns)   --->   "%p_443 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_91, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2758 'partselect' 'p_443' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln63_709 = sext i7 %p_443" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2759 'sext' 'sext_ln63_709' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2760 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_21, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2760 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln63_710 = sext i19 %tmp_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2761 'sext' 'sext_ln63_710' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2762 [1/1] (0.88ns)   --->   "%sub_ln63_153 = sub i20 %sext_ln63_220, i20 %sext_ln63_710" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2762 'sub' 'sub_ln63_153' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2763 [1/1] (0.00ns)   --->   "%p_444 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_153, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2763 'partselect' 'p_444' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln63_711 = sext i8 %p_444" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2764 'sext' 'sext_ln63_711' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_95 = sub i20 0, i20 %sext_ln63_514" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2765 'sub' 'sub_ln63_95' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2766 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_96 = sub i20 %sub_ln63_95, i20 %sext_ln63_366" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2766 'sub' 'sub_ln63_96' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2767 [1/1] (0.00ns)   --->   "%p_449 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_96, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2767 'partselect' 'p_449' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln63_718 = sext i8 %p_449" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2768 'sext' 'sext_ln63_718' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2769 [1/1] (0.78ns)   --->   "%add_ln64_657 = add i11 %sext_ln63_704, i11 %sext_ln63_705" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2769 'add' 'add_ln64_657' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2770 [1/1] (0.76ns)   --->   "%add_ln64_660 = add i9 %sext_ln63_706, i9 %sext_ln63_711" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2770 'add' 'add_ln64_660' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln64_208 = sext i9 %add_ln64_660" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2771 'sext' 'sext_ln64_208' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2772 [1/1] (0.77ns)   --->   "%add_ln64_661 = add i10 %sext_ln64_208, i10 %sext_ln63_500" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2772 'add' 'add_ln64_661' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln64_209 = sext i10 %add_ln64_661" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2773 'sext' 'sext_ln64_209' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2774 [1/1] (0.77ns)   --->   "%add_ln64_662 = add i8 %sext_ln63_709, i8 %sext_ln63_686" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2774 'add' 'add_ln64_662' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln64_210 = sext i8 %add_ln64_662" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2775 'sext' 'sext_ln64_210' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_663 = add i10 %sext_ln63_688, i10 %sext_ln63_687" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2776 'add' 'add_ln64_663' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2777 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_664 = add i10 %add_ln64_663, i10 %sext_ln64_210" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2777 'add' 'add_ln64_664' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln64_211 = sext i10 %add_ln64_664" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2778 'sext' 'sext_ln64_211' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2779 [1/1] (0.78ns)   --->   "%add_ln64_665 = add i11 %sext_ln64_211, i11 %sext_ln64_209" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2779 'add' 'add_ln64_665' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_667 = add i9 %sext_ln63_691, i9 %sext_ln63_690" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2780 'add' 'add_ln64_667' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2781 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln64_668 = add i9 %add_ln64_667, i9 %sext_ln63_689" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2781 'add' 'add_ln64_668' <Predicate = (!icmp_ln48)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_673 = add i10 %sext_ln63_702, i10 %sext_ln63_700" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2782 'add' 'add_ln64_673' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2783 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_674 = add i10 %add_ln64_673, i10 %sext_ln63_697" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2783 'add' 'add_ln64_674' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln64_217 = sext i10 %add_ln64_674" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2784 'sext' 'sext_ln64_217' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_675 = add i10 %sext_ln63_718, i10 788" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2785 'add' 'add_ln64_675' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln64_218 = sext i8 %add_ln64_676" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2786 'sext' 'sext_ln64_218' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2787 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_677 = add i10 %sext_ln64_218, i10 %add_ln64_675" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2787 'add' 'add_ln64_677' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln64_219 = sext i10 %add_ln64_677" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2788 'sext' 'sext_ln64_219' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2789 [1/1] (0.78ns)   --->   "%add_ln64_678 = add i11 %sext_ln64_219, i11 %sext_ln64_217" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2789 'add' 'add_ln64_678' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2790 [1/1] (0.88ns)   --->   "%sub_ln63_156 = sub i20 %sext_ln63_14, i20 %sext_ln63_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2790 'sub' 'sub_ln63_156' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2791 [1/1] (0.00ns)   --->   "%p_451 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_156, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2791 'partselect' 'p_451' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln63_720 = sext i8 %p_451" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2792 'sext' 'sext_ln63_720' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln63_721 = sext i6 %p_452" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2793 'sext' 'sext_ln63_721' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln63_722 = sext i7 %p_453" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2794 'sext' 'sext_ln63_722' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2795 [1/1] (0.00ns)   --->   "%shl_ln63_93 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_4, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2795 'bitconcatenate' 'shl_ln63_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2796 [1/1] (0.00ns)   --->   "%sext_ln63_723 = sext i18 %shl_ln63_93" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2796 'sext' 'sext_ln63_723' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2797 [1/1] (0.87ns)   --->   "%sub_ln63_98 = sub i19 0, i19 %sext_ln63_723" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2797 'sub' 'sub_ln63_98' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2798 [1/1] (0.00ns)   --->   "%p_454 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_98, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2798 'partselect' 'p_454' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln63_724 = sext i7 %p_454" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2799 'sext' 'sext_ln63_724' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2800 [1/1] (0.87ns)   --->   "%sub_ln63_99 = sub i19 %sext_ln63_305, i19 %sext_ln63_66" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2800 'sub' 'sub_ln63_99' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2801 [1/1] (0.00ns)   --->   "%p_456 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_99, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2801 'partselect' 'p_456' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2802 [1/1] (0.00ns)   --->   "%p_460 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_76, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2802 'partselect' 'p_460' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2803 [1/1] (0.00ns)   --->   "%shl_ln63_94 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_12, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2803 'bitconcatenate' 'shl_ln63_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln63_732 = sext i17 %shl_ln63_94" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2804 'sext' 'sext_ln63_732' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2805 [1/1] (0.88ns)   --->   "%sub_ln63_100 = sub i20 %sext_ln63_732, i20 %sext_ln63_541" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2805 'sub' 'sub_ln63_100' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2806 [1/1] (0.00ns)   --->   "%p_462 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_100, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2806 'partselect' 'p_462' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_101 = sub i19 0, i19 %sext_ln63_669" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2807 'sub' 'sub_ln63_101' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2808 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_102 = sub i19 %sub_ln63_101, i19 %sext_ln63_149" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2808 'sub' 'sub_ln63_102' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2809 [1/1] (0.00ns)   --->   "%p_464 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_102, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2809 'partselect' 'p_464' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln63_735 = sext i7 %p_464" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2810 'sext' 'sext_ln63_735' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2811 [1/1] (0.85ns)   --->   "%sub_ln63_4 = sub i17 0, i17 %sext_ln63_165" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2811 'sub' 'sub_ln63_4' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2812 [1/1] (0.00ns)   --->   "%p_465 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln63_4, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2812 'partselect' 'p_465' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln63_736 = sext i5 %p_465" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2813 'sext' 'sext_ln63_736' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2814 [1/1] (0.00ns)   --->   "%shl_ln63_95 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_18, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2814 'bitconcatenate' 'shl_ln63_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln63_737 = sext i18 %shl_ln63_95" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2815 'sext' 'sext_ln63_737' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2816 [1/1] (0.87ns)   --->   "%sub_ln63_103 = sub i19 0, i19 %sext_ln63_737" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2816 'sub' 'sub_ln63_103' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2817 [1/1] (0.00ns)   --->   "%p_466 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_103, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2817 'partselect' 'p_466' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln63_738 = sext i7 %p_466" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2818 'sext' 'sext_ln63_738' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2819 [1/1] (0.87ns)   --->   "%sub_ln63_104 = sub i19 0, i19 %sext_ln63_708" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2819 'sub' 'sub_ln63_104' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2820 [1/1] (0.00ns)   --->   "%p_468 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_104, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2820 'partselect' 'p_468' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2821 [1/1] (0.77ns)   --->   "%add_ln64_686 = add i8 %sext_ln63_724, i8 %sext_ln63_722" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2821 'add' 'add_ln64_686' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln64_226 = sext i8 %add_ln64_686" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2822 'sext' 'sext_ln64_226' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2823 [1/1] (0.76ns)   --->   "%add_ln64_687 = add i9 %sext_ln64_226, i9 %sext_ln63_720" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2823 'add' 'add_ln64_687' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2824 [1/1] (0.77ns)   --->   "%add_ln64_694 = add i8 %sext_ln63_738, i8 %sext_ln63_736" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2824 'add' 'add_ln64_694' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln64_233 = sext i8 %add_ln64_694" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2825 'sext' 'sext_ln64_233' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2826 [1/1] (0.76ns)   --->   "%add_ln64_695 = add i9 %sext_ln64_233, i9 %sext_ln63_735" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2826 'add' 'add_ln64_695' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_697 = add i8 %sext_ln63_721, i8 212" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2827 'add' 'add_ln64_697' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2828 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln64_698 = add i8 %add_ln64_697, i8 %sext_ln63_684" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2828 'add' 'add_ln64_698' <Predicate = (!icmp_ln48)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2829 [1/1] (0.00ns)   --->   "%sext_ln64_235 = sext i8 %add_ln64_698" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2829 'sext' 'sext_ln64_235' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln64_238 = sext i6 %add_ln64_701" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2830 'sext' 'sext_ln64_238' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2831 [1/1] (0.76ns)   --->   "%add_ln64_702 = add i9 %sext_ln64_238, i9 %sext_ln64_235" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2831 'add' 'add_ln64_702' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2832 [1/1] (0.00ns)   --->   "%shl_ln63_99 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_14, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2832 'bitconcatenate' 'shl_ln63_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln63_761 = sext i21 %shl_ln63_99" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2833 'sext' 'sext_ln63_761' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2834 [1/1] (0.90ns)   --->   "%sub_ln63_110 = sub i22 0, i22 %sext_ln63_761" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2834 'sub' 'sub_ln63_110' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2835 [1/1] (0.91ns)   --->   "%sub_ln63_111 = sub i22 %sub_ln63_110, i22 %sext_ln63_668" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2835 'sub' 'sub_ln63_111' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2836 [1/1] (0.00ns)   --->   "%p_487 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_111, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2836 'partselect' 'p_487' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2837 [1/1] (0.00ns)   --->   "%shl_ln63_101 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_15, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2837 'bitconcatenate' 'shl_ln63_101' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2838 [1/1] (0.00ns)   --->   "%sext_ln63_801 = sext i22 %shl_ln63_101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2838 'sext' 'sext_ln63_801' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2839 [1/1] (0.91ns)   --->   "%sub_ln63_114 = sub i23 %sext_ln63_546, i23 %sext_ln63_801" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2839 'sub' 'sub_ln63_114' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2840 [1/1] (0.00ns)   --->   "%p_542 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %sub_ln63_114, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2840 'partselect' 'p_542' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2841 [1/1] (0.00ns)   --->   "%shl_ln63_102 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_17, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2841 'bitconcatenate' 'shl_ln63_102' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2842 [1/1] (0.00ns)   --->   "%sext_ln63_804 = sext i19 %shl_ln63_102" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2842 'sext' 'sext_ln63_804' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2843 [1/1] (0.88ns)   --->   "%sub_ln63_115 = sub i20 0, i20 %sext_ln63_804" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2843 'sub' 'sub_ln63_115' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2844 [1/1] (0.00ns)   --->   "%p_544 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_115, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2844 'partselect' 'p_544' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2845 [1/1] (0.00ns)   --->   "%shl_ln63_103 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_20, i7 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2845 'bitconcatenate' 'shl_ln63_103' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln63_808 = sext i23 %shl_ln63_103" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2846 'sext' 'sext_ln63_808' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2847 [1/1] (0.92ns)   --->   "%add_ln63_26 = add i24 %sext_ln63_808, i24 %sext_ln63_707" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2847 'add' 'add_ln63_26' <Predicate = (!icmp_ln48)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2848 [1/1] (0.00ns)   --->   "%p_547 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %add_ln63_26, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2848 'partselect' 'p_547' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2849 [1/1] (0.88ns)   --->   "%add_ln63_27 = add i20 %sext_ln63_20, i20 %sext_ln63_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2849 'add' 'add_ln63_27' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2850 [1/1] (0.00ns)   --->   "%p_609 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_27, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2850 'partselect' 'p_609' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln63_844 = sext i8 %p_609" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2851 'sext' 'sext_ln63_844' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2852 [1/1] (0.00ns)   --->   "%sext_ln63_845 = sext i7 %p_610" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2852 'sext' 'sext_ln63_845' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2853 [1/1] (0.87ns)   --->   "%add_ln63_28 = add i19 %sext_ln63_723, i19 %sext_ln63_44" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2853 'add' 'add_ln63_28' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2854 [1/1] (0.00ns)   --->   "%p_612 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln63_28, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2854 'partselect' 'p_612' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln63_847 = sext i7 %p_612" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2855 'sext' 'sext_ln63_847' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2856 [1/1] (0.88ns)   --->   "%add_ln63_29 = add i20 %sext_ln63_300, i20 %sext_ln63_57" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2856 'add' 'add_ln63_29' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2857 [1/1] (0.00ns)   --->   "%p_613 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_29, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2857 'partselect' 'p_613' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln63_848 = sext i8 %p_613" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2858 'sext' 'sext_ln63_848' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2859 [1/1] (0.87ns)   --->   "%sub_ln63_119 = sub i19 %sext_ln63_618, i19 %sext_ln63_92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2859 'sub' 'sub_ln63_119' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2860 [1/1] (0.00ns)   --->   "%p_615 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_119, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2860 'partselect' 'p_615' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln63_854 = sext i8 %p_618" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2861 'sext' 'sext_ln63_854' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2862 [1/1] (0.87ns)   --->   "%add_ln63_30 = add i19 %sext_ln63_669, i19 %sext_ln63_149" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2862 'add' 'add_ln63_30' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2863 [1/1] (0.00ns)   --->   "%p_619 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln63_30, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2863 'partselect' 'p_619' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln63_855 = sext i7 %p_619" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2864 'sext' 'sext_ln63_855' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2865 [1/1] (0.88ns)   --->   "%sub_ln63_121 = sub i19 %sub_ln63_59, i19 %sext_ln63_159" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2865 'sub' 'sub_ln63_121' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2866 [1/1] (0.00ns)   --->   "%p_620 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_121, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2866 'partselect' 'p_620' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln63_856 = sext i7 %p_620" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2867 'sext' 'sext_ln63_856' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2868 [1/1] (0.87ns)   --->   "%sub_ln63_122 = sub i19 %sext_ln63_628, i19 %sext_ln63_172" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2868 'sub' 'sub_ln63_122' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2869 [1/1] (0.00ns)   --->   "%p_621 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_122, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2869 'partselect' 'p_621' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln63_857 = sext i7 %p_621" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2870 'sext' 'sext_ln63_857' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2871 [1/1] (0.85ns)   --->   "%sub_ln63_5 = sub i17 0, i17 %sext_ln63_175" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2871 'sub' 'sub_ln63_5' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2872 [1/1] (0.00ns)   --->   "%p_622 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln63_5, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2872 'partselect' 'p_622' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln63_858 = sext i5 %p_622" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2873 'sext' 'sext_ln63_858' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2874 [1/1] (0.88ns)   --->   "%sub_ln63_123 = sub i20 0, i20 %sext_ln63_710" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2874 'sub' 'sub_ln63_123' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2875 [1/1] (0.00ns)   --->   "%p_624 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_123, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2875 'partselect' 'p_624' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln63_860 = sext i8 %p_624" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2876 'sext' 'sext_ln63_860' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2877 [1/1] (0.76ns)   --->   "%add_ln64_948 = add i9 %sext_ln63_848, i9 %sext_ln63_847" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2877 'add' 'add_ln64_948' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln64_286 = sext i9 %add_ln64_948" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2878 'sext' 'sext_ln64_286' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2879 [1/1] (0.77ns)   --->   "%add_ln64_949 = add i10 %sext_ln64_286, i10 %sext_ln63_844" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2879 'add' 'add_ln64_949' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2880 [1/1] (0.77ns)   --->   "%add_ln64_953 = add i8 %sext_ln63_856, i8 %sext_ln63_855" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2880 'add' 'add_ln64_953' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln64_290 = sext i8 %add_ln64_953" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2881 'sext' 'sext_ln64_290' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2882 [1/1] (0.76ns)   --->   "%add_ln64_954 = add i9 %sext_ln64_290, i9 %sext_ln63_854" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2882 'add' 'add_ln64_954' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_957 = add i9 %sext_ln63_860, i9 %sext_ln63_858" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2883 'add' 'add_ln64_957' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2884 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln64_958 = add i9 %add_ln64_957, i9 %sext_ln63_857" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2884 'add' 'add_ln64_958' <Predicate = (!icmp_ln48)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln64_293 = sext i9 %add_ln64_958" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2885 'sext' 'sext_ln64_293' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2886 [1/1] (0.76ns)   --->   "%add_ln64_959 = add i9 %sext_ln63_845, i9 424" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2886 'add' 'add_ln64_959' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln64_294 = sext i9 %add_ln64_959" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2887 'sext' 'sext_ln64_294' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_960 = add i10 %sext_ln64_294, i10 %sext_ln63_718" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2888 'add' 'add_ln64_960' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2889 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_961 = add i10 %add_ln64_960, i10 %sext_ln64_293" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2889 'add' 'add_ln64_961' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln64_295 = sext i10 %add_ln64_961" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2890 'sext' 'sext_ln64_295' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln64_301 = sext i8 %add_ln64_967" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2891 'sext' 'sext_ln64_301' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2892 [1/1] (0.78ns)   --->   "%add_ln64_968 = add i11 %sext_ln64_301, i11 %sext_ln64_295" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2892 'add' 'add_ln64_968' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2893 [1/1] (0.00ns)   --->   "%shl_ln63_108 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_6, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2893 'bitconcatenate' 'shl_ln63_108' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln63_869 = sext i24 %shl_ln63_108" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2894 'sext' 'sext_ln63_869' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2895 [1/1] (0.00ns)   --->   "%shl_ln63_109 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_6, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2895 'bitconcatenate' 'shl_ln63_109' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln63_870 = sext i17 %shl_ln63_109" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2896 'sext' 'sext_ln63_870' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2897 [1/1] (0.93ns)   --->   "%sub_ln63_125 = sub i25 %sext_ln63_869, i25 %sext_ln63_870" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2897 'sub' 'sub_ln63_125' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2898 [1/1] (0.00ns)   --->   "%p_635 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln63_125, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2898 'partselect' 'p_635' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2899 [1/1] (0.00ns)   --->   "%shl_ln63_111 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_14, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2899 'bitconcatenate' 'shl_ln63_111' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln63_917 = sext i17 %shl_ln63_111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2900 'sext' 'sext_ln63_917' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2901 [1/1] (0.91ns)   --->   "%sub_ln63_127 = sub i22 %sub_ln63_110, i22 %sext_ln63_917" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2901 'sub' 'sub_ln63_127' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2902 [1/1] (0.00ns)   --->   "%p_697 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_127, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2902 'partselect' 'p_697' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 2903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_138 = sub i22 0, i22 %sext_ln63_299" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2903 'sub' 'sub_ln63_138' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2904 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln63_139 = sub i22 %sub_ln63_138, i22 %sext_ln63_301" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2904 'sub' 'sub_ln63_139' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2905 [1/1] (0.00ns)   --->   "%p_822 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_139, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2905 'partselect' 'p_822' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 5310 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5310 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 10.9>
ST_16 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln63_12 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2906 'sext' 'sext_ln63_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln63_34 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2907 'sext' 'sext_ln63_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln63_47 = sext i16 %a_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2908 'sext' 'sext_ln63_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln63_77 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2909 'sext' 'sext_ln63_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln63_80 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2910 'sext' 'sext_ln63_80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln63_101 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2911 'sext' 'sext_ln63_101' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln63_113 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2912 'sext' 'sext_ln63_113' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln63_123 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2913 'sext' 'sext_ln63_123' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln63_129 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2914 'sext' 'sext_ln63_129' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln63_139 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2915 'sext' 'sext_ln63_139' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln63_144 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2916 'sext' 'sext_ln63_144' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln63_199 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2917 'sext' 'sext_ln63_199' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln63_206 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2918 'sext' 'sext_ln63_206' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2919 [1/1] (0.00ns)   --->   "%sext_ln63_207 = sext i16 %a_20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2919 'sext' 'sext_ln63_207' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln63_222 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2920 'sext' 'sext_ln63_222' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln63_229 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2921 'sext' 'sext_ln63_229' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln63_230 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2922 'sext' 'sext_ln63_230' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln63_240 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2923 'sext' 'sext_ln63_240' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln63_246 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2924 'sext' 'sext_ln63_246' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2925 [1/1] (0.00ns)   --->   "%sext_ln63_247 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2925 'sext' 'sext_ln63_247' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln63_254 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2926 'sext' 'sext_ln63_254' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln63_257 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2927 'sext' 'sext_ln63_257' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln63_259 = sext i16 %a_25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2928 'sext' 'sext_ln63_259' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i15 %sum_1" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2929 'zext' 'zext_ln55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln63_470 = sext i8 %p_242" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2930 'sext' 'sext_ln63_470' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2931 [1/1] (0.00ns)   --->   "%sext_ln63_474 = sext i9 %p_244" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2931 'sext' 'sext_ln63_474' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln63_484 = sext i8 %p_251" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2932 'sext' 'sext_ln63_484' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2933 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_21, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2933 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln63_499 = sext i18 %tmp_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2934 'sext' 'sext_ln63_499' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2935 [1/1] (0.87ns)   --->   "%sub_ln63_146 = sub i19 %sext_ln63_222, i19 %sext_ln63_499" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2935 'sub' 'sub_ln63_146' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2936 [1/1] (0.00ns)   --->   "%p_262 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_146, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2936 'partselect' 'p_262' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln63_508 = sext i7 %p_262" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2937 'sext' 'sext_ln63_508' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2938 [1/1] (0.00ns)   --->   "%shl_ln63_55 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_23, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2938 'bitconcatenate' 'shl_ln63_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln63_502 = sext i19 %shl_ln63_55" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2939 'sext' 'sext_ln63_502' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln63_503 = sext i19 %shl_ln63_55" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2940 'sext' 'sext_ln63_503' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2941 [1/1] (0.00ns)   --->   "%shl_ln63_56 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_23, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2941 'bitconcatenate' 'shl_ln63_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln63_504 = sext i17 %shl_ln63_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2942 'sext' 'sext_ln63_504' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln63_505 = sext i17 %shl_ln63_56" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2943 'sext' 'sext_ln63_505' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2944 [1/1] (0.88ns)   --->   "%add_ln63_11 = add i20 %sext_ln63_503, i20 %sext_ln63_505" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2944 'add' 'add_ln63_11' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2945 [1/1] (0.00ns)   --->   "%p_264 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_11, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2945 'partselect' 'p_264' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln63_513 = sext i8 %p_264" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2946 'sext' 'sext_ln63_513' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2947 [1/1] (0.00ns)   --->   "%shl_ln63_57 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_24, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2947 'bitconcatenate' 'shl_ln63_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln63_507 = sext i18 %shl_ln63_57" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2948 'sext' 'sext_ln63_507' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2949 [1/1] (0.87ns)   --->   "%sub_ln63_53 = sub i19 %sext_ln63_507, i19 %sext_ln63_247" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2949 'sub' 'sub_ln63_53' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2950 [1/1] (0.00ns)   --->   "%p_265 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_53, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2950 'partselect' 'p_265' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln63_515 = sext i7 %p_265" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2951 'sext' 'sext_ln63_515' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2952 [1/1] (0.00ns)   --->   "%shl_ln63_58 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_25, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2952 'bitconcatenate' 'shl_ln63_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln63_509 = sext i19 %shl_ln63_58" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2953 'sext' 'sext_ln63_509' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2954 [1/1] (0.00ns)   --->   "%shl_ln63_59 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_25, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2954 'bitconcatenate' 'shl_ln63_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln63_510 = sext i17 %shl_ln63_59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2955 'sext' 'sext_ln63_510' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln63_511 = sext i17 %shl_ln63_59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2956 'sext' 'sext_ln63_511' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln63_512 = sext i17 %shl_ln63_59" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2957 'sext' 'sext_ln63_512' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2958 [1/1] (0.88ns)   --->   "%add_ln63_12 = add i20 %sext_ln63_509, i20 %sext_ln63_512" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2958 'add' 'add_ln63_12' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2959 [1/1] (0.00ns)   --->   "%p_266 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_12, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2959 'partselect' 'p_266' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln63_516 = sext i8 %p_266" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2960 'sext' 'sext_ln63_516' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_396 = add i9 %sext_ln63_515, i9 %sext_ln63_513" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2961 'add' 'add_ln64_396' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2962 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln64_397 = add i9 %add_ln64_396, i9 %sext_ln63_508" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2962 'add' 'add_ln64_397' <Predicate = (!icmp_ln48)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln64_101 = sext i9 %add_ln64_397" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2963 'sext' 'sext_ln64_101' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_398 = add i10 %sext_ln63_470, i10 %sext_ln63_474" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2964 'add' 'add_ln64_398' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2965 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_399 = add i10 %add_ln64_398, i10 %sext_ln63_516" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2965 'add' 'add_ln64_399' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln64_102 = sext i10 %add_ln64_399" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2966 'sext' 'sext_ln64_102' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2967 [1/1] (0.78ns)   --->   "%add_ln64_400 = add i11 %sext_ln64_102, i11 %sext_ln64_101" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2967 'add' 'add_ln64_400' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln64_103 = sext i11 %add_ln64_400" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2968 'sext' 'sext_ln64_103' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln64_109 = sext i12 %add_ln64_406" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2969 'sext' 'sext_ln64_109' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_407 = add i13 %sext_ln64_109, i13 %sext_ln64_103" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2970 'add' 'add_ln64_407' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln64_120 = sext i12 %add_ln64_420" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2971 'sext' 'sext_ln64_120' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2972 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%sum_18 = add i13 %sext_ln64_120, i13 %add_ln64_407" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 2972 'add' 'sum_18' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%sext_ln55 = sext i13 %sum_18" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 2973 'sext' 'sext_ln55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_18, i32 12" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2974 'bitselect' 'tmp_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_18, i32 12" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2975 'bitselect' 'tmp_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%select_ln74_18 = select i1 %tmp_29, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2976 'select' 'select_ln74_18' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2977 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_19 = select i1 %tmp_28, i14 %select_ln74_18, i14 %sext_ln55" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 2977 'select' 'sum_19' <Predicate = (!icmp_ln48)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln63_592 = sext i15 %p_360" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2978 'sext' 'sext_ln63_592' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln63_593 = sext i15 %p_361" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2979 'sext' 'sext_ln63_593' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln63_594 = sext i14 %p_362" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2980 'sext' 'sext_ln63_594' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2981 [1/1] (2.38ns)   --->   "%mul_ln63_293 = mul i23 %sext_ln63_207, i23 49" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2981 'mul' 'mul_ln63_293' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2982 [1/1] (0.00ns)   --->   "%p_369 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_293, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2982 'partselect' 'p_369' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2983 [1/1] (0.00ns)   --->   "%sext_ln63_601 = sext i11 %p_369" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2983 'sext' 'sext_ln63_601' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2984 [1/1] (2.38ns)   --->   "%mul_ln63_294 = mul i24 %sext_ln63_225, i24 16777140" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2984 'mul' 'mul_ln63_294' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2985 [1/1] (0.00ns)   --->   "%p_370 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_294, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2985 'partselect' 'p_370' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln63_602 = sext i12 %p_370" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2986 'sext' 'sext_ln63_602' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2987 [1/1] (2.38ns)   --->   "%mul_ln63_295 = mul i23 %sext_ln63_233, i23 50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2987 'mul' 'mul_ln63_295' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2988 [1/1] (0.00ns)   --->   "%p_371 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_295, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2988 'partselect' 'p_371' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln63_603 = sext i11 %p_371" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2989 'sext' 'sext_ln63_603' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2990 [1/1] (2.38ns)   --->   "%mul_ln63_296 = mul i27 %sext_ln63_237, i27 708" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2990 'mul' 'mul_ln63_296' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2991 [1/1] (0.00ns)   --->   "%p_372 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_296, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2991 'partselect' 'p_372' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln63_604 = sext i15 %p_372" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2992 'sext' 'sext_ln63_604' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2993 [1/1] (2.38ns)   --->   "%mul_ln63_297 = mul i25 %sext_ln63_249, i25 169" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2993 'mul' 'mul_ln63_297' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2994 [1/1] (0.00ns)   --->   "%p_373 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_297, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2994 'partselect' 'p_373' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln63_605 = sext i13 %p_373" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2995 'sext' 'sext_ln63_605' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2996 [1/1] (2.38ns)   --->   "%mul_ln63_298 = mul i25 %sext_ln63_257, i25 233" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2996 'mul' 'mul_ln63_298' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2997 [1/1] (0.00ns)   --->   "%p_374 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_298, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2997 'partselect' 'p_374' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln63_608 = sext i13 %p_374" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2998 'sext' 'sext_ln63_608' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 2999 [1/1] (2.38ns)   --->   "%mul_ln63_299 = mul i26 %sext_ln63_267, i26 333" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 2999 'mul' 'mul_ln63_299' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3000 [1/1] (0.00ns)   --->   "%p_375 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_299, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3000 'partselect' 'p_375' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3001 [1/1] (0.00ns)   --->   "%sext_ln63_609 = sext i14 %p_375" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3001 'sext' 'sext_ln63_609' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln64_153 = sext i13 %p_373" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3002 'sext' 'sext_ln64_153' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3003 [1/1] (0.84ns)   --->   "%add_ln64_560 = add i16 %sext_ln63_605, i16 %sext_ln63_604" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3003 'add' 'add_ln64_560' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3004 [1/1] (0.00ns)   --->   "%sext_ln64_154 = sext i13 %p_374" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3004 'sext' 'sext_ln64_154' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3005 [1/1] (0.84ns)   --->   "%add_ln64_561 = add i15 %sext_ln64_153, i15 %p_372" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3005 'add' 'add_ln64_561' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_562 = add i16 %add_ln64_560, i16 %sext_ln63_608" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3006 'add' 'add_ln64_562' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3007 [1/1] (0.79ns)   --->   "%add_ln64_563 = add i12 %sext_ln63_601, i12 %sext_ln63_603" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3007 'add' 'add_ln64_563' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln64_155 = sext i12 %add_ln64_563" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3008 'sext' 'sext_ln64_155' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_564 = add i15 %sext_ln63_602, i15 %sext_ln63_594" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3009 'add' 'add_ln64_564' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3010 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_565 = add i15 %add_ln64_564, i15 %sext_ln64_155" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3010 'add' 'add_ln64_565' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln64_156 = sext i15 %add_ln64_565" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3011 'sext' 'sext_ln64_156' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_566 = add i15 %add_ln64_561, i15 %sext_ln64_154" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3012 'add' 'add_ln64_566' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3013 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_567 = add i16 %sext_ln64_156, i16 %add_ln64_562" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3013 'add' 'add_ln64_567' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3014 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_576 = add i15 %add_ln64_565, i15 %add_ln64_566" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3014 'add' 'add_ln64_576' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_578 = add i16 %add_ln64_575, i16 %add_ln64_567" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3015 'add' 'add_ln64_578' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_588 = add i16 %add_ln64_585, i16 %add_ln64_581" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3016 'add' 'add_ln64_588' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln64_163 = sext i14 %add_ln64_590" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3017 'sext' 'sext_ln64_163' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3018 [1/1] (0.84ns)   --->   "%add_ln64_591 = add i16 %sext_ln63_593, i16 %sext_ln63_592" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3018 'add' 'add_ln64_591' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3019 [1/1] (0.83ns)   --->   "%add_ln64_592 = add i15 %sext_ln63_609, i15 28576" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3019 'add' 'add_ln64_592' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln64_164 = sext i15 %add_ln64_592" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3020 'sext' 'sext_ln64_164' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3021 [1/1] (0.84ns)   --->   "%add_ln64_593 = add i15 %p_361, i15 %p_360" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3021 'add' 'add_ln64_593' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_594 = add i16 %sext_ln64_164, i16 %add_ln64_591" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3022 'add' 'add_ln64_594' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln64_165 = sext i14 %add_ln64_590" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3023 'sext' 'sext_ln64_165' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_595 = add i15 %add_ln64_592, i15 %add_ln64_593" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3024 'add' 'add_ln64_595' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3025 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_596 = add i16 %add_ln64_594, i16 %sext_ln64_163" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3025 'add' 'add_ln64_596' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_597 = add i15 %add_ln64_587, i15 %add_ln64_586" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3026 'add' 'add_ln64_597' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3027 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_598 = add i15 %add_ln64_595, i15 %sext_ln64_165" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3027 'add' 'add_ln64_598' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3028 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_599 = add i16 %add_ln64_596, i16 %add_ln64_588" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3028 'add' 'add_ln64_599' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_600 = add i15 %add_ln64_577, i15 %add_ln64_576" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3029 'add' 'add_ln64_600' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3030 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_601 = add i15 %add_ln64_598, i15 %add_ln64_597" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3030 'add' 'add_ln64_601' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3031 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_26 = add i16 %add_ln64_599, i16 %add_ln64_578" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3031 'add' 'sum_26' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3032 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_12 = add i15 %add_ln64_601, i15 %add_ln64_600" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3032 'add' 'add_ln55_12' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_26, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3033 'bitselect' 'tmp_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3034 [1/1] (0.85ns)   --->   "%icmp_ln76_11 = icmp_sgt  i16 %sum_26, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 3034 'icmp' 'icmp_ln76_11' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_26, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3035 'bitselect' 'tmp_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%select_ln74_26 = select i1 %tmp_37, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3036 'select' 'select_ln74_26' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%or_ln74_11 = or i1 %tmp_36, i1 %icmp_ln76_11" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3037 'or' 'or_ln74_11' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3038 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_27 = select i1 %or_ln74_11, i15 %select_ln74_26, i15 %add_ln55_12" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3038 'select' 'sum_27' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3039 [1/1] (0.00ns)   --->   "%shl_ln63_69 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_4, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3039 'bitconcatenate' 'shl_ln63_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln63_611 = sext i19 %shl_ln63_69" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3040 'sext' 'sext_ln63_611' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3041 [1/1] (0.88ns)   --->   "%add_ln63_16 = add i20 %sext_ln63_611, i20 %sext_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3041 'add' 'add_ln63_16' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3042 [1/1] (0.00ns)   --->   "%p_379 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_16, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3042 'partselect' 'p_379' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln63_617 = sext i8 %p_379" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3043 'sext' 'sext_ln63_617' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3044 [1/1] (0.00ns)   --->   "%shl_ln63_70 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_5, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3044 'bitconcatenate' 'shl_ln63_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln63_613 = sext i18 %shl_ln63_70" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3045 'sext' 'sext_ln63_613' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3046 [1/1] (0.87ns)   --->   "%sub_ln63_61 = sub i19 0, i19 %sext_ln63_613" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3046 'sub' 'sub_ln63_61' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3047 [1/1] (0.00ns)   --->   "%p_380 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_61, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3047 'partselect' 'p_380' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln63_619 = sext i7 %p_380" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3048 'sext' 'sext_ln63_619' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3049 [1/1] (0.00ns)   --->   "%shl_ln63_71 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_7, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3049 'bitconcatenate' 'shl_ln63_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln63_616 = sext i18 %shl_ln63_71" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3050 'sext' 'sext_ln63_616' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3051 [1/1] (0.87ns)   --->   "%sub_ln63_62 = sub i19 0, i19 %sext_ln63_616" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3051 'sub' 'sub_ln63_62' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3052 [1/1] (0.00ns)   --->   "%p_382 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_62, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3052 'partselect' 'p_382' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln63_621 = sext i7 %p_382" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3053 'sext' 'sext_ln63_621' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3054 [1/1] (0.00ns)   --->   "%sext_ln63_623 = sext i7 %p_383" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3054 'sext' 'sext_ln63_623' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3055 [1/1] (0.00ns)   --->   "%shl_ln63_72 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_9, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3055 'bitconcatenate' 'shl_ln63_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln63_620 = sext i18 %shl_ln63_72" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3056 'sext' 'sext_ln63_620' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3057 [1/1] (0.87ns)   --->   "%add_ln63_17 = add i19 %sext_ln63_620, i19 %sext_ln63_101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3057 'add' 'add_ln63_17' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3058 [1/1] (0.00ns)   --->   "%p_384 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln63_17, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3058 'partselect' 'p_384' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln63_625 = sext i7 %p_384" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3059 'sext' 'sext_ln63_625' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3060 [1/1] (0.00ns)   --->   "%shl_ln63_73 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_11, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3060 'bitconcatenate' 'shl_ln63_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln63_622 = sext i19 %shl_ln63_73" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3061 'sext' 'sext_ln63_622' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3062 [1/1] (0.88ns)   --->   "%add_ln63_18 = add i20 %sext_ln63_622, i20 %sext_ln63_123" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3062 'add' 'add_ln63_18' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3063 [1/1] (0.00ns)   --->   "%p_385 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %add_ln63_18, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3063 'partselect' 'p_385' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln63_626 = sext i8 %p_385" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3064 'sext' 'sext_ln63_626' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3065 [1/1] (0.00ns)   --->   "%shl_ln63_74 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_12, i5 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3065 'bitconcatenate' 'shl_ln63_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3066 [1/1] (0.00ns)   --->   "%sext_ln63_624 = sext i21 %shl_ln63_74" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3066 'sext' 'sext_ln63_624' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3067 [1/1] (0.90ns)   --->   "%sub_ln63_63 = sub i22 %sext_ln63_624, i22 %sext_ln63_129" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3067 'sub' 'sub_ln63_63' <Predicate = (!icmp_ln48)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3068 [1/1] (0.00ns)   --->   "%p_386 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln63_63, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3068 'partselect' 'p_386' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln63_629 = sext i10 %p_386" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3069 'sext' 'sext_ln63_629' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln63_630 = sext i7 %p_387" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3070 'sext' 'sext_ln63_630' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln63_631 = sext i7 %p_389" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3071 'sext' 'sext_ln63_631' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln63_632 = sext i7 %p_390" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3072 'sext' 'sext_ln63_632' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3073 [1/1] (2.38ns)   --->   "%mul_ln63_300 = mul i22 %sext_ln63_188, i22 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3073 'mul' 'mul_ln63_300' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3074 [1/1] (0.00ns)   --->   "%p_391 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_300, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3074 'partselect' 'p_391' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln63_634 = sext i10 %p_391" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3075 'sext' 'sext_ln63_634' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3076 [1/1] (2.38ns)   --->   "%mul_ln63_301 = mul i22 %sext_ln63_199, i22 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3076 'mul' 'mul_ln63_301' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3077 [1/1] (0.00ns)   --->   "%p_392 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_301, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3077 'partselect' 'p_392' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln63_637 = sext i10 %p_392" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3078 'sext' 'sext_ln63_637' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln63_639 = sext i8 %p_393" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3079 'sext' 'sext_ln63_639' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3080 [1/1] (0.00ns)   --->   "%shl_ln63_76 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_22, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3080 'bitconcatenate' 'shl_ln63_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln63_636 = sext i19 %shl_ln63_76" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3081 'sext' 'sext_ln63_636' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3082 [1/1] (0.88ns)   --->   "%sub_ln63_67 = sub i20 %sext_ln63_636, i20 %sext_ln63_229" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3082 'sub' 'sub_ln63_67' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3083 [1/1] (0.00ns)   --->   "%p_395 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_67, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3083 'partselect' 'p_395' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln63_640 = sext i8 %p_395" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3084 'sext' 'sext_ln63_640' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3085 [1/1] (0.00ns)   --->   "%shl_ln63_77 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_23, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3085 'bitconcatenate' 'shl_ln63_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3086 [1/1] (0.00ns)   --->   "%sext_ln63_638 = sext i20 %shl_ln63_77" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3086 'sext' 'sext_ln63_638' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3087 [1/1] (0.89ns)   --->   "%add_ln63_20 = add i21 %sext_ln63_638, i21 %sext_ln63_240" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3087 'add' 'add_ln63_20' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3088 [1/1] (0.00ns)   --->   "%p_396 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %add_ln63_20, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3088 'partselect' 'p_396' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln63_642 = sext i9 %p_396" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3089 'sext' 'sext_ln63_642' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3090 [1/1] (2.38ns)   --->   "%mul_ln63_302 = mul i22 %sext_ln63_253, i22 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3090 'mul' 'mul_ln63_302' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3091 [1/1] (0.00ns)   --->   "%p_397 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_302, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3091 'partselect' 'p_397' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln63_645 = sext i10 %p_397" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3092 'sext' 'sext_ln63_645' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3093 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_25, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3093 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln63_641 = sext i18 %tmp_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3094 'sext' 'sext_ln63_641' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3095 [1/1] (0.87ns)   --->   "%sub_ln63_150 = sub i19 %sext_ln63_259, i19 %sext_ln63_641" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3095 'sub' 'sub_ln63_150' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3096 [1/1] (0.00ns)   --->   "%p_398 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_150, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3096 'partselect' 'p_398' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln63_647 = sext i7 %p_398" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3097 'sext' 'sext_ln63_647' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3098 [1/1] (0.00ns)   --->   "%shl_ln63_78 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_26, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3098 'bitconcatenate' 'shl_ln63_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln63_643 = sext i20 %shl_ln63_78" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3099 'sext' 'sext_ln63_643' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln63_644 = sext i20 %shl_ln63_78" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3100 'sext' 'sext_ln63_644' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3101 [1/1] (0.89ns)   --->   "%sub_ln63_68 = sub i21 0, i21 %sext_ln63_644" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3101 'sub' 'sub_ln63_68' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3102 [1/1] (0.00ns)   --->   "%p_399 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_68, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3102 'partselect' 'p_399' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3103 [1/1] (0.00ns)   --->   "%sext_ln63_651 = sext i9 %p_399" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3103 'sext' 'sext_ln63_651' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_603 = add i11 %sext_ln63_647, i11 %sext_ln63_645" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3104 'add' 'add_ln64_603' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3105 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_604 = add i11 %add_ln64_603, i11 %sext_ln63_642" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3105 'add' 'add_ln64_604' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln64_166 = sext i11 %add_ln64_604" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3106 'sext' 'sext_ln64_166' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_605 = add i11 %sext_ln63_634, i11 %sext_ln63_632" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3107 'add' 'add_ln64_605' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3108 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_606 = add i11 %add_ln64_605, i11 %sext_ln63_631" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3108 'add' 'add_ln64_606' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3109 [1/1] (0.00ns)   --->   "%sext_ln64_167 = sext i11 %add_ln64_606" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3109 'sext' 'sext_ln64_167' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3110 [1/1] (0.79ns)   --->   "%add_ln64_607 = add i12 %sext_ln64_167, i12 %sext_ln64_166" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3110 'add' 'add_ln64_607' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3111 [1/1] (0.00ns)   --->   "%sext_ln64_168 = sext i12 %add_ln64_607" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3111 'sext' 'sext_ln64_168' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3112 [1/1] (0.76ns)   --->   "%add_ln64_608 = add i9 %sext_ln63_640, i9 %sext_ln63_639" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3112 'add' 'add_ln64_608' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln64_169 = sext i9 %add_ln64_608" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3113 'sext' 'sext_ln64_169' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3114 [1/1] (0.78ns)   --->   "%add_ln64_609 = add i11 %sext_ln64_169, i11 %sext_ln63_637" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3114 'add' 'add_ln64_609' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln64_170 = sext i11 %add_ln64_609" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3115 'sext' 'sext_ln64_170' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln64_173 = sext i11 %add_ln64_612" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3116 'sext' 'sext_ln64_173' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3117 [1/1] (0.79ns)   --->   "%add_ln64_613 = add i12 %sext_ln64_173, i12 %sext_ln64_170" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3117 'add' 'add_ln64_613' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln64_174 = sext i12 %add_ln64_613" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3118 'sext' 'sext_ln64_174' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3119 [1/1] (0.80ns)   --->   "%add_ln64_614 = add i13 %sext_ln64_174, i13 %sext_ln64_168" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3119 'add' 'add_ln64_614' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln64_175 = sext i13 %add_ln64_614" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3120 'sext' 'sext_ln64_175' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_615 = add i9 %sext_ln63_617, i9 %sext_ln63_621" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3121 'add' 'add_ln64_615' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3122 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln64_616 = add i9 %add_ln64_615, i9 %sext_ln63_619" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3122 'add' 'add_ln64_616' <Predicate = (!icmp_ln48)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln64_176 = sext i9 %add_ln64_616" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3123 'sext' 'sext_ln64_176' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3124 [1/1] (0.77ns)   --->   "%add_ln64_617 = add i8 %sext_ln63_625, i8 %sext_ln63_623" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3124 'add' 'add_ln64_617' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln64_177 = sext i8 %add_ln64_617" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3125 'sext' 'sext_ln64_177' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3126 [1/1] (0.76ns)   --->   "%add_ln64_618 = add i9 %sext_ln63_626, i9 %sext_ln63_484" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3126 'add' 'add_ln64_618' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln64_178 = sext i9 %add_ln64_618" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3127 'sext' 'sext_ln64_178' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3128 [1/1] (0.77ns)   --->   "%add_ln64_619 = add i10 %sext_ln64_178, i10 %sext_ln64_177" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3128 'add' 'add_ln64_619' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln64_179 = sext i10 %add_ln64_619" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3129 'sext' 'sext_ln64_179' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3130 [1/1] (0.78ns)   --->   "%add_ln64_620 = add i11 %sext_ln64_179, i11 %sext_ln64_176" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3130 'add' 'add_ln64_620' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln64_180 = sext i11 %add_ln64_620" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3131 'sext' 'sext_ln64_180' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_621 = add i11 %sext_ln63_629, i11 %sext_ln63_651" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3132 'add' 'add_ln64_621' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3133 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_622 = add i11 %add_ln64_621, i11 %sext_ln63_630" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3133 'add' 'add_ln64_622' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3134 [1/1] (0.00ns)   --->   "%sext_ln64_181 = sext i11 %add_ln64_622" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3134 'sext' 'sext_ln64_181' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln64_184 = sext i10 %add_ln64_625" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3135 'sext' 'sext_ln64_184' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_626 = add i12 %sext_ln64_184, i12 %sext_ln64_181" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3136 'add' 'add_ln64_626' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3137 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln64_627 = add i12 %add_ln64_626, i12 %sext_ln64_180" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3137 'add' 'add_ln64_627' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3138 [1/1] (0.00ns)   --->   "%sext_ln64_185 = sext i12 %add_ln64_627" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3138 'sext' 'sext_ln64_185' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3139 [1/1] (0.82ns)   --->   "%sum_28 = add i14 %sext_ln64_185, i14 %sext_ln64_175" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3139 'add' 'sum_28' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_28, i32 13" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3140 'bitselect' 'tmp_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_28, i32 13" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3141 'bitselect' 'tmp_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%select_ln74_28 = select i1 %tmp_39, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3142 'select' 'select_ln74_28' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3143 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_29 = select i1 %tmp_38, i14 %select_ln74_28, i14 %sum_28" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3143 'select' 'sum_29' <Predicate = (!icmp_ln48)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln63_652 = sext i9 %p_401" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3144 'sext' 'sext_ln63_652' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln63_653 = sext i8 %p_402" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3145 'sext' 'sext_ln63_653' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3146 [1/1] (2.38ns)   --->   "%mul_ln63_304 = mul i22 %sext_ln63_34, i22 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3146 'mul' 'mul_ln63_304' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3147 [1/1] (0.00ns)   --->   "%p_403 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_304, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3147 'partselect' 'p_403' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln63_654 = sext i10 %p_403" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3148 'sext' 'sext_ln63_654' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3149 [1/1] (0.88ns)   --->   "%sub_ln63_70 = sub i20 0, i20 %sext_ln63_611" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3149 'sub' 'sub_ln63_70' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3150 [1/1] (0.00ns)   --->   "%p_404 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_70, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3150 'partselect' 'p_404' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln63_656 = sext i8 %p_404" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3151 'sext' 'sext_ln63_656' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln63_657 = sext i8 %p_405" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3152 'sext' 'sext_ln63_657' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3153 [1/1] (0.00ns)   --->   "%sext_ln63_658 = sext i10 %p_406" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3153 'sext' 'sext_ln63_658' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3154 [1/1] (2.38ns)   --->   "%mul_ln63_305 = mul i21 %sext_ln63_77, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3154 'mul' 'mul_ln63_305' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3155 [1/1] (0.00ns)   --->   "%p_407 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_305, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3155 'partselect' 'p_407' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln63_659 = sext i9 %p_407" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3156 'sext' 'sext_ln63_659' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln63_674 = sext i8 %p_416" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3157 'sext' 'sext_ln63_674' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3158 [1/1] (2.38ns)   --->   "%mul_ln63_306 = mul i22 %sext_ln63_188, i22 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3158 'mul' 'mul_ln63_306' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3159 [1/1] (0.00ns)   --->   "%p_417 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_306, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3159 'partselect' 'p_417' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln63_676 = sext i10 %p_417" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3160 'sext' 'sext_ln63_676' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3161 [1/1] (0.00ns)   --->   "%sext_ln63_677 = sext i7 %p_418" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3161 'sext' 'sext_ln63_677' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3162 [1/1] (2.38ns)   --->   "%mul_ln63_307 = mul i21 %sext_ln63_206, i21 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3162 'mul' 'mul_ln63_307' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3163 [1/1] (0.00ns)   --->   "%p_419 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_307, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3163 'partselect' 'p_419' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln63_680 = sext i9 %p_419" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3164 'sext' 'sext_ln63_680' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3165 [1/1] (2.38ns)   --->   "%mul_ln63_308 = mul i21 %sext_ln63_240, i21 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3165 'mul' 'mul_ln63_308' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3166 [1/1] (0.00ns)   --->   "%p_422 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_308, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3166 'partselect' 'p_422' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln63_681 = sext i9 %p_422" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3167 'sext' 'sext_ln63_681' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3168 [1/1] (2.38ns)   --->   "%mul_ln63_309 = mul i21 %sext_ln63_254, i21 13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3168 'mul' 'mul_ln63_309' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3169 [1/1] (0.00ns)   --->   "%p_423 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_309, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3169 'partselect' 'p_423' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3170 [1/1] (0.00ns)   --->   "%sext_ln63_683 = sext i9 %p_423" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3170 'sext' 'sext_ln63_683' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_629 = add i11 %sext_ln63_677, i11 %sext_ln63_676" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3171 'add' 'add_ln64_629' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3172 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_630 = add i11 %add_ln64_629, i11 %sext_ln63_674" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3172 'add' 'add_ln64_630' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln64_186 = sext i11 %add_ln64_630" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3173 'sext' 'sext_ln64_186' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3174 [1/1] (0.77ns)   --->   "%add_ln64_631 = add i10 %sext_ln63_683, i10 %sext_ln63_681" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3174 'add' 'add_ln64_631' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln64_187 = sext i10 %add_ln64_631" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3175 'sext' 'sext_ln64_187' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3176 [1/1] (0.78ns)   --->   "%add_ln64_632 = add i11 %sext_ln64_187, i11 %sext_ln63_680" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3176 'add' 'add_ln64_632' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln64_188 = sext i11 %add_ln64_632" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3177 'sext' 'sext_ln64_188' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3178 [1/1] (0.79ns)   --->   "%add_ln64_633 = add i12 %sext_ln64_188, i12 %sext_ln64_186" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3178 'add' 'add_ln64_633' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln64_189 = sext i12 %add_ln64_633" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3179 'sext' 'sext_ln64_189' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_634 = add i11 %sext_ln63_654, i11 %sext_ln63_653" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3180 'add' 'add_ln64_634' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3181 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_635 = add i11 %add_ln64_634, i11 %sext_ln63_652" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3181 'add' 'add_ln64_635' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln64_190 = sext i11 %add_ln64_635" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3182 'sext' 'sext_ln64_190' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_636 = add i11 %sext_ln63_656, i11 %sext_ln63_658" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3183 'add' 'add_ln64_636' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3184 [1/1] (0.77ns)   --->   "%add_ln64_637 = add i10 %sext_ln63_657, i10 %sext_ln63_659" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3184 'add' 'add_ln64_637' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln64_191 = sext i10 %add_ln64_637" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3185 'sext' 'sext_ln64_191' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3186 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_638 = add i11 %sext_ln64_191, i11 %add_ln64_636" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3186 'add' 'add_ln64_638' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln64_192 = sext i11 %add_ln64_638" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3187 'sext' 'sext_ln64_192' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3188 [1/1] (0.79ns)   --->   "%add_ln64_639 = add i12 %sext_ln64_192, i12 %sext_ln64_190" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3188 'add' 'add_ln64_639' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3189 [1/1] (0.00ns)   --->   "%sext_ln64_193 = sext i12 %add_ln64_639" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3189 'sext' 'sext_ln64_193' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3190 [1/1] (0.80ns)   --->   "%add_ln64_640 = add i13 %sext_ln64_193, i13 %sext_ln64_189" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3190 'add' 'add_ln64_640' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln64_194 = sext i13 %add_ln64_640" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3191 'sext' 'sext_ln64_194' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln64_205 = sext i12 %add_ln64_653" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3192 'sext' 'sext_ln64_205' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3193 [1/1] (0.82ns)   --->   "%sum_30 = add i14 %sext_ln64_205, i14 %sext_ln64_194" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3193 'add' 'sum_30' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_30, i32 13" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3194 'bitselect' 'tmp_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sum_30, i32 13" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3195 'bitselect' 'tmp_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%select_ln74_30 = select i1 %tmp_41, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3196 'select' 'select_ln74_30' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3197 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_31 = select i1 %tmp_40, i14 %select_ln74_30, i14 %sum_30" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3197 'select' 'sum_31' <Predicate = (!icmp_ln48)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln63_692 = sext i5 %p_433" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3198 'sext' 'sext_ln63_692' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3199 [1/1] (0.00ns)   --->   "%shl_ln63_88 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_10, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3199 'bitconcatenate' 'shl_ln63_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln63_693 = sext i18 %shl_ln63_88" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3200 'sext' 'sext_ln63_693' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln63_694 = sext i18 %shl_ln63_88" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3201 'sext' 'sext_ln63_694' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3202 [1/1] (0.87ns)   --->   "%add_ln63_24 = add i19 %sext_ln63_694, i19 %sext_ln63_113" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3202 'add' 'add_ln63_24' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3203 [1/1] (0.00ns)   --->   "%p_434 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %add_ln63_24, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3203 'partselect' 'p_434' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln63_695 = sext i7 %p_434" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3204 'sext' 'sext_ln63_695' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3205 [1/1] (0.88ns)   --->   "%sub_ln63_84 = sub i20 %sext_ln63_622, i20 %sext_ln63_123" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3205 'sub' 'sub_ln63_84' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3206 [1/1] (0.00ns)   --->   "%p_435 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_84, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3206 'partselect' 'p_435' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln63_696 = sext i8 %p_435" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3207 'sext' 'sext_ln63_696' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3208 [1/1] (2.38ns)   --->   "%mul_ln63_310 = mul i22 %sext_ln63_144, i22 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3208 'mul' 'mul_ln63_310' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3209 [1/1] (0.00ns)   --->   "%p_437 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_310, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3209 'partselect' 'p_437' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln63_698 = sext i10 %p_437" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3210 'sext' 'sext_ln63_698' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3211 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_22, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3211 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln63_712 = sext i18 %tmp_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3212 'sext' 'sext_ln63_712' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3213 [1/1] (0.87ns)   --->   "%sub_ln63_154 = sub i19 %sext_ln63_230, i19 %sext_ln63_712" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3213 'sub' 'sub_ln63_154' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3214 [1/1] (0.00ns)   --->   "%p_445 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_154, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3214 'partselect' 'p_445' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln63_713 = sext i7 %p_445" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3215 'sext' 'sext_ln63_713' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3216 [1/1] (0.88ns)   --->   "%sub_ln63_92 = sub i20 %sext_ln63_505, i20 %sext_ln63_503" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3216 'sub' 'sub_ln63_92' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3217 [1/1] (0.00ns)   --->   "%p_446 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_92, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3217 'partselect' 'p_446' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln63_714 = sext i8 %p_446" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3218 'sext' 'sext_ln63_714' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3219 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_24, i3 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3219 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3220 [1/1] (0.00ns)   --->   "%sext_ln63_715 = sext i19 %tmp_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3220 'sext' 'sext_ln63_715' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3221 [1/1] (0.88ns)   --->   "%sub_ln63_155 = sub i20 %sext_ln63_246, i20 %sext_ln63_715" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3221 'sub' 'sub_ln63_155' <Predicate = (!icmp_ln48)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3222 [1/1] (0.00ns)   --->   "%p_447 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_155, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3222 'partselect' 'p_447' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln63_716 = sext i8 %p_447" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3223 'sext' 'sext_ln63_716' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_93 = sub i19 0, i19 %sext_ln63_641" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3224 'sub' 'sub_ln63_93' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3225 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_94 = sub i19 %sub_ln63_93, i19 %sext_ln63_259" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3225 'sub' 'sub_ln63_94' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3226 [1/1] (0.00ns)   --->   "%p_448 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_94, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3226 'partselect' 'p_448' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln63_717 = sext i7 %p_448" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3227 'sext' 'sext_ln63_717' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_655 = add i9 %sext_ln63_713, i9 %sext_ln63_716" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3228 'add' 'add_ln64_655' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3229 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln64_656 = add i9 %add_ln64_655, i9 %sext_ln63_717" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3229 'add' 'add_ln64_656' <Predicate = (!icmp_ln48)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3230 [1/1] (0.00ns)   --->   "%sext_ln64_206 = sext i9 %add_ln64_656" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3230 'sext' 'sext_ln64_206' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_658 = add i11 %add_ln64_657, i11 %sext_ln63_714" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3231 'add' 'add_ln64_658' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3232 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_659 = add i11 %add_ln64_658, i11 %sext_ln64_206" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3232 'add' 'add_ln64_659' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3233 [1/1] (0.00ns)   --->   "%sext_ln64_207 = sext i11 %add_ln64_659" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3233 'sext' 'sext_ln64_207' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln64_212 = sext i11 %add_ln64_665" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3234 'sext' 'sext_ln64_212' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3235 [1/1] (0.79ns)   --->   "%add_ln64_666 = add i12 %sext_ln64_212, i12 %sext_ln64_207" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3235 'add' 'add_ln64_666' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln64_213 = sext i12 %add_ln64_666" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3236 'sext' 'sext_ln64_213' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln64_214 = sext i9 %add_ln64_668" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3237 'sext' 'sext_ln64_214' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3238 [1/1] (0.76ns)   --->   "%add_ln64_669 = add i9 %sext_ln63_692, i9 %sext_ln63_696" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3238 'add' 'add_ln64_669' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln64_215 = sext i9 %add_ln64_669" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3239 'sext' 'sext_ln64_215' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3240 [1/1] (0.78ns)   --->   "%add_ln64_670 = add i11 %sext_ln63_695, i11 %sext_ln63_698" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3240 'add' 'add_ln64_670' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_671 = add i11 %add_ln64_670, i11 %sext_ln64_215" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3241 'add' 'add_ln64_671' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3242 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_672 = add i11 %add_ln64_671, i11 %sext_ln64_214" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3242 'add' 'add_ln64_672' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln64_216 = sext i11 %add_ln64_672" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3243 'sext' 'sext_ln64_216' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln64_220 = sext i11 %add_ln64_678" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3244 'sext' 'sext_ln64_220' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3245 [1/1] (0.79ns)   --->   "%add_ln64_679 = add i12 %sext_ln64_220, i12 %sext_ln64_216" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3245 'add' 'add_ln64_679' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln64_221 = sext i12 %add_ln64_679" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3246 'sext' 'sext_ln64_221' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3247 [1/1] (0.80ns)   --->   "%sum_32 = add i13 %sext_ln64_221, i13 %sext_ln64_213" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3247 'add' 'sum_32' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%sext_ln55_4 = sext i13 %sum_32" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3248 'sext' 'sext_ln55_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_32, i32 12" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3249 'bitselect' 'tmp_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_32, i32 12" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3250 'bitselect' 'tmp_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%select_ln74_32 = select i1 %tmp_43, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3251 'select' 'select_ln74_32' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3252 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_33 = select i1 %tmp_42, i14 %select_ln74_32, i14 %sext_ln55_4" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3252 'select' 'sum_33' <Predicate = (!icmp_ln48)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3253 [1/1] (0.00ns)   --->   "%sext_ln63_726 = sext i7 %p_456" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3253 'sext' 'sext_ln63_726' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3254 [1/1] (0.87ns)   --->   "%sub_ln63_157 = sub i19 %sext_ln63_80, i19 %sext_ln63_616" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3254 'sub' 'sub_ln63_157' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3255 [1/1] (0.00ns)   --->   "%p_457 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_157, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3255 'partselect' 'p_457' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3256 [1/1] (0.00ns)   --->   "%sext_ln63_727 = sext i7 %p_457" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3256 'sext' 'sext_ln63_727' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3257 [1/1] (0.87ns)   --->   "%sub_ln63_158 = sub i19 %sext_ln63_101, i19 %sext_ln63_620" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3257 'sub' 'sub_ln63_158' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3258 [1/1] (0.00ns)   --->   "%p_459 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_158, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3258 'partselect' 'p_459' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln63_729 = sext i7 %p_459" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3259 'sext' 'sext_ln63_729' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln63_730 = sext i8 %p_460" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3260 'sext' 'sext_ln63_730' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln63_733 = sext i8 %p_462" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3261 'sext' 'sext_ln63_733' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3262 [1/1] (2.38ns)   --->   "%mul_ln63_311 = mul i21 %sext_ln63_139, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3262 'mul' 'mul_ln63_311' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3263 [1/1] (0.00ns)   --->   "%p_463 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_311, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3263 'partselect' 'p_463' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln63_734 = sext i9 %p_463" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3264 'sext' 'sext_ln63_734' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3265 [1/1] (2.38ns)   --->   "%mul_ln63_312 = mul i21 %sext_ln63_203, i21 2097141" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3265 'mul' 'mul_ln63_312' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3266 [1/1] (0.00ns)   --->   "%p_467 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_312, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3266 'partselect' 'p_467' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln63_739 = sext i9 %p_467" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3267 'sext' 'sext_ln63_739' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln63_740 = sext i7 %p_468" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3268 'sext' 'sext_ln63_740' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3269 [1/1] (0.87ns)   --->   "%sub_ln63_105 = sub i19 0, i19 %sext_ln63_499" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3269 'sub' 'sub_ln63_105' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3270 [1/1] (0.00ns)   --->   "%p_469 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_105, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3270 'partselect' 'p_469' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3271 [1/1] (0.00ns)   --->   "%sext_ln63_741 = sext i7 %p_469" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3271 'sext' 'sext_ln63_741' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_106 = sub i20 0, i20 %sext_ln63_636" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3272 'sub' 'sub_ln63_106' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3273 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln63_107 = sub i20 %sub_ln63_106, i20 %sext_ln63_229" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3273 'sub' 'sub_ln63_107' <Predicate = (!icmp_ln48)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3274 [1/1] (0.00ns)   --->   "%p_470 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_107, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3274 'partselect' 'p_470' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln63_742 = sext i8 %p_470" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3275 'sext' 'sext_ln63_742' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3276 [1/1] (0.00ns)   --->   "%shl_ln63_96 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_23, i2 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3276 'bitconcatenate' 'shl_ln63_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3277 [1/1] (0.00ns)   --->   "%sext_ln63_743 = sext i18 %shl_ln63_96" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3277 'sext' 'sext_ln63_743' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3278 [1/1] (0.87ns)   --->   "%sub_ln63_108 = sub i19 0, i19 %sext_ln63_743" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3278 'sub' 'sub_ln63_108' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3279 [1/1] (0.00ns)   --->   "%p_471 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_108, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3279 'partselect' 'p_471' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3280 [1/1] (0.00ns)   --->   "%sext_ln63_744 = sext i7 %p_471" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3280 'sext' 'sext_ln63_744' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3281 [1/1] (0.00ns)   --->   "%shl_ln63_97 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_25, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3281 'bitconcatenate' 'shl_ln63_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln63_745 = sext i20 %shl_ln63_97" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3282 'sext' 'sext_ln63_745' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3283 [1/1] (0.89ns)   --->   "%sub_ln63_109 = sub i21 %sext_ln63_511, i21 %sext_ln63_745" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3283 'sub' 'sub_ln63_109' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3284 [1/1] (0.00ns)   --->   "%p_472 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_109, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3284 'partselect' 'p_472' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln63_746 = sext i9 %p_472" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3285 'sext' 'sext_ln63_746' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3286 [1/1] (0.77ns)   --->   "%add_ln64_681 = add i8 %sext_ln63_741, i8 %sext_ln63_740" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3286 'add' 'add_ln64_681' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln64_222 = sext i8 %add_ln64_681" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3287 'sext' 'sext_ln64_222' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3288 [1/1] (0.77ns)   --->   "%add_ln64_682 = add i10 %sext_ln64_222, i10 %sext_ln63_739" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3288 'add' 'add_ln64_682' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln64_223 = sext i10 %add_ln64_682" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3289 'sext' 'sext_ln64_223' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_683 = add i10 %sext_ln63_746, i10 %sext_ln63_744" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3290 'add' 'add_ln64_683' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3291 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_684 = add i10 %add_ln64_683, i10 %sext_ln63_742" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3291 'add' 'add_ln64_684' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln64_224 = sext i10 %add_ln64_684" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3292 'sext' 'sext_ln64_224' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3293 [1/1] (0.78ns)   --->   "%add_ln64_685 = add i11 %sext_ln64_224, i11 %sext_ln64_223" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3293 'add' 'add_ln64_685' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln64_225 = sext i11 %add_ln64_685" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3294 'sext' 'sext_ln64_225' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln64_227 = sext i9 %add_ln64_687" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3295 'sext' 'sext_ln64_227' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3296 [1/1] (0.77ns)   --->   "%add_ln64_688 = add i8 %sext_ln63_729, i8 %sext_ln63_727" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3296 'add' 'add_ln64_688' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln64_228 = sext i8 %add_ln64_688" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3297 'sext' 'sext_ln64_228' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3298 [1/1] (0.76ns)   --->   "%add_ln64_689 = add i9 %sext_ln64_228, i9 %sext_ln63_726" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3298 'add' 'add_ln64_689' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln64_229 = sext i9 %add_ln64_689" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3299 'sext' 'sext_ln64_229' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3300 [1/1] (0.77ns)   --->   "%add_ln64_690 = add i10 %sext_ln64_229, i10 %sext_ln64_227" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3300 'add' 'add_ln64_690' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3301 [1/1] (0.00ns)   --->   "%sext_ln64_230 = sext i10 %add_ln64_690" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3301 'sext' 'sext_ln64_230' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3302 [1/1] (0.79ns)   --->   "%add_ln64_691 = add i12 %sext_ln64_230, i12 %sext_ln64_225" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3302 'add' 'add_ln64_691' <Predicate = (!icmp_ln48)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln64_231 = sext i12 %add_ln64_691" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3303 'sext' 'sext_ln64_231' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_692 = add i10 %sext_ln63_734, i10 %sext_ln63_733" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3304 'add' 'add_ln64_692' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3305 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_693 = add i10 %add_ln64_692, i10 %sext_ln63_730" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3305 'add' 'add_ln64_693' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln64_232 = sext i10 %add_ln64_693" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3306 'sext' 'sext_ln64_232' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln64_234 = sext i9 %add_ln64_695" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3307 'sext' 'sext_ln64_234' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_696 = add i11 %sext_ln64_234, i11 %sext_ln64_232" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3308 'add' 'add_ln64_696' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln64_239 = sext i9 %add_ln64_702" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3309 'sext' 'sext_ln64_239' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3310 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_703 = add i11 %sext_ln64_239, i11 %add_ln64_696" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3310 'add' 'add_ln64_703' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln64_240 = sext i11 %add_ln64_703" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3311 'sext' 'sext_ln64_240' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3312 [1/1] (0.80ns)   --->   "%sum_34 = add i13 %sext_ln64_240, i13 %sext_ln64_231" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3312 'add' 'sum_34' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%sext_ln55_6 = sext i13 %sum_34" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3313 'sext' 'sext_ln55_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_34, i32 12" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3314 'bitselect' 'tmp_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_34, i32 12" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3315 'bitselect' 'tmp_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%select_ln74_34 = select i1 %tmp_45, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3316 'select' 'select_ln74_34' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3317 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_35 = select i1 %tmp_44, i14 %select_ln74_34, i14 %sext_ln55_6" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3317 'select' 'sum_35' <Predicate = (!icmp_ln48)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 3318 [1/1] (2.38ns)   --->   "%mul_ln63_313 = mul i24 %sext_ln63_12, i24 103" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3318 'mul' 'mul_ln63_313' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3319 [1/1] (0.00ns)   --->   "%p_474 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_313, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3319 'partselect' 'p_474' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3320 [1/1] (2.38ns)   --->   "%mul_ln63_314 = mul i24 %sext_ln63_29, i24 92" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3320 'mul' 'mul_ln63_314' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3321 [1/1] (0.00ns)   --->   "%p_475 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_314, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3321 'partselect' 'p_475' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3322 [1/1] (0.00ns)   --->   "%shl_ln63_100 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_23, i9 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3322 'bitconcatenate' 'shl_ln63_100' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln63_770 = sext i25 %shl_ln63_100" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3323 'sext' 'sext_ln63_770' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3324 [1/1] (0.94ns)   --->   "%sub_ln63_112 = sub i26 %sext_ln63_770, i26 %sext_ln63_502" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3324 'sub' 'sub_ln63_112' <Predicate = (!icmp_ln48)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3325 [1/1] (0.00ns)   --->   "%p_496 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln63_112, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3325 'partselect' 'p_496' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3326 [1/1] (0.87ns)   --->   "%sub_ln63_113 = sub i19 0, i19 %sext_ln63_620" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3326 'sub' 'sub_ln63_113' <Predicate = (!icmp_ln48)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3327 [1/1] (0.00ns)   --->   "%p_536 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %sub_ln63_113, i32 12, i32 18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3327 'partselect' 'p_536' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3328 [1/1] (0.00ns)   --->   "%shl_ln63_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_26, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3328 'bitconcatenate' 'shl_ln63_106' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3329 [1/1] (0.00ns)   --->   "%sext_ln63_840 = sext i24 %shl_ln63_106" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3329 'sext' 'sext_ln63_840' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3330 [1/1] (0.93ns)   --->   "%sub_ln63_118 = sub i25 %sext_ln63_643, i25 %sext_ln63_840" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3330 'sub' 'sub_ln63_118' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3331 [1/1] (0.00ns)   --->   "%p_580 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln63_118, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3331 'partselect' 'p_580' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3332 [1/1] (0.86ns)   --->   "%sub_ln63_124 = sub i18 0, i18 %sext_ln63_510" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3332 'sub' 'sub_ln63_124' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3333 [1/1] (0.00ns)   --->   "%p_628 = partselect i6 @_ssdm_op_PartSelect.i6.i18.i32.i32, i18 %sub_ln63_124, i32 12, i32 17" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3333 'partselect' 'p_628' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3334 [1/1] (0.00ns)   --->   "%shl_ln63_110 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_10, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3334 'bitconcatenate' 'shl_ln63_110' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln63_912 = sext i20 %shl_ln63_110" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3335 'sext' 'sext_ln63_912' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3336 [1/1] (0.89ns)   --->   "%sub_ln63_126 = sub i21 %sext_ln63_912, i21 %sext_ln63_693" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3336 'sub' 'sub_ln63_126' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3337 [1/1] (0.00ns)   --->   "%p_693 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %sub_ln63_126, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3337 'partselect' 'p_693' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_128 = sub i26 0, i26 %sext_ln63_770" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3338 'sub' 'sub_ln63_128' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3339 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln63_129 = sub i26 %sub_ln63_128, i26 %sext_ln63_504" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3339 'sub' 'sub_ln63_129' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 3340 [1/1] (0.00ns)   --->   "%p_706 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln63_129, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3340 'partselect' 'p_706' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3341 [1/1] (0.89ns)   --->   "%sub_ln63_133 = sub i20 %sub_ln63_70, i20 %sext_ln63_47" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3341 'sub' 'sub_ln63_133' <Predicate = (!icmp_ln48)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3342 [1/1] (0.00ns)   --->   "%p_768 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln63_133, i32 12, i32 19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3342 'partselect' 'p_768' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 3343 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 3343 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 10.9>
ST_17 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln63_33 = sext i16 %a_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3344 'sext' 'sext_ln63_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln63_131 = sext i16 %a_12" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3345 'sext' 'sext_ln63_131' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i15 %sum_3" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3346 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln63_748 = sext i11 %p_473" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3347 'sext' 'sext_ln63_748' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln63_749 = sext i12 %p_474" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3348 'sext' 'sext_ln63_749' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln63_750 = sext i12 %p_475" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3349 'sext' 'sext_ln63_750' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3350 [1/1] (2.38ns)   --->   "%mul_ln63_315 = mul i26 %sext_ln63_33, i26 67108502" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3350 'mul' 'mul_ln63_315' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3351 [1/1] (0.00ns)   --->   "%p_476 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_315, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3351 'partselect' 'p_476' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln63_751 = sext i14 %p_476" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3352 'sext' 'sext_ln63_751' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3353 [1/1] (2.38ns)   --->   "%mul_ln63_316 = mul i26 %sext_ln63_50, i26 67108500" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3353 'mul' 'mul_ln63_316' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3354 [1/1] (0.00ns)   --->   "%p_477 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_316, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3354 'partselect' 'p_477' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln63_752 = sext i14 %p_477" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3355 'sext' 'sext_ln63_752' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3356 [1/1] (2.38ns)   --->   "%mul_ln63_317 = mul i24 %sext_ln63_59, i24 69" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3356 'mul' 'mul_ln63_317' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3357 [1/1] (0.00ns)   --->   "%p_478 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_317, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3357 'partselect' 'p_478' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln63_753 = sext i12 %p_478" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3358 'sext' 'sext_ln63_753' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3359 [1/1] (2.38ns)   --->   "%mul_ln63_318 = mul i27 %sext_ln63_69, i27 134216709" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3359 'mul' 'mul_ln63_318' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3360 [1/1] (0.00ns)   --->   "%p_479 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_318, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3360 'partselect' 'p_479' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln63_754 = sext i15 %p_479" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3361 'sext' 'sext_ln63_754' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3362 [1/1] (2.38ns)   --->   "%mul_ln63_319 = mul i28 %sext_ln63_75, i28 268434047" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3362 'mul' 'mul_ln63_319' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3363 [1/1] (0.00ns)   --->   "%p_480 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_319, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3363 'partselect' 'p_480' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3364 [1/1] (2.38ns)   --->   "%mul_ln63_320 = mul i27 %sext_ln63_87, i27 134216773" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3364 'mul' 'mul_ln63_320' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3365 [1/1] (0.00ns)   --->   "%p_481 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_320, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3365 'partselect' 'p_481' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln63_755 = sext i15 %p_481" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3366 'sext' 'sext_ln63_755' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3367 [1/1] (2.38ns)   --->   "%mul_ln63_321 = mul i27 %sext_ln63_104, i27 134216951" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3367 'mul' 'mul_ln63_321' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3368 [1/1] (0.00ns)   --->   "%p_482 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_321, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3368 'partselect' 'p_482' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3369 [1/1] (2.38ns)   --->   "%mul_ln63_322 = mul i27 %sext_ln63_110, i27 134217122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3369 'mul' 'mul_ln63_322' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3370 [1/1] (0.00ns)   --->   "%p_483 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_322, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3370 'partselect' 'p_483' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3371 [1/1] (2.38ns)   --->   "%mul_ln63_323 = mul i26 %sext_ln63_125, i26 67108388" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3371 'mul' 'mul_ln63_323' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3372 [1/1] (0.00ns)   --->   "%p_484 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_323, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3372 'partselect' 'p_484' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln63_758 = sext i14 %p_484" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3373 'sext' 'sext_ln63_758' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3374 [1/1] (2.38ns)   --->   "%mul_ln63_324 = mul i24 %sext_ln63_131, i24 16777138" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3374 'mul' 'mul_ln63_324' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3375 [1/1] (0.00ns)   --->   "%p_485 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_324, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3375 'partselect' 'p_485' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln63_759 = sext i12 %p_485" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3376 'sext' 'sext_ln63_759' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3377 [1/1] (2.38ns)   --->   "%mul_ln63_325 = mul i27 %sext_ln63_141, i27 616" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3377 'mul' 'mul_ln63_325' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3378 [1/1] (0.00ns)   --->   "%p_486 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_325, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3378 'partselect' 'p_486' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln63_760 = sext i15 %p_486" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3379 'sext' 'sext_ln63_760' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln63_762 = sext i10 %p_487" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3380 'sext' 'sext_ln63_762' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3381 [1/1] (2.38ns)   --->   "%mul_ln63_326 = mul i25 %sext_ln63_161, i25 138" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3381 'mul' 'mul_ln63_326' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3382 [1/1] (0.00ns)   --->   "%p_488 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_326, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3382 'partselect' 'p_488' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln63_763 = sext i13 %p_488" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3383 'sext' 'sext_ln63_763' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3384 [1/1] (2.38ns)   --->   "%mul_ln63_327 = mul i25 %sext_ln63_167, i25 180" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3384 'mul' 'mul_ln63_327' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3385 [1/1] (0.00ns)   --->   "%p_489 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_327, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3385 'partselect' 'p_489' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln63_764 = sext i13 %p_489" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3386 'sext' 'sext_ln63_764' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3387 [1/1] (2.38ns)   --->   "%mul_ln63_328 = mul i25 %sext_ln63_180, i25 161" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3387 'mul' 'mul_ln63_328' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3388 [1/1] (0.00ns)   --->   "%p_490 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_328, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3388 'partselect' 'p_490' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln63_765 = sext i13 %p_490" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3389 'sext' 'sext_ln63_765' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3390 [1/1] (2.38ns)   --->   "%mul_ln63_329 = mul i27 %sext_ln63_192, i27 134216966" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3390 'mul' 'mul_ln63_329' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3391 [1/1] (0.00ns)   --->   "%p_491 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_329, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3391 'partselect' 'p_491' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln63_766 = sext i15 %p_491" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3392 'sext' 'sext_ln63_766' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3393 [1/1] (2.38ns)   --->   "%mul_ln63_330 = mul i27 %sext_ln63_202, i27 134217119" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3393 'mul' 'mul_ln63_330' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3394 [1/1] (0.00ns)   --->   "%p_492 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_330, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3394 'partselect' 'p_492' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln63_767 = sext i15 %p_492" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3395 'sext' 'sext_ln63_767' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3396 [1/1] (2.38ns)   --->   "%mul_ln63_331 = mul i24 %sext_ln63_211, i24 16777124" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3396 'mul' 'mul_ln63_331' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3397 [1/1] (0.00ns)   --->   "%p_493 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_331, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3397 'partselect' 'p_493' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln63_768 = sext i12 %p_493" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3398 'sext' 'sext_ln63_768' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3399 [1/1] (2.38ns)   --->   "%mul_ln63_332 = mul i27 %sext_ln63_221, i27 635" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3399 'mul' 'mul_ln63_332' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3400 [1/1] (0.00ns)   --->   "%p_494 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_332, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3400 'partselect' 'p_494' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln63_769 = sext i15 %p_494" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3401 'sext' 'sext_ln63_769' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3402 [1/1] (2.38ns)   --->   "%mul_ln63_333 = mul i28 %sext_ln63_227, i28 1465" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3402 'mul' 'mul_ln63_333' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3403 [1/1] (0.00ns)   --->   "%p_495 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_333, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3403 'partselect' 'p_495' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln63_771 = sext i14 %p_496" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3404 'sext' 'sext_ln63_771' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3405 [1/1] (2.38ns)   --->   "%mul_ln63_334 = mul i28 %sext_ln63_251, i28 1095" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3405 'mul' 'mul_ln63_334' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3406 [1/1] (0.00ns)   --->   "%p_497 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_334, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3406 'partselect' 'p_497' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3407 [1/1] (2.38ns)   --->   "%mul_ln63_335 = mul i28 %sext_ln63_261, i28 1387" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3407 'mul' 'mul_ln63_335' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3408 [1/1] (0.00ns)   --->   "%p_498 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_335, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3408 'partselect' 'p_498' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln64_241 = sext i14 %p_496" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3409 'sext' 'sext_ln64_241' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3410 [1/1] (0.00ns)   --->   "%trunc_ln64_99 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_334, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3410 'partselect' 'trunc_ln64_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3411 [1/1] (0.85ns)   --->   "%add_ln64_705 = add i16 %p_497, i16 %sext_ln63_771" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3411 'add' 'add_ln64_705' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3412 [1/1] (0.00ns)   --->   "%trunc_ln64_100 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_335, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3412 'partselect' 'trunc_ln64_100' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3413 [1/1] (0.84ns)   --->   "%add_ln64_706 = add i15 %trunc_ln64_99, i15 %sext_ln64_241" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3413 'add' 'add_ln64_706' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_707 = add i16 %add_ln64_705, i16 %p_498" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3414 'add' 'add_ln64_707' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3415 [1/1] (0.00ns)   --->   "%trunc_ln64_101 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_333, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3415 'partselect' 'trunc_ln64_101' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln64_242 = sext i12 %p_493" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3416 'sext' 'sext_ln64_242' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_708 = add i16 %sext_ln63_768, i16 %p_495" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3417 'add' 'add_ln64_708' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3418 [1/1] (0.84ns)   --->   "%add_ln64_709 = add i16 %sext_ln63_769, i16 %sext_ln63_760" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3418 'add' 'add_ln64_709' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_710 = add i15 %sext_ln64_242, i15 %trunc_ln64_101" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3419 'add' 'add_ln64_710' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3420 [1/1] (0.84ns)   --->   "%add_ln64_711 = add i15 %p_494, i15 %p_486" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3420 'add' 'add_ln64_711' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3421 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_712 = add i16 %add_ln64_709, i16 %add_ln64_708" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3421 'add' 'add_ln64_712' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_713 = add i15 %add_ln64_706, i15 %trunc_ln64_100" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3422 'add' 'add_ln64_713' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3423 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_714 = add i15 %add_ln64_711, i15 %add_ln64_710" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3423 'add' 'add_ln64_714' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3424 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_715 = add i16 %add_ln64_712, i16 %add_ln64_707" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3424 'add' 'add_ln64_715' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3425 [1/1] (0.82ns)   --->   "%add_ln64_716 = add i14 %sext_ln63_762, i14 %sext_ln63_765" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3425 'add' 'add_ln64_716' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln64_243 = sext i14 %add_ln64_716" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3426 'sext' 'sext_ln64_243' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3427 [1/1] (0.83ns)   --->   "%add_ln64_717 = add i15 %sext_ln64_243, i15 %sext_ln63_763" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3427 'add' 'add_ln64_717' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln64_244 = sext i15 %add_ln64_717" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3428 'sext' 'sext_ln64_244' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln64_245 = sext i13 %p_489" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3429 'sext' 'sext_ln64_245' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3430 [1/1] (0.84ns)   --->   "%add_ln64_718 = add i16 %sext_ln63_764, i16 %sext_ln63_767" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3430 'add' 'add_ln64_718' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln64_246 = sext i11 %p_473" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3431 'sext' 'sext_ln64_246' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3432 [1/1] (0.84ns)   --->   "%add_ln64_719 = add i16 %sext_ln63_766, i16 %sext_ln63_748" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3432 'add' 'add_ln64_719' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3433 [1/1] (0.84ns)   --->   "%add_ln64_720 = add i15 %sext_ln64_245, i15 %p_492" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3433 'add' 'add_ln64_720' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3434 [1/1] (0.84ns)   --->   "%add_ln64_721 = add i15 %p_491, i15 %sext_ln64_246" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3434 'add' 'add_ln64_721' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_722 = add i16 %add_ln64_719, i16 %add_ln64_718" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3435 'add' 'add_ln64_722' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_723 = add i15 %add_ln64_721, i15 %add_ln64_720" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3436 'add' 'add_ln64_723' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3437 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_724 = add i16 %add_ln64_722, i16 %sext_ln64_244" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3437 'add' 'add_ln64_724' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3438 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_725 = add i15 %add_ln64_714, i15 %add_ln64_713" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3438 'add' 'add_ln64_725' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3439 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_726 = add i15 %add_ln64_723, i15 %add_ln64_717" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3439 'add' 'add_ln64_726' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_728 = add i15 %sext_ln63_749, i15 %sext_ln63_751" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3440 'add' 'add_ln64_728' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3441 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_729 = add i15 %add_ln64_728, i15 %sext_ln63_750" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3441 'add' 'add_ln64_729' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3442 [1/1] (0.83ns)   --->   "%add_ln64_730 = add i15 %sext_ln63_753, i15 %sext_ln63_752" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3442 'add' 'add_ln64_730' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln64_248 = sext i15 %add_ln64_730" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3443 'sext' 'sext_ln64_248' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_731 = add i16 %sext_ln63_754, i16 %sext_ln63_755" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3444 'add' 'add_ln64_731' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_732 = add i15 %p_479, i15 %p_481" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3445 'add' 'add_ln64_732' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3446 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_733 = add i16 %add_ln64_731, i16 %sext_ln64_248" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3446 'add' 'add_ln64_733' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3447 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_734 = add i15 %add_ln64_732, i15 %add_ln64_730" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3447 'add' 'add_ln64_734' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 3448 [1/1] (0.00ns)   --->   "%trunc_ln64_102 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_319, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3448 'partselect' 'trunc_ln64_102' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_17 : Operation 3449 [1/1] (0.83ns)   --->   "%add_ln64_739 = add i15 %sext_ln63_759, i15 %sext_ln63_758" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3449 'add' 'add_ln64_739' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3450 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_1, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 3450 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 10.9>
ST_18 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln63_11 = sext i16 %a_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3451 'sext' 'sext_ln63_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln63_24 = sext i16 %a_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3452 'sext' 'sext_ln63_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3453 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i15 %sum_5" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3453 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln63_756 = sext i15 %p_482" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3454 'sext' 'sext_ln63_756' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln63_757 = sext i15 %p_483" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3455 'sext' 'sext_ln63_757' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3456 [1/1] (2.38ns)   --->   "%mul_ln63_336 = mul i27 %sext_ln63_269, i27 813" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3456 'mul' 'mul_ln63_336' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3457 [1/1] (0.00ns)   --->   "%p_499 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_336, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3457 'partselect' 'p_499' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln63_772 = sext i15 %p_499" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3458 'sext' 'sext_ln63_772' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_727 = add i16 %add_ln64_724, i16 %add_ln64_715" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3459 'add' 'add_ln64_727' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln64_247 = sext i15 %add_ln64_729" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3460 'sext' 'sext_ln64_247' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_735 = add i16 %add_ln64_733, i16 %sext_ln64_247" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3461 'add' 'add_ln64_735' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3462 [1/1] (0.84ns)   --->   "%add_ln64_736 = add i16 %sext_ln63_757, i16 %sext_ln63_756" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3462 'add' 'add_ln64_736' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3463 [1/1] (0.84ns)   --->   "%add_ln64_737 = add i15 %p_483, i15 %p_482" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3463 'add' 'add_ln64_737' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_738 = add i16 %add_ln64_736, i16 %p_480" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3464 'add' 'add_ln64_738' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln64_249 = sext i15 %add_ln64_739" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3465 'sext' 'sext_ln64_249' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_740 = add i16 %sext_ln63_772, i16 1362" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3466 'add' 'add_ln64_740' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_741 = add i15 %p_499, i15 1362" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3467 'add' 'add_ln64_741' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3468 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_742 = add i16 %add_ln64_740, i16 %sext_ln64_249" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3468 'add' 'add_ln64_742' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_743 = add i15 %add_ln64_737, i15 %trunc_ln64_102" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3469 'add' 'add_ln64_743' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3470 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_744 = add i15 %add_ln64_741, i15 %add_ln64_739" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3470 'add' 'add_ln64_744' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3471 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_745 = add i16 %add_ln64_742, i16 %add_ln64_738" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3471 'add' 'add_ln64_745' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_746 = add i15 %add_ln64_734, i15 %add_ln64_729" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3472 'add' 'add_ln64_746' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3473 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_747 = add i15 %add_ln64_744, i15 %add_ln64_743" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3473 'add' 'add_ln64_747' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3474 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_748 = add i16 %add_ln64_745, i16 %add_ln64_735" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3474 'add' 'add_ln64_748' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_749 = add i15 %add_ln64_726, i15 %add_ln64_725" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3475 'add' 'add_ln64_749' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3476 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_750 = add i15 %add_ln64_747, i15 %add_ln64_746" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3476 'add' 'add_ln64_750' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3477 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_36 = add i16 %add_ln64_748, i16 %add_ln64_727" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3477 'add' 'sum_36' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3478 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_13 = add i15 %add_ln64_750, i15 %add_ln64_749" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3478 'add' 'add_ln55_13' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_36, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3479 'bitselect' 'tmp_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3480 [1/1] (0.85ns)   --->   "%icmp_ln76_12 = icmp_sgt  i16 %sum_36, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 3480 'icmp' 'icmp_ln76_12' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_36, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3481 'bitselect' 'tmp_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%select_ln74_36 = select i1 %tmp_47, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3482 'select' 'select_ln74_36' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%or_ln74_12 = or i1 %tmp_46, i1 %icmp_ln76_12" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3483 'or' 'or_ln74_12' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3484 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_37 = select i1 %or_ln74_12, i15 %select_ln74_36, i15 %add_ln55_13" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3484 'select' 'sum_37' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 3485 [1/1] (2.38ns)   --->   "%mul_ln63_337 = mul i25 %sext_ln63_1, i25 33554214" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3485 'mul' 'mul_ln63_337' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3486 [1/1] (0.00ns)   --->   "%p_500 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_337, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3486 'partselect' 'p_500' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln63_773 = sext i13 %p_500" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3487 'sext' 'sext_ln63_773' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3488 [1/1] (2.38ns)   --->   "%mul_ln63_338 = mul i27 %sext_ln63_11, i27 589" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3488 'mul' 'mul_ln63_338' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3489 [1/1] (0.00ns)   --->   "%p_501 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_338, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3489 'partselect' 'p_501' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3490 [1/1] (0.00ns)   --->   "%sext_ln63_774 = sext i15 %p_501" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3490 'sext' 'sext_ln63_774' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3491 [1/1] (2.38ns)   --->   "%mul_ln63_339 = mul i27 %sext_ln63_24, i27 134216894" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3491 'mul' 'mul_ln63_339' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3492 [1/1] (0.00ns)   --->   "%p_502 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_339, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3492 'partselect' 'p_502' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln63_775 = sext i15 %p_502" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3493 'sext' 'sext_ln63_775' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3494 [1/1] (2.38ns)   --->   "%mul_ln63_340 = mul i28 %sext_ln63_38, i28 268434204" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3494 'mul' 'mul_ln63_340' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3495 [1/1] (0.00ns)   --->   "%p_503 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_340, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3495 'partselect' 'p_503' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3496 [1/1] (2.38ns)   --->   "%mul_ln63_341 = mul i27 %sext_ln63_49, i27 872" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3496 'mul' 'mul_ln63_341' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3497 [1/1] (0.00ns)   --->   "%p_504 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_341, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3497 'partselect' 'p_504' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln63_776 = sext i15 %p_504" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3498 'sext' 'sext_ln63_776' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3499 [1/1] (2.38ns)   --->   "%mul_ln63_342 = mul i27 %sext_ln63_60, i27 805" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3499 'mul' 'mul_ln63_342' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3500 [1/1] (0.00ns)   --->   "%p_505 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_342, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3500 'partselect' 'p_505' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln63_777 = sext i15 %p_505" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3501 'sext' 'sext_ln63_777' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3502 [1/1] (2.38ns)   --->   "%mul_ln63_343 = mul i28 %sext_ln63_67, i28 268434122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3502 'mul' 'mul_ln63_343' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3503 [1/1] (0.00ns)   --->   "%p_506 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_343, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3503 'partselect' 'p_506' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3504 [1/1] (2.38ns)   --->   "%mul_ln63_344 = mul i27 %sext_ln63_81, i27 880" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3504 'mul' 'mul_ln63_344' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3505 [1/1] (0.00ns)   --->   "%p_507 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_344, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3505 'partselect' 'p_507' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3506 [1/1] (2.38ns)   --->   "%mul_ln63_345 = mul i28 %sext_ln63_85, i28 1110" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3506 'mul' 'mul_ln63_345' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3507 [1/1] (0.00ns)   --->   "%p_508 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_345, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3507 'partselect' 'p_508' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3508 [1/1] (2.38ns)   --->   "%mul_ln63_346 = mul i28 %sext_ln63_99, i28 268434091" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3508 'mul' 'mul_ln63_346' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3509 [1/1] (0.00ns)   --->   "%p_509 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_346, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3509 'partselect' 'p_509' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3510 [1/1] (2.38ns)   --->   "%mul_ln63_347 = mul i26 %sext_ln63_114, i26 370" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3510 'mul' 'mul_ln63_347' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3511 [1/1] (0.00ns)   --->   "%p_510 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_347, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3511 'partselect' 'p_510' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln63_779 = sext i14 %p_510" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3512 'sext' 'sext_ln63_779' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3513 [1/1] (2.38ns)   --->   "%mul_ln63_348 = mul i26 %sext_ln63_125, i26 306" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3513 'mul' 'mul_ln63_348' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3514 [1/1] (0.00ns)   --->   "%p_511 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_348, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3514 'partselect' 'p_511' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3515 [1/1] (2.38ns)   --->   "%mul_ln63_349 = mul i28 %sext_ln63_134, i28 268432516" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3515 'mul' 'mul_ln63_349' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3516 [1/1] (0.00ns)   --->   "%p_512 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_349, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3516 'partselect' 'p_512' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3517 [1/1] (2.38ns)   --->   "%mul_ln63_350 = mul i26 %sext_ln63_142, i26 271" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3517 'mul' 'mul_ln63_350' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3518 [1/1] (0.00ns)   --->   "%p_513 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_350, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3518 'partselect' 'p_513' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3519 [1/1] (2.38ns)   --->   "%mul_ln63_351 = mul i28 %sext_ln63_147, i28 2273" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3519 'mul' 'mul_ln63_351' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3520 [1/1] (0.00ns)   --->   "%p_514 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_351, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3520 'partselect' 'p_514' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3521 [1/1] (2.38ns)   --->   "%mul_ln63_352 = mul i28 %sext_ln63_157, i28 268432533" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3521 'mul' 'mul_ln63_352' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3522 [1/1] (0.00ns)   --->   "%p_515 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_352, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3522 'partselect' 'p_515' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3523 [1/1] (2.38ns)   --->   "%mul_ln63_353 = mul i27 %sext_ln63_170, i27 586" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3523 'mul' 'mul_ln63_353' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3524 [1/1] (0.00ns)   --->   "%p_516 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_353, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3524 'partselect' 'p_516' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln63_782 = sext i15 %p_516" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3525 'sext' 'sext_ln63_782' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3526 [1/1] (2.38ns)   --->   "%mul_ln63_354 = mul i28 %sext_ln63_179, i28 2853" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3526 'mul' 'mul_ln63_354' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3527 [1/1] (0.00ns)   --->   "%p_517 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_354, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3527 'partselect' 'p_517' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3528 [1/1] (2.38ns)   --->   "%mul_ln63_355 = mul i27 %sext_ln63_192, i27 134217013" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3528 'mul' 'mul_ln63_355' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3529 [1/1] (0.00ns)   --->   "%p_518 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_355, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3529 'partselect' 'p_518' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln63_783 = sext i15 %p_518" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3530 'sext' 'sext_ln63_783' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3531 [1/1] (2.38ns)   --->   "%mul_ln63_356 = mul i27 %sext_ln63_202, i27 687" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3531 'mul' 'mul_ln63_356' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3532 [1/1] (0.00ns)   --->   "%p_519 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_356, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3532 'partselect' 'p_519' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln63_784 = sext i15 %p_519" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3533 'sext' 'sext_ln63_784' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3534 [1/1] (0.00ns)   --->   "%trunc_ln64_106 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_354, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3534 'partselect' 'trunc_ln64_106' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3535 [1/1] (0.00ns)   --->   "%trunc_ln64_107 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_351, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3535 'partselect' 'trunc_ln64_107' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3536 [1/1] (0.85ns)   --->   "%add_ln64_763 = add i16 %p_514, i16 %p_517" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3536 'add' 'add_ln64_763' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3537 [1/1] (0.00ns)   --->   "%trunc_ln64_108 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_352, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3537 'partselect' 'trunc_ln64_108' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3538 [1/1] (0.84ns)   --->   "%add_ln64_764 = add i15 %trunc_ln64_107, i15 %trunc_ln64_106" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3538 'add' 'add_ln64_764' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_765 = add i16 %add_ln64_763, i16 %p_515" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3539 'add' 'add_ln64_765' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_766 = add i16 %sext_ln63_782, i16 %sext_ln63_784" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3540 'add' 'add_ln64_766' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln64_253 = sext i13 %p_500" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3541 'sext' 'sext_ln64_253' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3542 [1/1] (0.84ns)   --->   "%add_ln64_767 = add i16 %sext_ln63_783, i16 %sext_ln63_773" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3542 'add' 'add_ln64_767' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_768 = add i15 %p_516, i15 %p_519" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3543 'add' 'add_ln64_768' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3544 [1/1] (0.84ns)   --->   "%add_ln64_769 = add i15 %p_518, i15 %sext_ln64_253" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3544 'add' 'add_ln64_769' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3545 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_770 = add i16 %add_ln64_767, i16 %add_ln64_766" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3545 'add' 'add_ln64_770' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_771 = add i15 %add_ln64_764, i15 %trunc_ln64_108" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3546 'add' 'add_ln64_771' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3547 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_772 = add i15 %add_ln64_769, i15 %add_ln64_768" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3547 'add' 'add_ln64_772' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3548 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_773 = add i16 %add_ln64_770, i16 %add_ln64_765" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3548 'add' 'add_ln64_773' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3549 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_775 = add i15 %add_ln64_772, i15 %add_ln64_771" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3549 'add' 'add_ln64_775' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3550 [1/1] (0.00ns)   --->   "%trunc_ln64_109 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_340, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3550 'partselect' 'trunc_ln64_109' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_777 = add i16 %sext_ln63_774, i16 %p_503" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3551 'add' 'add_ln64_777' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_778 = add i15 %p_501, i15 %trunc_ln64_109" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3552 'add' 'add_ln64_778' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3553 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_779 = add i16 %add_ln64_777, i16 %sext_ln63_775" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3553 'add' 'add_ln64_779' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_780 = add i16 %sext_ln63_777, i16 %sext_ln63_776" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3554 'add' 'add_ln64_780' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3555 [1/1] (0.00ns)   --->   "%trunc_ln64_110 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_345, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3555 'partselect' 'trunc_ln64_110' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3556 [1/1] (0.00ns)   --->   "%trunc_ln64_111 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_343, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3556 'partselect' 'trunc_ln64_111' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3557 [1/1] (0.85ns)   --->   "%add_ln64_781 = add i16 %p_506, i16 %p_508" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3557 'add' 'add_ln64_781' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_782 = add i15 %p_505, i15 %p_504" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3558 'add' 'add_ln64_782' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3559 [1/1] (0.84ns)   --->   "%add_ln64_783 = add i15 %trunc_ln64_111, i15 %trunc_ln64_110" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3559 'add' 'add_ln64_783' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3560 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_784 = add i16 %add_ln64_781, i16 %add_ln64_780" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3560 'add' 'add_ln64_784' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3561 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_785 = add i15 %add_ln64_778, i15 %p_502" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3561 'add' 'add_ln64_785' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3562 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_786 = add i15 %add_ln64_783, i15 %add_ln64_782" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3562 'add' 'add_ln64_786' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 3563 [1/1] (0.00ns)   --->   "%trunc_ln64_112 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_346, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3563 'partselect' 'trunc_ln64_112' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln64_254 = sext i14 %p_510" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3564 'sext' 'sext_ln64_254' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3565 [1/1] (0.85ns)   --->   "%add_ln64_788 = add i16 %sext_ln63_779, i16 %p_509" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3565 'add' 'add_ln64_788' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3566 [1/1] (0.84ns)   --->   "%add_ln64_789 = add i15 %sext_ln64_254, i15 %trunc_ln64_112" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3566 'add' 'add_ln64_789' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3567 [1/1] (0.00ns)   --->   "%trunc_ln64_113 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_349, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3567 'partselect' 'trunc_ln64_113' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 3568 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_2, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 3568 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 10.9>
ST_19 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln63_120 = sext i16 %a_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3569 'sext' 'sext_ln63_120' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln63_138 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3570 'sext' 'sext_ln63_138' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3571 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i15 %sum_7" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3571 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln63_778 = sext i15 %p_507" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3572 'sext' 'sext_ln63_778' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln63_780 = sext i14 %p_511" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3573 'sext' 'sext_ln63_780' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln63_781 = sext i14 %p_513" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3574 'sext' 'sext_ln63_781' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3575 [1/1] (2.38ns)   --->   "%mul_ln63_357 = mul i23 %sext_ln63_207, i23 51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3575 'mul' 'mul_ln63_357' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3576 [1/1] (0.00ns)   --->   "%p_520 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_357, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3576 'partselect' 'p_520' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln63_785 = sext i11 %p_520" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3577 'sext' 'sext_ln63_785' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3578 [1/1] (2.38ns)   --->   "%mul_ln63_358 = mul i28 %sext_ln63_219, i28 268433847" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3578 'mul' 'mul_ln63_358' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3579 [1/1] (0.00ns)   --->   "%p_521 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_358, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3579 'partselect' 'p_521' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3580 [1/1] (2.38ns)   --->   "%mul_ln63_359 = mul i27 %sext_ln63_231, i27 629" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3580 'mul' 'mul_ln63_359' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3581 [1/1] (0.00ns)   --->   "%p_522 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_359, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3581 'partselect' 'p_522' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln63_786 = sext i15 %p_522" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3582 'sext' 'sext_ln63_786' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3583 [1/1] (2.38ns)   --->   "%mul_ln63_360 = mul i28 %sext_ln63_242, i28 1694" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3583 'mul' 'mul_ln63_360' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3584 [1/1] (0.00ns)   --->   "%p_523 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_360, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3584 'partselect' 'p_523' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3585 [1/1] (2.38ns)   --->   "%mul_ln63_361 = mul i28 %sext_ln63_251, i28 268433501" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3585 'mul' 'mul_ln63_361' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3586 [1/1] (0.00ns)   --->   "%p_524 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_361, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3586 'partselect' 'p_524' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3587 [1/1] (2.38ns)   --->   "%mul_ln63_362 = mul i26 %sext_ln63_260, i26 398" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3587 'mul' 'mul_ln63_362' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3588 [1/1] (0.00ns)   --->   "%p_525 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_362, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3588 'partselect' 'p_525' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln63_787 = sext i14 %p_525" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3589 'sext' 'sext_ln63_787' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3590 [1/1] (2.38ns)   --->   "%mul_ln63_363 = mul i28 %sext_ln63_268, i28 1618" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3590 'mul' 'mul_ln63_363' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3591 [1/1] (0.00ns)   --->   "%p_526 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_363, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3591 'partselect' 'p_526' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3592 [1/1] (0.00ns)   --->   "%trunc_ln64_103 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_360, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3592 'partselect' 'trunc_ln64_103' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3593 [1/1] (0.00ns)   --->   "%trunc_ln64_104 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_361, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3593 'partselect' 'trunc_ln64_104' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3594 [1/1] (0.85ns)   --->   "%add_ln64_752 = add i16 %p_524, i16 %p_523" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3594 'add' 'add_ln64_752' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln64_250 = sext i14 %p_525" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3595 'sext' 'sext_ln64_250' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3596 [1/1] (0.84ns)   --->   "%add_ln64_753 = add i15 %trunc_ln64_104, i15 %trunc_ln64_103" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3596 'add' 'add_ln64_753' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_754 = add i16 %add_ln64_752, i16 %sext_ln63_787" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3597 'add' 'add_ln64_754' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3598 [1/1] (0.00ns)   --->   "%sext_ln64_251 = sext i11 %p_520" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3598 'sext' 'sext_ln64_251' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_755 = add i16 %sext_ln63_785, i16 %sext_ln63_786" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3599 'add' 'add_ln64_755' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln64_252 = sext i14 %p_513" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3600 'sext' 'sext_ln64_252' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3601 [1/1] (0.00ns)   --->   "%trunc_ln64_105 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_358, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3601 'partselect' 'trunc_ln64_105' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3602 [1/1] (0.85ns)   --->   "%add_ln64_756 = add i16 %p_521, i16 %sext_ln63_781" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3602 'add' 'add_ln64_756' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_757 = add i15 %sext_ln64_251, i15 %p_522" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3603 'add' 'add_ln64_757' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3604 [1/1] (0.84ns)   --->   "%add_ln64_758 = add i15 %trunc_ln64_105, i15 %sext_ln64_252" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3604 'add' 'add_ln64_758' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3605 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_759 = add i16 %add_ln64_756, i16 %add_ln64_755" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3605 'add' 'add_ln64_759' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_760 = add i15 %add_ln64_753, i15 %sext_ln64_250" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3606 'add' 'add_ln64_760' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3607 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_761 = add i15 %add_ln64_758, i15 %add_ln64_757" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3607 'add' 'add_ln64_761' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3608 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_762 = add i16 %add_ln64_759, i16 %add_ln64_754" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3608 'add' 'add_ln64_762' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3609 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_774 = add i15 %add_ln64_761, i15 %add_ln64_760" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3609 'add' 'add_ln64_774' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_776 = add i16 %add_ln64_773, i16 %add_ln64_762" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3610 'add' 'add_ln64_776' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_787 = add i16 %add_ln64_784, i16 %add_ln64_779" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3611 'add' 'add_ln64_787' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_790 = add i16 %add_ln64_788, i16 %sext_ln63_778" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3612 'add' 'add_ln64_790' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3613 [1/1] (0.00ns)   --->   "%sext_ln64_255 = sext i14 %p_511" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3613 'sext' 'sext_ln64_255' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_791 = add i16 %p_512, i16 %sext_ln63_780" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3614 'add' 'add_ln64_791' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3615 [1/1] (0.00ns)   --->   "%trunc_ln64_114 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_363, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3615 'partselect' 'trunc_ln64_114' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3616 [1/1] (0.85ns)   --->   "%add_ln64_792 = add i16 %p_526, i16 65466" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3616 'add' 'add_ln64_792' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_793 = add i15 %trunc_ln64_113, i15 %sext_ln64_255" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3617 'add' 'add_ln64_793' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3618 [1/1] (0.84ns)   --->   "%add_ln64_794 = add i15 %trunc_ln64_114, i15 32698" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3618 'add' 'add_ln64_794' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3619 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_795 = add i16 %add_ln64_792, i16 %add_ln64_791" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3619 'add' 'add_ln64_795' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_796 = add i15 %add_ln64_789, i15 %p_507" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3620 'add' 'add_ln64_796' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3621 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_797 = add i15 %add_ln64_794, i15 %add_ln64_793" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3621 'add' 'add_ln64_797' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3622 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_798 = add i16 %add_ln64_795, i16 %add_ln64_790" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3622 'add' 'add_ln64_798' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_799 = add i15 %add_ln64_786, i15 %add_ln64_785" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3623 'add' 'add_ln64_799' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3624 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_800 = add i15 %add_ln64_797, i15 %add_ln64_796" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3624 'add' 'add_ln64_800' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3625 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_801 = add i16 %add_ln64_798, i16 %add_ln64_787" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3625 'add' 'add_ln64_801' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_802 = add i15 %add_ln64_775, i15 %add_ln64_774" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3626 'add' 'add_ln64_802' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3627 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_803 = add i15 %add_ln64_800, i15 %add_ln64_799" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3627 'add' 'add_ln64_803' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3628 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_38 = add i16 %add_ln64_801, i16 %add_ln64_776" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3628 'add' 'sum_38' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3629 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_14 = add i15 %add_ln64_803, i15 %add_ln64_802" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3629 'add' 'add_ln55_14' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_38, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3630 'bitselect' 'tmp_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3631 [1/1] (0.85ns)   --->   "%icmp_ln76_13 = icmp_sgt  i16 %sum_38, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 3631 'icmp' 'icmp_ln76_13' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_38, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3632 'bitselect' 'tmp_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%select_ln74_38 = select i1 %tmp_49, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3633 'select' 'select_ln74_38' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%or_ln74_13 = or i1 %tmp_48, i1 %icmp_ln76_13" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3634 'or' 'or_ln74_13' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3635 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_39 = select i1 %or_ln74_13, i15 %select_ln74_38, i15 %add_ln55_14" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3635 'select' 'sum_39' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 3636 [1/1] (2.38ns)   --->   "%mul_ln63_364 = mul i26 %sext_ln63_6, i26 67108462" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3636 'mul' 'mul_ln63_364' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3637 [1/1] (0.00ns)   --->   "%p_527 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_364, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3637 'partselect' 'p_527' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3638 [1/1] (2.38ns)   --->   "%mul_ln63_365 = mul i27 %sext_ln63_11, i27 134216850" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3638 'mul' 'mul_ln63_365' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3639 [1/1] (0.00ns)   --->   "%p_528 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_365, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3639 'partselect' 'p_528' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln63_789 = sext i15 %p_528" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3640 'sext' 'sext_ln63_789' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3641 [1/1] (2.38ns)   --->   "%mul_ln63_366 = mul i25 %sext_ln63_26, i25 158" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3641 'mul' 'mul_ln63_366' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3642 [1/1] (0.00ns)   --->   "%p_529 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_366, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3642 'partselect' 'p_529' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln63_790 = sext i13 %p_529" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3643 'sext' 'sext_ln63_790' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3644 [1/1] (2.38ns)   --->   "%mul_ln63_367 = mul i28 %sext_ln63_38, i28 268434167" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3644 'mul' 'mul_ln63_367' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3645 [1/1] (0.00ns)   --->   "%p_530 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_367, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3645 'partselect' 'p_530' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3646 [1/1] (2.38ns)   --->   "%mul_ln63_368 = mul i28 %sext_ln63_43, i28 268433736" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3646 'mul' 'mul_ln63_368' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3647 [1/1] (0.00ns)   --->   "%p_531 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_368, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3647 'partselect' 'p_531' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3648 [1/1] (2.38ns)   --->   "%mul_ln63_369 = mul i27 %sext_ln63_60, i27 134216971" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3648 'mul' 'mul_ln63_369' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3649 [1/1] (0.00ns)   --->   "%p_532 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_369, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3649 'partselect' 'p_532' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln63_791 = sext i15 %p_532" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3650 'sext' 'sext_ln63_791' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3651 [1/1] (2.38ns)   --->   "%mul_ln63_370 = mul i26 %sext_ln63_65, i26 67108503" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3651 'mul' 'mul_ln63_370' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3652 [1/1] (0.00ns)   --->   "%p_533 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_370, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3652 'partselect' 'p_533' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln63_792 = sext i14 %p_533" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3653 'sext' 'sext_ln63_792' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3654 [1/1] (2.38ns)   --->   "%mul_ln63_371 = mul i27 %sext_ln63_81, i27 134216945" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3654 'mul' 'mul_ln63_371' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3655 [1/1] (0.00ns)   --->   "%p_534 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_371, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3655 'partselect' 'p_534' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3656 [1/1] (2.38ns)   --->   "%mul_ln63_372 = mul i24 %sext_ln63_90, i24 16777139" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3656 'mul' 'mul_ln63_372' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3657 [1/1] (0.00ns)   --->   "%p_535 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_372, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3657 'partselect' 'p_535' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln63_794 = sext i12 %p_535" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3658 'sext' 'sext_ln63_794' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln63_795 = sext i7 %p_536" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3659 'sext' 'sext_ln63_795' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3660 [1/1] (2.38ns)   --->   "%mul_ln63_373 = mul i25 %sext_ln63_108, i25 33554189" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3660 'mul' 'mul_ln63_373' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3661 [1/1] (0.00ns)   --->   "%p_537 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_373, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3661 'partselect' 'p_537' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln63_796 = sext i13 %p_537" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3662 'sext' 'sext_ln63_796' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3663 [1/1] (2.38ns)   --->   "%mul_ln63_374 = mul i25 %sext_ln63_120, i25 153" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3663 'mul' 'mul_ln63_374' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3664 [1/1] (0.00ns)   --->   "%p_538 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_374, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3664 'partselect' 'p_538' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln63_797 = sext i13 %p_538" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3665 'sext' 'sext_ln63_797' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3666 [1/1] (2.38ns)   --->   "%mul_ln63_375 = mul i24 %sext_ln63_131, i24 16777102" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3666 'mul' 'mul_ln63_375' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3667 [1/1] (0.00ns)   --->   "%p_539 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_375, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3667 'partselect' 'p_539' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln63_798 = sext i12 %p_539" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3668 'sext' 'sext_ln63_798' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3669 [1/1] (2.38ns)   --->   "%mul_ln63_376 = mul i24 %sext_ln63_138, i24 16777108" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3669 'mul' 'mul_ln63_376' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3670 [1/1] (0.00ns)   --->   "%p_540 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_376, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3670 'partselect' 'p_540' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3671 [1/1] (2.38ns)   --->   "%mul_ln63_377 = mul i24 %sext_ln63_153, i24 16777094" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3671 'mul' 'mul_ln63_377' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3672 [1/1] (0.00ns)   --->   "%p_541 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_377, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3672 'partselect' 'p_541' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln63_800 = sext i12 %p_541" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3673 'sext' 'sext_ln63_800' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln63_802 = sext i11 %p_542" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3674 'sext' 'sext_ln63_802' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln63_805 = sext i8 %p_544" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3675 'sext' 'sext_ln63_805' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_811 = add i13 %sext_ln63_800, i13 %sext_ln63_805" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3676 'add' 'add_ln64_811' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3677 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln64_812 = add i13 %add_ln64_811, i13 %sext_ln63_802" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3677 'add' 'add_ln64_812' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3678 [1/1] (0.00ns)   --->   "%trunc_ln64_115 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_367, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3678 'partselect' 'trunc_ln64_115' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_821 = add i16 %sext_ln63_789, i16 %p_530" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3679 'add' 'add_ln64_821' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln64_264 = sext i13 %p_529" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3680 'sext' 'sext_ln64_264' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_822 = add i15 %p_528, i15 %trunc_ln64_115" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3681 'add' 'add_ln64_822' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3682 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_823 = add i16 %add_ln64_821, i16 %sext_ln63_790" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3682 'add' 'add_ln64_823' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3683 [1/1] (0.00ns)   --->   "%trunc_ln64_116 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_368, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3683 'partselect' 'trunc_ln64_116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_824 = add i16 %sext_ln63_791, i16 %p_531" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3684 'add' 'add_ln64_824' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3685 [1/1] (0.83ns)   --->   "%add_ln64_825 = add i15 %sext_ln63_792, i15 %sext_ln63_794" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3685 'add' 'add_ln64_825' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln64_265 = sext i15 %add_ln64_825" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3686 'sext' 'sext_ln64_265' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 3687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_826 = add i15 %p_532, i15 %trunc_ln64_116" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3687 'add' 'add_ln64_826' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3688 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_827 = add i16 %sext_ln64_265, i16 %add_ln64_824" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3688 'add' 'add_ln64_827' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3689 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_828 = add i15 %add_ln64_822, i15 %sext_ln64_264" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3689 'add' 'add_ln64_828' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3690 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_829 = add i15 %add_ln64_825, i15 %add_ln64_826" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3690 'add' 'add_ln64_829' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3691 [1/1] (0.82ns)   --->   "%add_ln64_831 = add i14 %sext_ln63_796, i14 %sext_ln63_795" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3691 'add' 'add_ln64_831' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3692 [1/1] (0.82ns)   --->   "%add_ln64_833 = add i14 %sext_ln63_798, i14 %sext_ln63_797" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3692 'add' 'add_ln64_833' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3693 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_3, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 3693 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 10.9>
ST_20 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln63_197 = sext i16 %a_19" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3694 'sext' 'sext_ln63_197' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln63_228 = sext i16 %a_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3695 'sext' 'sext_ln63_228' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln63_236 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3696 'sext' 'sext_ln63_236' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln63_245 = sext i16 %a_24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3697 'sext' 'sext_ln63_245' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3698 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i15 %sum_9" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3698 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln63_788 = sext i14 %p_527" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3699 'sext' 'sext_ln63_788' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln63_793 = sext i15 %p_534" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3700 'sext' 'sext_ln63_793' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln63_799 = sext i12 %p_540" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3701 'sext' 'sext_ln63_799' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3702 [1/1] (2.38ns)   --->   "%mul_ln63_378 = mul i26 %sext_ln63_169, i26 67108511" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3702 'mul' 'mul_ln63_378' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3703 [1/1] (0.00ns)   --->   "%p_543 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_378, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3703 'partselect' 'p_543' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln63_803 = sext i14 %p_543" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3704 'sext' 'sext_ln63_803' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3705 [1/1] (2.38ns)   --->   "%mul_ln63_379 = mul i26 %sext_ln63_190, i26 289" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3705 'mul' 'mul_ln63_379' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3706 [1/1] (0.00ns)   --->   "%p_545 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_379, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3706 'partselect' 'p_545' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3707 [1/1] (0.00ns)   --->   "%sext_ln63_806 = sext i14 %p_545" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3707 'sext' 'sext_ln63_806' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3708 [1/1] (2.38ns)   --->   "%mul_ln63_380 = mul i25 %sext_ln63_197, i25 33554200" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3708 'mul' 'mul_ln63_380' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3709 [1/1] (0.00ns)   --->   "%p_546 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_380, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3709 'partselect' 'p_546' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln63_807 = sext i13 %p_546" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3710 'sext' 'sext_ln63_807' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln63_809 = sext i12 %p_547" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3711 'sext' 'sext_ln63_809' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3712 [1/1] (2.38ns)   --->   "%mul_ln63_381 = mul i26 %sext_ln63_223, i26 265" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3712 'mul' 'mul_ln63_381' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3713 [1/1] (0.00ns)   --->   "%p_548 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_381, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3713 'partselect' 'p_548' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln63_810 = sext i14 %p_548" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3714 'sext' 'sext_ln63_810' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3715 [1/1] (2.38ns)   --->   "%mul_ln63_382 = mul i25 %sext_ln63_228, i25 157" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3715 'mul' 'mul_ln63_382' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3716 [1/1] (0.00ns)   --->   "%p_549 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_382, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3716 'partselect' 'p_549' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln63_811 = sext i13 %p_549" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3717 'sext' 'sext_ln63_811' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3718 [1/1] (2.38ns)   --->   "%mul_ln63_383 = mul i25 %sext_ln63_236, i25 157" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3718 'mul' 'mul_ln63_383' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3719 [1/1] (0.00ns)   --->   "%p_550 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_383, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3719 'partselect' 'p_550' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln63_812 = sext i13 %p_550" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3720 'sext' 'sext_ln63_812' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3721 [1/1] (2.38ns)   --->   "%mul_ln63_384 = mul i24 %sext_ln63_245, i24 100" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3721 'mul' 'mul_ln63_384' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3722 [1/1] (0.00ns)   --->   "%p_551 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_384, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3722 'partselect' 'p_551' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln63_813 = sext i12 %p_551" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3723 'sext' 'sext_ln63_813' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3724 [1/1] (2.38ns)   --->   "%mul_ln63_385 = mul i26 %sext_ln63_260, i26 67108548" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3724 'mul' 'mul_ln63_385' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3725 [1/1] (0.00ns)   --->   "%p_552 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_385, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3725 'partselect' 'p_552' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3726 [1/1] (0.00ns)   --->   "%sext_ln63_814 = sext i14 %p_552" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3726 'sext' 'sext_ln63_814' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3727 [1/1] (2.38ns)   --->   "%mul_ln63_386 = mul i23 %sext_ln63_271, i23 61" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3727 'mul' 'mul_ln63_386' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3728 [1/1] (0.00ns)   --->   "%p_553 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_386, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3728 'partselect' 'p_553' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln63_815 = sext i11 %p_553" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3729 'sext' 'sext_ln63_815' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3730 [1/1] (0.82ns)   --->   "%add_ln64_805 = add i14 %sext_ln63_813, i14 %sext_ln63_812" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3730 'add' 'add_ln64_805' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln64_256 = sext i14 %add_ln64_805" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3731 'sext' 'sext_ln64_256' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3732 [1/1] (0.83ns)   --->   "%add_ln64_806 = add i15 %sext_ln64_256, i15 %sext_ln63_814" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3732 'add' 'add_ln64_806' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln64_257 = sext i15 %add_ln64_806" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3733 'sext' 'sext_ln64_257' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3734 [1/1] (0.82ns)   --->   "%add_ln64_807 = add i14 %sext_ln63_809, i14 %sext_ln63_811" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3734 'add' 'add_ln64_807' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln64_258 = sext i14 %add_ln64_807" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3735 'sext' 'sext_ln64_258' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_808 = add i15 %sext_ln63_810, i15 %sext_ln63_799" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3736 'add' 'add_ln64_808' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3737 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_809 = add i15 %add_ln64_808, i15 %sext_ln64_258" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3737 'add' 'add_ln64_809' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln64_259 = sext i15 %add_ln64_809" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3738 'sext' 'sext_ln64_259' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3739 [1/1] (0.84ns)   --->   "%add_ln64_810 = add i16 %sext_ln64_259, i16 %sext_ln64_257" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3739 'add' 'add_ln64_810' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln64_260 = sext i13 %add_ln64_812" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3740 'sext' 'sext_ln64_260' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3741 [1/1] (0.83ns)   --->   "%add_ln64_813 = add i15 %sext_ln63_803, i15 %sext_ln63_807" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3741 'add' 'add_ln64_813' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln64_261 = sext i15 %add_ln64_813" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3742 'sext' 'sext_ln64_261' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3743 [1/1] (0.83ns)   --->   "%add_ln64_814 = add i15 %sext_ln63_806, i15 %sext_ln63_788" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3743 'add' 'add_ln64_814' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln64_262 = sext i15 %add_ln64_814" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3744 'sext' 'sext_ln64_262' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_815 = add i16 %sext_ln64_262, i16 %sext_ln64_261" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3745 'add' 'add_ln64_815' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln64_263 = sext i13 %add_ln64_812" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3746 'sext' 'sext_ln64_263' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_816 = add i15 %add_ln64_814, i15 %add_ln64_813" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3747 'add' 'add_ln64_816' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3748 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_817 = add i16 %add_ln64_815, i16 %sext_ln64_260" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3748 'add' 'add_ln64_817' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3749 [1/1] (0.84ns)   --->   "%add_ln64_818 = add i15 %add_ln64_809, i15 %add_ln64_806" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3749 'add' 'add_ln64_818' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3750 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_819 = add i15 %add_ln64_816, i15 %sext_ln64_263" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3750 'add' 'add_ln64_819' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_820 = add i16 %add_ln64_817, i16 %add_ln64_810" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3751 'add' 'add_ln64_820' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_830 = add i16 %add_ln64_827, i16 %add_ln64_823" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3752 'add' 'add_ln64_830' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln64_266 = sext i14 %add_ln64_831" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3753 'sext' 'sext_ln64_266' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln64_267 = sext i14 %add_ln64_831" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3754 'sext' 'sext_ln64_267' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_832 = add i16 %sext_ln64_266, i16 %sext_ln63_793" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3755 'add' 'add_ln64_832' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln64_268 = sext i14 %add_ln64_833" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3756 'sext' 'sext_ln64_268' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3757 [1/1] (0.80ns)   --->   "%add_ln64_834 = add i12 %sext_ln63_815, i12 1089" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3757 'add' 'add_ln64_834' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3758 [1/1] (0.00ns)   --->   "%zext_ln64_10 = zext i12 %add_ln64_834" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3758 'zext' 'zext_ln64_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3759 [1/1] (0.83ns)   --->   "%add_ln64_835 = add i15 %zext_ln64_10, i15 %sext_ln64_268" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3759 'add' 'add_ln64_835' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln64_269 = sext i15 %add_ln64_835" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3760 'sext' 'sext_ln64_269' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_836 = add i15 %sext_ln64_267, i15 %p_534" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3761 'add' 'add_ln64_836' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3762 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_837 = add i16 %sext_ln64_269, i16 %add_ln64_832" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3762 'add' 'add_ln64_837' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_838 = add i15 %add_ln64_829, i15 %add_ln64_828" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3763 'add' 'add_ln64_838' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3764 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_839 = add i15 %add_ln64_835, i15 %add_ln64_836" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3764 'add' 'add_ln64_839' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3765 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_840 = add i16 %add_ln64_837, i16 %add_ln64_830" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3765 'add' 'add_ln64_840' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_841 = add i15 %add_ln64_819, i15 %add_ln64_818" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3766 'add' 'add_ln64_841' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3767 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_842 = add i15 %add_ln64_839, i15 %add_ln64_838" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3767 'add' 'add_ln64_842' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3768 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_40 = add i16 %add_ln64_840, i16 %add_ln64_820" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3768 'add' 'sum_40' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3769 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_15 = add i15 %add_ln64_842, i15 %add_ln64_841" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3769 'add' 'add_ln55_15' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_40, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3770 'bitselect' 'tmp_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3771 [1/1] (0.85ns)   --->   "%icmp_ln76_14 = icmp_sgt  i16 %sum_40, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 3771 'icmp' 'icmp_ln76_14' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_40, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3772 'bitselect' 'tmp_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%select_ln74_40 = select i1 %tmp_51, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3773 'select' 'select_ln74_40' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%or_ln74_14 = or i1 %tmp_50, i1 %icmp_ln76_14" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3774 'or' 'or_ln74_14' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3775 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_41 = select i1 %or_ln74_14, i15 %select_ln74_40, i15 %add_ln55_15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3775 'select' 'sum_41' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3776 [1/1] (2.38ns)   --->   "%mul_ln63_387 = mul i27 %sext_ln63, i27 134217082" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3776 'mul' 'mul_ln63_387' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3777 [1/1] (0.00ns)   --->   "%p_554 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_387, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3777 'partselect' 'p_554' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3778 [1/1] (2.38ns)   --->   "%mul_ln63_388 = mul i27 %sext_ln63_11, i27 134217115" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3778 'mul' 'mul_ln63_388' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3779 [1/1] (0.00ns)   --->   "%p_555 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_388, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3779 'partselect' 'p_555' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln63_817 = sext i15 %p_555" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3780 'sext' 'sext_ln63_817' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3781 [1/1] (2.38ns)   --->   "%mul_ln63_389 = mul i26 %sext_ln63_30, i26 67108374" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3781 'mul' 'mul_ln63_389' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3782 [1/1] (0.00ns)   --->   "%p_556 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_389, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3782 'partselect' 'p_556' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln63_818 = sext i14 %p_556" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3783 'sext' 'sext_ln63_818' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3784 [1/1] (2.38ns)   --->   "%mul_ln63_390 = mul i26 %sext_ln63_33, i26 67108568" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3784 'mul' 'mul_ln63_390' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3785 [1/1] (0.00ns)   --->   "%p_557 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_390, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3785 'partselect' 'p_557' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln63_819 = sext i14 %p_557" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3786 'sext' 'sext_ln63_819' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3787 [1/1] (2.38ns)   --->   "%mul_ln63_391 = mul i27 %sext_ln63_49, i27 134217206" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3787 'mul' 'mul_ln63_391' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3788 [1/1] (0.00ns)   --->   "%p_558 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_391, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3788 'partselect' 'p_558' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln63_820 = sext i15 %p_558" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3789 'sext' 'sext_ln63_820' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3790 [1/1] (2.38ns)   --->   "%mul_ln63_392 = mul i24 %sext_ln63_59, i24 71" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3790 'mul' 'mul_ln63_392' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3791 [1/1] (0.00ns)   --->   "%p_559 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_392, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3791 'partselect' 'p_559' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln63_821 = sext i12 %p_559" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3792 'sext' 'sext_ln63_821' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3793 [1/1] (2.38ns)   --->   "%mul_ln63_393 = mul i27 %sext_ln63_69, i27 977" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3793 'mul' 'mul_ln63_393' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3794 [1/1] (0.00ns)   --->   "%p_560 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_393, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3794 'partselect' 'p_560' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln63_822 = sext i15 %p_560" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3795 'sext' 'sext_ln63_822' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3796 [1/1] (2.38ns)   --->   "%mul_ln63_394 = mul i28 %sext_ln63_75, i28 1784" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3796 'mul' 'mul_ln63_394' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3797 [1/1] (0.00ns)   --->   "%p_561 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_394, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3797 'partselect' 'p_561' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3798 [1/1] (2.38ns)   --->   "%mul_ln63_395 = mul i27 %sext_ln63_87, i27 624" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3798 'mul' 'mul_ln63_395' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3799 [1/1] (0.00ns)   --->   "%p_562 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_395, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3799 'partselect' 'p_562' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln63_823 = sext i15 %p_562" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3800 'sext' 'sext_ln63_823' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3801 [1/1] (2.38ns)   --->   "%mul_ln63_396 = mul i27 %sext_ln63_104, i27 993" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3801 'mul' 'mul_ln63_396' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3802 [1/1] (0.00ns)   --->   "%p_563 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_396, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3802 'partselect' 'p_563' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln63_824 = sext i15 %p_563" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3803 'sext' 'sext_ln63_824' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3804 [1/1] (2.38ns)   --->   "%mul_ln63_397 = mul i28 %sext_ln63_107, i28 1211" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3804 'mul' 'mul_ln63_397' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3805 [1/1] (0.00ns)   --->   "%p_564 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_397, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3805 'partselect' 'p_564' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3806 [1/1] (2.38ns)   --->   "%mul_ln63_398 = mul i27 %sext_ln63_124, i27 755" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3806 'mul' 'mul_ln63_398' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3807 [1/1] (0.00ns)   --->   "%p_565 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_398, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3807 'partselect' 'p_565' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln64_279 = sext i14 %p_557" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3808 'sext' 'sext_ln64_279' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_866 = add i16 %sext_ln63_817, i16 %sext_ln63_819" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3809 'add' 'add_ln64_866' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln64_280 = sext i14 %p_556" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3810 'sext' 'sext_ln64_280' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_867 = add i15 %p_555, i15 %sext_ln64_279" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3811 'add' 'add_ln64_867' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3812 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_868 = add i16 %add_ln64_866, i16 %sext_ln63_818" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3812 'add' 'add_ln64_868' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln64_281 = sext i12 %p_559" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3813 'sext' 'sext_ln64_281' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_869 = add i16 %sext_ln63_821, i16 %sext_ln63_820" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3814 'add' 'add_ln64_869' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3815 [1/1] (0.84ns)   --->   "%add_ln64_870 = add i16 %sext_ln63_822, i16 %sext_ln63_823" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3815 'add' 'add_ln64_870' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_871 = add i15 %sext_ln64_281, i15 %p_558" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3816 'add' 'add_ln64_871' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3817 [1/1] (0.84ns)   --->   "%add_ln64_872 = add i15 %p_560, i15 %p_562" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3817 'add' 'add_ln64_872' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3818 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_873 = add i16 %add_ln64_870, i16 %add_ln64_869" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3818 'add' 'add_ln64_873' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3819 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_874 = add i15 %add_ln64_867, i15 %sext_ln64_280" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3819 'add' 'add_ln64_874' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3820 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_875 = add i15 %add_ln64_872, i15 %add_ln64_871" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3820 'add' 'add_ln64_875' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3821 [1/1] (0.00ns)   --->   "%trunc_ln64_118 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_397, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3821 'partselect' 'trunc_ln64_118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3822 [1/1] (0.85ns)   --->   "%add_ln64_877 = add i16 %p_564, i16 %sext_ln63_824" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3822 'add' 'add_ln64_877' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3823 [1/1] (0.00ns)   --->   "%trunc_ln64_119 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_394, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3823 'partselect' 'trunc_ln64_119' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3824 [1/1] (0.84ns)   --->   "%add_ln64_878 = add i15 %trunc_ln64_118, i15 %p_563" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3824 'add' 'add_ln64_878' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln63_927 = sext i14 %p_706" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3825 'sext' 'sext_ln63_927' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3826 [1/1] (0.00ns)   --->   "%shl_ln63_112 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_24, i9 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3826 'bitconcatenate' 'shl_ln63_112' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln63_928 = sext i25 %shl_ln63_112" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3827 'sext' 'sext_ln63_928' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_130 = sub i26 0, i26 %sext_ln63_928" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3828 'sub' 'sub_ln63_130' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3829 [1/1] (0.00ns)   --->   "%shl_ln63_113 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %a_24, i7 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3829 'bitconcatenate' 'shl_ln63_113' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln63_929 = sext i23 %shl_ln63_113" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3830 'sext' 'sext_ln63_929' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3831 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln63_131 = sub i26 %sub_ln63_130, i26 %sext_ln63_929" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3831 'sub' 'sub_ln63_131' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3832 [1/1] (0.00ns)   --->   "%p_707 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln63_131, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3832 'partselect' 'p_707' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3833 [1/1] (0.00ns)   --->   "%sext_ln63_930 = sext i14 %p_707" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3833 'sext' 'sext_ln63_930' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3834 [1/1] (0.83ns)   --->   "%add_ln64_1069 = add i15 %sext_ln63_930, i15 %sext_ln63_927" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3834 'add' 'add_ln64_1069' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3835 [1/1] (0.00ns)   --->   "%shl_ln63_119 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %a_22, i9 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3835 'bitconcatenate' 'shl_ln63_119' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln63_1002 = sext i25 %shl_ln63_119" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3836 'sext' 'sext_ln63_1002' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3837 [1/1] (0.00ns)   --->   "%shl_ln63_120 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_22, i1 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3837 'bitconcatenate' 'shl_ln63_120' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln63_1003 = sext i17 %shl_ln63_120" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3838 'sext' 'sext_ln63_1003' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3839 [1/1] (0.94ns)   --->   "%sub_ln63_141 = sub i26 %sext_ln63_1002, i26 %sext_ln63_1003" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3839 'sub' 'sub_ln63_141' <Predicate = (!icmp_ln48)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3840 [1/1] (0.00ns)   --->   "%p_838 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %sub_ln63_141, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3840 'partselect' 'p_838' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 3841 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_4, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 3841 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 10.9>
ST_21 : Operation 3842 [1/1] (0.00ns)   --->   "%sext_ln63_218 = sext i16 %a_21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3842 'sext' 'sext_ln63_218' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3843 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i15 %sum_11" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3843 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln63_816 = sext i15 %p_554" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3844 'sext' 'sext_ln63_816' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln63_825 = sext i15 %p_565" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3845 'sext' 'sext_ln63_825' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3846 [1/1] (2.38ns)   --->   "%mul_ln63_399 = mul i28 %sext_ln63_134, i28 268434208" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3846 'mul' 'mul_ln63_399' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3847 [1/1] (0.00ns)   --->   "%p_566 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_399, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3847 'partselect' 'p_566' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3848 [1/1] (2.38ns)   --->   "%mul_ln63_400 = mul i28 %sext_ln63_137, i28 268433224" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3848 'mul' 'mul_ln63_400' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3849 [1/1] (0.00ns)   --->   "%p_567 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_400, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3849 'partselect' 'p_567' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3850 [1/1] (2.38ns)   --->   "%mul_ln63_401 = mul i27 %sext_ln63_154, i27 134216996" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3850 'mul' 'mul_ln63_401' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3851 [1/1] (0.00ns)   --->   "%p_568 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_401, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3851 'partselect' 'p_568' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln63_826 = sext i15 %p_568" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3852 'sext' 'sext_ln63_826' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3853 [1/1] (2.38ns)   --->   "%mul_ln63_402 = mul i26 %sext_ln63_162, i26 67108439" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3853 'mul' 'mul_ln63_402' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3854 [1/1] (0.00ns)   --->   "%p_569 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_402, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3854 'partselect' 'p_569' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3855 [1/1] (0.00ns)   --->   "%sext_ln63_827 = sext i14 %p_569" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3855 'sext' 'sext_ln63_827' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3856 [1/1] (2.38ns)   --->   "%mul_ln63_403 = mul i26 %sext_ln63_169, i26 67108404" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3856 'mul' 'mul_ln63_403' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3857 [1/1] (0.00ns)   --->   "%p_570 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_403, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3857 'partselect' 'p_570' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln63_828 = sext i14 %p_570" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3858 'sext' 'sext_ln63_828' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3859 [1/1] (2.38ns)   --->   "%mul_ln63_404 = mul i22 %sext_ln63_183, i22 4194279" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3859 'mul' 'mul_ln63_404' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3860 [1/1] (0.00ns)   --->   "%p_571 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_404, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3860 'partselect' 'p_571' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln63_829 = sext i10 %p_571" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3861 'sext' 'sext_ln63_829' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3862 [1/1] (0.00ns)   --->   "%shl_ln63_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_18, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3862 'bitconcatenate' 'shl_ln63_104' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3863 [1/1] (0.00ns)   --->   "%sext_ln63_830 = sext i24 %shl_ln63_104" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3863 'sext' 'sext_ln63_830' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_116 = sub i25 0, i25 %sext_ln63_830" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3864 'sub' 'sub_ln63_116' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3865 [1/1] (0.00ns)   --->   "%shl_ln63_105 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %a_18, i6 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3865 'bitconcatenate' 'shl_ln63_105' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln63_831 = sext i22 %shl_ln63_105" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3866 'sext' 'sext_ln63_831' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3867 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln63_117 = sub i25 %sub_ln63_116, i25 %sext_ln63_831" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3867 'sub' 'sub_ln63_117' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3868 [1/1] (0.00ns)   --->   "%p_572 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln63_117, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3868 'partselect' 'p_572' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln63_832 = sext i13 %p_572" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3869 'sext' 'sext_ln63_832' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3870 [1/1] (2.38ns)   --->   "%mul_ln63_405 = mul i26 %sext_ln63_201, i26 67108501" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3870 'mul' 'mul_ln63_405' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3871 [1/1] (0.00ns)   --->   "%p_573 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_405, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3871 'partselect' 'p_573' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln63_833 = sext i14 %p_573" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3872 'sext' 'sext_ln63_833' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3873 [1/1] (2.38ns)   --->   "%mul_ln63_406 = mul i25 %sext_ln63_210, i25 33554247" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3873 'mul' 'mul_ln63_406' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3874 [1/1] (0.00ns)   --->   "%p_574 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_406, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3874 'partselect' 'p_574' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln63_834 = sext i13 %p_574" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3875 'sext' 'sext_ln63_834' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3876 [1/1] (2.38ns)   --->   "%mul_ln63_407 = mul i23 %sext_ln63_218, i23 8388573" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3876 'mul' 'mul_ln63_407' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3877 [1/1] (0.00ns)   --->   "%p_575 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_407, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3877 'partselect' 'p_575' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln63_835 = sext i11 %p_575" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3878 'sext' 'sext_ln63_835' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3879 [1/1] (2.38ns)   --->   "%mul_ln63_408 = mul i25 %sext_ln63_228, i25 33554195" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3879 'mul' 'mul_ln63_408' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3880 [1/1] (0.00ns)   --->   "%p_576 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_408, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3880 'partselect' 'p_576' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln63_836 = sext i13 %p_576" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3881 'sext' 'sext_ln63_836' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3882 [1/1] (2.38ns)   --->   "%mul_ln63_409 = mul i26 %sext_ln63_239, i26 364" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3882 'mul' 'mul_ln63_409' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3883 [1/1] (0.00ns)   --->   "%p_577 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_409, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3883 'partselect' 'p_577' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3884 [1/1] (0.00ns)   --->   "%sext_ln63_837 = sext i14 %p_577" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3884 'sext' 'sext_ln63_837' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3885 [1/1] (2.38ns)   --->   "%mul_ln63_410 = mul i25 %sext_ln63_249, i25 33554258" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3885 'mul' 'mul_ln63_410' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3886 [1/1] (0.00ns)   --->   "%p_578 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_410, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3886 'partselect' 'p_578' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln63_838 = sext i13 %p_578" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3887 'sext' 'sext_ln63_838' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3888 [1/1] (2.38ns)   --->   "%mul_ln63_411 = mul i26 %sext_ln63_260, i26 67108473" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3888 'mul' 'mul_ln63_411' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3889 [1/1] (0.00ns)   --->   "%p_579 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_411, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3889 'partselect' 'p_579' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln63_839 = sext i14 %p_579" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3890 'sext' 'sext_ln63_839' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3891 [1/1] (0.00ns)   --->   "%sext_ln63_841 = sext i13 %p_580" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3891 'sext' 'sext_ln63_841' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3892 [1/1] (0.83ns)   --->   "%add_ln64_844 = add i15 %sext_ln63_838, i15 %sext_ln63_837" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3892 'add' 'add_ln64_844' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln64_270 = sext i15 %add_ln64_844" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3893 'sext' 'sext_ln64_270' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3894 [1/1] (0.00ns)   --->   "%sext_ln64_271 = sext i14 %p_579" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3894 'sext' 'sext_ln64_271' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_845 = add i16 %sext_ln64_270, i16 %sext_ln63_839" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3895 'add' 'add_ln64_845' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3896 [1/1] (0.82ns)   --->   "%add_ln64_846 = add i14 %sext_ln63_834, i14 %sext_ln63_836" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3896 'add' 'add_ln64_846' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3897 [1/1] (0.00ns)   --->   "%sext_ln64_272 = sext i14 %add_ln64_846" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3897 'sext' 'sext_ln64_272' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3898 [1/1] (0.00ns)   --->   "%trunc_ln64_117 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_400, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3898 'partselect' 'trunc_ln64_117' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln64_273 = sext i11 %p_575" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3899 'sext' 'sext_ln64_273' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_847 = add i16 %sext_ln63_835, i16 %p_567" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3900 'add' 'add_ln64_847' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln64_274 = sext i14 %add_ln64_846" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3901 'sext' 'sext_ln64_274' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_848 = add i15 %sext_ln64_273, i15 %trunc_ln64_117" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3902 'add' 'add_ln64_848' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3903 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_849 = add i16 %add_ln64_847, i16 %sext_ln64_272" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3903 'add' 'add_ln64_849' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_850 = add i15 %add_ln64_844, i15 %sext_ln64_271" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3904 'add' 'add_ln64_850' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3905 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_851 = add i15 %add_ln64_848, i15 %sext_ln64_274" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3905 'add' 'add_ln64_851' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3906 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_852 = add i16 %add_ln64_849, i16 %add_ln64_845" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3906 'add' 'add_ln64_852' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln64_275 = sext i10 %p_571" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3907 'sext' 'sext_ln64_275' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3908 [1/1] (0.84ns)   --->   "%add_ln64_853 = add i16 %sext_ln63_826, i16 %sext_ln63_829" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3908 'add' 'add_ln64_853' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln64_276 = sext i14 %p_569" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3909 'sext' 'sext_ln64_276' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3910 [1/1] (0.84ns)   --->   "%add_ln64_854 = add i15 %p_568, i15 %sext_ln64_275" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3910 'add' 'add_ln64_854' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_855 = add i16 %add_ln64_853, i16 %sext_ln63_827" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3911 'add' 'add_ln64_855' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3912 [1/1] (0.83ns)   --->   "%add_ln64_856 = add i15 %sext_ln63_828, i15 %sext_ln63_833" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3912 'add' 'add_ln64_856' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln64_277 = sext i15 %add_ln64_856" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3913 'sext' 'sext_ln64_277' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln64_278 = sext i13 %p_572" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3914 'sext' 'sext_ln64_278' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_857 = add i16 %sext_ln63_832, i16 %sext_ln63_816" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3915 'add' 'add_ln64_857' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_858 = add i15 %sext_ln64_278, i15 %p_554" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3916 'add' 'add_ln64_858' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3917 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_859 = add i16 %add_ln64_857, i16 %sext_ln64_277" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3917 'add' 'add_ln64_859' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_860 = add i15 %add_ln64_854, i15 %sext_ln64_276" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3918 'add' 'add_ln64_860' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3919 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_861 = add i15 %add_ln64_858, i15 %add_ln64_856" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3919 'add' 'add_ln64_861' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3920 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_862 = add i16 %add_ln64_859, i16 %add_ln64_855" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3920 'add' 'add_ln64_862' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3921 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_863 = add i15 %add_ln64_851, i15 %add_ln64_850" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3921 'add' 'add_ln64_863' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3922 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_864 = add i15 %add_ln64_861, i15 %add_ln64_860" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3922 'add' 'add_ln64_864' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_865 = add i16 %add_ln64_862, i16 %add_ln64_852" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3923 'add' 'add_ln64_865' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_876 = add i16 %add_ln64_873, i16 %add_ln64_868" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3924 'add' 'add_ln64_876' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_879 = add i16 %add_ln64_877, i16 %p_561" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3925 'add' 'add_ln64_879' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3926 [1/1] (0.00ns)   --->   "%trunc_ln64_120 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_399, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3926 'partselect' 'trunc_ln64_120' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_880 = add i16 %p_566, i16 %sext_ln63_825" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3927 'add' 'add_ln64_880' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3928 [1/1] (0.82ns)   --->   "%add_ln64_881 = add i14 %sext_ln63_841, i14 3223" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3928 'add' 'add_ln64_881' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln64_282 = sext i14 %add_ln64_881" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3929 'sext' 'sext_ln64_282' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_882 = add i15 %trunc_ln64_120, i15 %p_565" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3930 'add' 'add_ln64_882' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln64_283 = sext i14 %add_ln64_881" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3931 'sext' 'sext_ln64_283' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3932 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_883 = add i16 %sext_ln64_282, i16 %add_ln64_880" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3932 'add' 'add_ln64_883' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_884 = add i15 %add_ln64_878, i15 %trunc_ln64_119" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3933 'add' 'add_ln64_884' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3934 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_885 = add i15 %sext_ln64_283, i15 %add_ln64_882" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3934 'add' 'add_ln64_885' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3935 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_886 = add i16 %add_ln64_883, i16 %add_ln64_879" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3935 'add' 'add_ln64_886' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_887 = add i15 %add_ln64_875, i15 %add_ln64_874" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3936 'add' 'add_ln64_887' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3937 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_888 = add i15 %add_ln64_885, i15 %add_ln64_884" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3937 'add' 'add_ln64_888' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3938 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_889 = add i16 %add_ln64_886, i16 %add_ln64_876" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3938 'add' 'add_ln64_889' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_890 = add i15 %add_ln64_864, i15 %add_ln64_863" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3939 'add' 'add_ln64_890' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3940 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_891 = add i15 %add_ln64_888, i15 %add_ln64_887" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3940 'add' 'add_ln64_891' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3941 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_42 = add i16 %add_ln64_889, i16 %add_ln64_865" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3941 'add' 'sum_42' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3942 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_16 = add i15 %add_ln64_891, i15 %add_ln64_890" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3942 'add' 'add_ln55_16' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_42, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3943 'bitselect' 'tmp_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3944 [1/1] (0.85ns)   --->   "%icmp_ln76_15 = icmp_sgt  i16 %sum_42, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 3944 'icmp' 'icmp_ln76_15' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_42, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3945 'bitselect' 'tmp_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%select_ln74_42 = select i1 %tmp_53, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3946 'select' 'select_ln74_42' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%or_ln74_15 = or i1 %tmp_52, i1 %icmp_ln76_15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3947 'or' 'or_ln74_15' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3948 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_43 = select i1 %or_ln74_15, i15 %select_ln74_42, i15 %add_ln55_16" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 3948 'select' 'sum_43' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3949 [1/1] (2.38ns)   --->   "%mul_ln63_412 = mul i28 %sext_ln63_4, i28 1893" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3949 'mul' 'mul_ln63_412' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3950 [1/1] (0.00ns)   --->   "%p_581 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_412, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3950 'partselect' 'p_581' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3951 [1/1] (2.38ns)   --->   "%mul_ln63_413 = mul i28 %sext_ln63_13, i28 268430122" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3951 'mul' 'mul_ln63_413' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3952 [1/1] (0.00ns)   --->   "%p_582 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_413, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3952 'partselect' 'p_582' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3953 [1/1] (2.38ns)   --->   "%mul_ln63_414 = mul i28 %sext_ln63_27, i28 268433862" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3953 'mul' 'mul_ln63_414' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3954 [1/1] (0.00ns)   --->   "%p_583 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_414, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3954 'partselect' 'p_583' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3955 [1/1] (2.38ns)   --->   "%mul_ln63_415 = mul i28 %sext_ln63_38, i28 3541" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3955 'mul' 'mul_ln63_415' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3956 [1/1] (0.00ns)   --->   "%p_584 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_415, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3956 'partselect' 'p_584' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3957 [1/1] (2.38ns)   --->   "%mul_ln63_416 = mul i28 %sext_ln63_43, i28 268426279" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3957 'mul' 'mul_ln63_416' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3958 [1/1] (0.00ns)   --->   "%p_585 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_416, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3958 'partselect' 'p_585' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3959 [1/1] (2.38ns)   --->   "%mul_ln63_417 = mul i28 %sext_ln63_55, i28 4925" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3959 'mul' 'mul_ln63_417' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3960 [1/1] (0.00ns)   --->   "%p_586 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_417, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3960 'partselect' 'p_586' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3961 [1/1] (2.38ns)   --->   "%mul_ln63_418 = mul i28 %sext_ln63_67, i28 3233" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3961 'mul' 'mul_ln63_418' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3962 [1/1] (0.00ns)   --->   "%p_587 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_418, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3962 'partselect' 'p_587' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3963 [1/1] (2.38ns)   --->   "%mul_ln63_419 = mul i28 %sext_ln63_75, i28 268428427" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3963 'mul' 'mul_ln63_419' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3964 [1/1] (0.00ns)   --->   "%p_588 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_419, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3964 'partselect' 'p_588' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3965 [1/1] (0.00ns)   --->   "%trunc_ln64_132 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_412, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3965 'partselect' 'trunc_ln64_132' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3966 [1/1] (0.00ns)   --->   "%trunc_ln64_134 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_415, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3966 'partselect' 'trunc_ln64_134' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3967 [1/1] (0.00ns)   --->   "%trunc_ln64_135 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_413, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3967 'partselect' 'trunc_ln64_135' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_918 = add i16 %p_582, i16 %p_584" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3968 'add' 'add_ln64_918' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3969 [1/1] (0.00ns)   --->   "%trunc_ln64_136 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_414, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3969 'partselect' 'trunc_ln64_136' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_919 = add i15 %trunc_ln64_135, i15 %trunc_ln64_134" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3970 'add' 'add_ln64_919' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3971 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_920 = add i16 %add_ln64_918, i16 %p_583" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3971 'add' 'add_ln64_920' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3972 [1/1] (0.00ns)   --->   "%trunc_ln64_137 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_416, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3972 'partselect' 'trunc_ln64_137' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3973 [1/1] (0.00ns)   --->   "%trunc_ln64_138 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_417, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3973 'partselect' 'trunc_ln64_138' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3974 [1/1] (0.00ns)   --->   "%trunc_ln64_140 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_418, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3974 'partselect' 'trunc_ln64_140' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3975 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_926 = add i15 %add_ln64_919, i15 %trunc_ln64_136" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3975 'add' 'add_ln64_926' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3976 [1/1] (0.00ns)   --->   "%trunc_ln64_143 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_419, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 3976 'partselect' 'trunc_ln64_143' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_21 : Operation 3977 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_5, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 3977 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 10.9>
ST_22 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln63_116 = sext i16 %a_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3978 'sext' 'sext_ln63_116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3979 [1/1] (0.00ns)   --->   "%sext_ln63_238 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3979 'sext' 'sext_ln63_238' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3980 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i15 %sum_13" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 3980 'zext' 'zext_ln55_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3981 [1/1] (0.00ns)   --->   "%sext_ln63_428 = sext i9 %p_199" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3981 'sext' 'sext_ln63_428' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3982 [1/1] (2.38ns)   --->   "%mul_ln63_420 = mul i28 %sext_ln63_85, i28 5927" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3982 'mul' 'mul_ln63_420' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3983 [1/1] (0.00ns)   --->   "%p_589 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_420, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3983 'partselect' 'p_589' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3984 [1/1] (2.38ns)   --->   "%mul_ln63_421 = mul i28 %sext_ln63_99, i28 6234" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3984 'mul' 'mul_ln63_421' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3985 [1/1] (0.00ns)   --->   "%p_590 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_421, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3985 'partselect' 'p_590' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3986 [1/1] (2.38ns)   --->   "%mul_ln63_422 = mul i28 %sext_ln63_107, i28 268432179" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3986 'mul' 'mul_ln63_422' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3987 [1/1] (0.00ns)   --->   "%p_591 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_422, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3987 'partselect' 'p_591' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3988 [1/1] (2.38ns)   --->   "%mul_ln63_423 = mul i28 %sext_ln63_119, i28 7843" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3988 'mul' 'mul_ln63_423' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3989 [1/1] (0.00ns)   --->   "%p_592 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_423, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3989 'partselect' 'p_592' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3990 [1/1] (2.38ns)   --->   "%mul_ln63_424 = mul i28 %sext_ln63_134, i28 6657" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3990 'mul' 'mul_ln63_424' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3991 [1/1] (0.00ns)   --->   "%p_593 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_424, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3991 'partselect' 'p_593' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3992 [1/1] (2.38ns)   --->   "%mul_ln63_425 = mul i28 %sext_ln63_137, i28 268426025" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3992 'mul' 'mul_ln63_425' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3993 [1/1] (0.00ns)   --->   "%p_594 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_425, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3993 'partselect' 'p_594' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3994 [1/1] (2.38ns)   --->   "%mul_ln63_426 = mul i28 %sext_ln63_147, i28 12429" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3994 'mul' 'mul_ln63_426' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3995 [1/1] (0.00ns)   --->   "%p_595 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_426, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3995 'partselect' 'p_595' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3996 [1/1] (2.38ns)   --->   "%mul_ln63_427 = mul i28 %sext_ln63_157, i28 3865" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3996 'mul' 'mul_ln63_427' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3997 [1/1] (0.00ns)   --->   "%p_596 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_427, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3997 'partselect' 'p_596' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 3998 [1/1] (2.38ns)   --->   "%mul_ln63_428 = mul i28 %sext_ln63_164, i28 268424226" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3998 'mul' 'mul_ln63_428' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3999 [1/1] (0.00ns)   --->   "%p_597 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_428, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 3999 'partselect' 'p_597' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4000 [1/1] (2.38ns)   --->   "%mul_ln63_429 = mul i28 %sext_ln63_179, i28 8031" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4000 'mul' 'mul_ln63_429' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4001 [1/1] (0.00ns)   --->   "%p_598 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_429, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4001 'partselect' 'p_598' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4002 [1/1] (2.38ns)   --->   "%mul_ln63_430 = mul i28 %sext_ln63_186, i28 268432618" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4002 'mul' 'mul_ln63_430' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4003 [1/1] (0.00ns)   --->   "%p_599 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_430, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4003 'partselect' 'p_599' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4004 [1/1] (2.38ns)   --->   "%mul_ln63_431 = mul i28 %sext_ln63_196, i28 268428052" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4004 'mul' 'mul_ln63_431' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4005 [1/1] (0.00ns)   --->   "%p_600 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_431, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4005 'partselect' 'p_600' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4006 [1/1] (2.38ns)   --->   "%mul_ln63_432 = mul i28 %sext_ln63_205, i28 1573" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4006 'mul' 'mul_ln63_432' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4007 [1/1] (0.00ns)   --->   "%p_601 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_432, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4007 'partselect' 'p_601' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4008 [1/1] (2.38ns)   --->   "%mul_ln63_433 = mul i23 %sext_ln63_218, i23 8388550" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4008 'mul' 'mul_ln63_433' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4009 [1/1] (0.00ns)   --->   "%p_602 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_433, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4009 'partselect' 'p_602' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln63_842 = sext i11 %p_602" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4010 'sext' 'sext_ln63_842' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4011 [1/1] (2.38ns)   --->   "%mul_ln63_434 = mul i28 %sext_ln63_227, i28 268424827" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4011 'mul' 'mul_ln63_434' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4012 [1/1] (0.00ns)   --->   "%p_603 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_434, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4012 'partselect' 'p_603' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4013 [1/1] (2.38ns)   --->   "%mul_ln63_435 = mul i28 %sext_ln63_242, i28 2847" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4013 'mul' 'mul_ln63_435' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4014 [1/1] (0.00ns)   --->   "%p_604 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_435, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4014 'partselect' 'p_604' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4015 [1/1] (2.38ns)   --->   "%mul_ln63_436 = mul i28 %sext_ln63_251, i28 5957" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4015 'mul' 'mul_ln63_436' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4016 [1/1] (0.00ns)   --->   "%p_605 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_436, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4016 'partselect' 'p_605' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4017 [1/1] (2.38ns)   --->   "%mul_ln63_437 = mul i28 %sext_ln63_261, i28 268428758" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4017 'mul' 'mul_ln63_437' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4018 [1/1] (0.00ns)   --->   "%p_606 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_437, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4018 'partselect' 'p_606' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4019 [1/1] (2.38ns)   --->   "%mul_ln63_438 = mul i28 %sext_ln63_268, i28 3018" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4019 'mul' 'mul_ln63_438' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4020 [1/1] (0.00ns)   --->   "%p_607 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_438, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4020 'partselect' 'p_607' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4021 [1/1] (0.00ns)   --->   "%trunc_ln64_121 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_435, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4021 'partselect' 'trunc_ln64_121' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4022 [1/1] (0.00ns)   --->   "%trunc_ln64_122 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_436, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4022 'partselect' 'trunc_ln64_122' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4023 [1/1] (0.85ns)   --->   "%add_ln64_893 = add i16 %p_605, i16 %p_604" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4023 'add' 'add_ln64_893' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4024 [1/1] (0.00ns)   --->   "%trunc_ln64_123 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_437, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4024 'partselect' 'trunc_ln64_123' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4025 [1/1] (0.84ns)   --->   "%add_ln64_894 = add i15 %trunc_ln64_122, i15 %trunc_ln64_121" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4025 'add' 'add_ln64_894' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_895 = add i16 %add_ln64_893, i16 %p_606" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4026 'add' 'add_ln64_895' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4027 [1/1] (0.00ns)   --->   "%trunc_ln64_124 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_434, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4027 'partselect' 'trunc_ln64_124' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4028 [1/1] (0.00ns)   --->   "%trunc_ln64_125 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_432, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4028 'partselect' 'trunc_ln64_125' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_896 = add i16 %p_601, i16 %p_603" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4029 'add' 'add_ln64_896' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4030 [1/1] (0.00ns)   --->   "%trunc_ln64_126 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_425, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4030 'partselect' 'trunc_ln64_126' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4031 [1/1] (0.00ns)   --->   "%sext_ln64_284 = sext i11 %p_602" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4031 'sext' 'sext_ln64_284' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4032 [1/1] (0.85ns)   --->   "%add_ln64_897 = add i16 %sext_ln63_842, i16 %p_594" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4032 'add' 'add_ln64_897' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_898 = add i15 %trunc_ln64_125, i15 %trunc_ln64_124" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4033 'add' 'add_ln64_898' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4034 [1/1] (0.84ns)   --->   "%add_ln64_899 = add i15 %sext_ln64_284, i15 %trunc_ln64_126" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4034 'add' 'add_ln64_899' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4035 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_900 = add i16 %add_ln64_897, i16 %add_ln64_896" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4035 'add' 'add_ln64_900' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_901 = add i15 %add_ln64_894, i15 %trunc_ln64_123" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4036 'add' 'add_ln64_901' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4037 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_902 = add i15 %add_ln64_899, i15 %add_ln64_898" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4037 'add' 'add_ln64_902' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4038 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_903 = add i16 %add_ln64_900, i16 %add_ln64_895" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4038 'add' 'add_ln64_903' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4039 [1/1] (0.00ns)   --->   "%trunc_ln64_127 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_429, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4039 'partselect' 'trunc_ln64_127' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4040 [1/1] (0.00ns)   --->   "%trunc_ln64_128 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_426, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4040 'partselect' 'trunc_ln64_128' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4041 [1/1] (0.85ns)   --->   "%add_ln64_904 = add i16 %p_595, i16 %p_598" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4041 'add' 'add_ln64_904' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4042 [1/1] (0.00ns)   --->   "%trunc_ln64_129 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_427, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4042 'partselect' 'trunc_ln64_129' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4043 [1/1] (0.84ns)   --->   "%add_ln64_905 = add i15 %trunc_ln64_128, i15 %trunc_ln64_127" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4043 'add' 'add_ln64_905' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_906 = add i16 %add_ln64_904, i16 %p_596" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4044 'add' 'add_ln64_906' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4045 [1/1] (0.00ns)   --->   "%trunc_ln64_130 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_431, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4045 'partselect' 'trunc_ln64_130' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4046 [1/1] (0.00ns)   --->   "%trunc_ln64_131 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_428, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4046 'partselect' 'trunc_ln64_131' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_907 = add i16 %p_597, i16 %p_600" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4047 'add' 'add_ln64_907' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4048 [1/1] (0.00ns)   --->   "%trunc_ln64_133 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_430, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4048 'partselect' 'trunc_ln64_133' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4049 [1/1] (0.85ns)   --->   "%add_ln64_908 = add i16 %p_599, i16 %p_581" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4049 'add' 'add_ln64_908' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_909 = add i15 %trunc_ln64_131, i15 %trunc_ln64_130" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4050 'add' 'add_ln64_909' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4051 [1/1] (0.84ns)   --->   "%add_ln64_910 = add i15 %trunc_ln64_133, i15 %trunc_ln64_132" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4051 'add' 'add_ln64_910' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4052 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_911 = add i16 %add_ln64_908, i16 %add_ln64_907" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4052 'add' 'add_ln64_911' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_912 = add i15 %add_ln64_905, i15 %trunc_ln64_129" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4053 'add' 'add_ln64_912' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4054 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_913 = add i15 %add_ln64_910, i15 %add_ln64_909" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4054 'add' 'add_ln64_913' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4055 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_914 = add i16 %add_ln64_911, i16 %add_ln64_906" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4055 'add' 'add_ln64_914' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4056 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_915 = add i15 %add_ln64_902, i15 %add_ln64_901" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4056 'add' 'add_ln64_915' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4057 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_916 = add i15 %add_ln64_913, i15 %add_ln64_912" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4057 'add' 'add_ln64_916' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_917 = add i16 %add_ln64_914, i16 %add_ln64_903" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4058 'add' 'add_ln64_917' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_921 = add i16 %p_586, i16 %p_585" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4059 'add' 'add_ln64_921' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4060 [1/1] (0.00ns)   --->   "%trunc_ln64_139 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_420, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4060 'partselect' 'trunc_ln64_139' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4061 [1/1] (0.85ns)   --->   "%add_ln64_922 = add i16 %p_587, i16 %p_589" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4061 'add' 'add_ln64_922' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_923 = add i15 %trunc_ln64_138, i15 %trunc_ln64_137" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4062 'add' 'add_ln64_923' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4063 [1/1] (0.84ns)   --->   "%add_ln64_924 = add i15 %trunc_ln64_140, i15 %trunc_ln64_139" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4063 'add' 'add_ln64_924' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4064 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_925 = add i16 %add_ln64_922, i16 %add_ln64_921" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4064 'add' 'add_ln64_925' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4065 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_927 = add i15 %add_ln64_924, i15 %add_ln64_923" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4065 'add' 'add_ln64_927' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_928 = add i16 %add_ln64_925, i16 %add_ln64_920" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4066 'add' 'add_ln64_928' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4067 [1/1] (0.00ns)   --->   "%trunc_ln64_141 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_421, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4067 'partselect' 'trunc_ln64_141' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4068 [1/1] (0.00ns)   --->   "%trunc_ln64_142 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_422, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4068 'partselect' 'trunc_ln64_142' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4069 [1/1] (0.85ns)   --->   "%add_ln64_929 = add i16 %p_591, i16 %p_590" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4069 'add' 'add_ln64_929' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4070 [1/1] (0.84ns)   --->   "%add_ln64_930 = add i15 %trunc_ln64_142, i15 %trunc_ln64_141" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4070 'add' 'add_ln64_930' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_931 = add i16 %add_ln64_929, i16 %p_588" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4071 'add' 'add_ln64_931' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4072 [1/1] (0.00ns)   --->   "%trunc_ln64_144 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_423, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4072 'partselect' 'trunc_ln64_144' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4073 [1/1] (0.00ns)   --->   "%trunc_ln64_145 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_424, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4073 'partselect' 'trunc_ln64_145' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_932 = add i16 %p_593, i16 %p_592" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4074 'add' 'add_ln64_932' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4075 [1/1] (0.00ns)   --->   "%trunc_ln64_146 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_438, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4075 'partselect' 'trunc_ln64_146' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4076 [1/1] (0.85ns)   --->   "%add_ln64_933 = add i16 %p_607, i16 1302" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4076 'add' 'add_ln64_933' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_934 = add i15 %trunc_ln64_145, i15 %trunc_ln64_144" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4077 'add' 'add_ln64_934' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4078 [1/1] (0.84ns)   --->   "%add_ln64_935 = add i15 %trunc_ln64_146, i15 1302" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4078 'add' 'add_ln64_935' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4079 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_936 = add i16 %add_ln64_933, i16 %add_ln64_932" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4079 'add' 'add_ln64_936' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_937 = add i15 %add_ln64_930, i15 %trunc_ln64_143" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4080 'add' 'add_ln64_937' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4081 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_938 = add i15 %add_ln64_935, i15 %add_ln64_934" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4081 'add' 'add_ln64_938' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4082 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_939 = add i16 %add_ln64_936, i16 %add_ln64_931" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4082 'add' 'add_ln64_939' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_940 = add i15 %add_ln64_927, i15 %add_ln64_926" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4083 'add' 'add_ln64_940' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4084 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_941 = add i15 %add_ln64_938, i15 %add_ln64_937" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4084 'add' 'add_ln64_941' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4085 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_942 = add i16 %add_ln64_939, i16 %add_ln64_928" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4085 'add' 'add_ln64_942' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_943 = add i15 %add_ln64_916, i15 %add_ln64_915" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4086 'add' 'add_ln64_943' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4087 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_944 = add i15 %add_ln64_941, i15 %add_ln64_940" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4087 'add' 'add_ln64_944' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4088 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_44 = add i16 %add_ln64_942, i16 %add_ln64_917" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4088 'add' 'sum_44' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4089 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_17 = add i15 %add_ln64_944, i15 %add_ln64_943" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4089 'add' 'add_ln55_17' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_44, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4090 'bitselect' 'tmp_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4091 [1/1] (0.85ns)   --->   "%icmp_ln76_16 = icmp_sgt  i16 %sum_44, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4091 'icmp' 'icmp_ln76_16' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_44, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4092 'bitselect' 'tmp_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%select_ln74_44 = select i1 %tmp_55, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4093 'select' 'select_ln74_44' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%or_ln74_16 = or i1 %tmp_54, i1 %icmp_ln76_16" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4094 'or' 'or_ln74_16' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4095 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_45 = select i1 %or_ln74_16, i15 %select_ln74_44, i15 %add_ln55_17" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4095 'select' 'sum_45' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln63_850 = sext i7 %p_615" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4096 'sext' 'sext_ln63_850' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4097 [1/1] (2.38ns)   --->   "%mul_ln63_439 = mul i21 %sext_ln63_116, i21 11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4097 'mul' 'mul_ln63_439' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4098 [1/1] (0.00ns)   --->   "%p_617 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_439, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4098 'partselect' 'p_617' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln63_852 = sext i9 %p_617" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4099 'sext' 'sext_ln63_852' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4100 [1/1] (0.85ns)   --->   "%sub_ln63_6 = sub i17 0, i17 %sext_ln63_238" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4100 'sub' 'sub_ln63_6' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4101 [1/1] (0.00ns)   --->   "%p_626 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %sub_ln63_6, i32 12, i32 16" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4101 'partselect' 'p_626' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln63_862 = sext i5 %p_626" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4102 'sext' 'sext_ln63_862' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4103 [1/1] (2.38ns)   --->   "%mul_ln63_440 = mul i21 %sext_ln63_254, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4103 'mul' 'mul_ln63_440' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4104 [1/1] (0.00ns)   --->   "%p_627 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_440, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4104 'partselect' 'p_627' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln63_863 = sext i9 %p_627" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4105 'sext' 'sext_ln63_863' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln63_864 = sext i6 %p_628" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4106 'sext' 'sext_ln63_864' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_946 = add i10 %sext_ln63_864, i10 %sext_ln63_863" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4107 'add' 'add_ln64_946' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4108 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln64_947 = add i10 %add_ln64_946, i10 %sext_ln63_862" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4108 'add' 'add_ln64_947' <Predicate = (!icmp_ln48)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln64_285 = sext i10 %add_ln64_947" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4109 'sext' 'sext_ln64_285' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln64_287 = sext i10 %add_ln64_949" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4110 'sext' 'sext_ln64_287' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4111 [1/1] (0.78ns)   --->   "%add_ln64_950 = add i11 %sext_ln64_287, i11 %sext_ln64_285" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4111 'add' 'add_ln64_950' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln64_288 = sext i11 %add_ln64_950" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4112 'sext' 'sext_ln64_288' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4113 [1/1] (0.77ns)   --->   "%add_ln64_951 = add i10 %sext_ln63_428, i10 %sext_ln63_852" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4113 'add' 'add_ln64_951' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln64_289 = sext i10 %add_ln64_951" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4114 'sext' 'sext_ln64_289' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_952 = add i11 %sext_ln64_289, i11 %sext_ln63_850" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4115 'add' 'add_ln64_952' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln64_291 = sext i9 %add_ln64_954" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4116 'sext' 'sext_ln64_291' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4117 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln64_955 = add i11 %sext_ln64_291, i11 %add_ln64_952" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4117 'add' 'add_ln64_955' <Predicate = (!icmp_ln48)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln64_292 = sext i11 %add_ln64_955" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4118 'sext' 'sext_ln64_292' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_956 = add i12 %sext_ln64_292, i12 %sext_ln64_288" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4119 'add' 'add_ln64_956' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln64_302 = sext i11 %add_ln64_968" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4120 'sext' 'sext_ln64_302' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4121 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%sum_46 = add i12 %sext_ln64_302, i12 %add_ln64_956" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4121 'add' 'sum_46' <Predicate = (!icmp_ln48)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%sext_ln55_8 = sext i12 %sum_46" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4122 'sext' 'sext_ln55_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sum_46, i32 11" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4123 'bitselect' 'tmp_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sum_46, i32 11" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4124 'bitselect' 'tmp_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_22 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%select_ln74_46 = select i1 %tmp_57, i14 0, i14 8192" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4125 'select' 'select_ln74_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 4126 [1/1] (0.23ns) (out node of the LUT)   --->   "%sum_47 = select i1 %tmp_56, i14 %select_ln74_46, i14 %sext_ln55_8" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4126 'select' 'sum_47' <Predicate = (!icmp_ln48)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 4127 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_6, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 4127 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 10.9>
ST_23 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln63_187 = sext i16 %a_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4128 'sext' 'sext_ln63_187' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4129 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i15 %sum_15" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4129 'zext' 'zext_ln55_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4130 [1/1] (2.38ns)   --->   "%mul_ln63_441 = mul i26 %sext_ln63_6, i26 439" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4130 'mul' 'mul_ln63_441' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4131 [1/1] (0.00ns)   --->   "%p_629 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_441, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4131 'partselect' 'p_629' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln63_865 = sext i14 %p_629" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4132 'sext' 'sext_ln63_865' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4133 [1/1] (2.38ns)   --->   "%mul_ln63_442 = mul i27 %sext_ln63_11, i27 683" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4133 'mul' 'mul_ln63_442' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4134 [1/1] (0.00ns)   --->   "%p_630 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_442, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4134 'partselect' 'p_630' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln63_866 = sext i15 %p_630" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4135 'sext' 'sext_ln63_866' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4136 [1/1] (2.38ns)   --->   "%mul_ln63_443 = mul i28 %sext_ln63_27, i28 268433878" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4136 'mul' 'mul_ln63_443' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4137 [1/1] (0.00ns)   --->   "%p_631 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_443, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4137 'partselect' 'p_631' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4138 [1/1] (2.38ns)   --->   "%mul_ln63_444 = mul i27 %sext_ln63_39, i27 646" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4138 'mul' 'mul_ln63_444' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4139 [1/1] (0.00ns)   --->   "%p_632 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_444, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4139 'partselect' 'p_632' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4140 [1/1] (0.00ns)   --->   "%sext_ln63_867 = sext i15 %p_632" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4140 'sext' 'sext_ln63_867' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4141 [1/1] (2.38ns)   --->   "%mul_ln63_445 = mul i26 %sext_ln63_50, i26 307" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4141 'mul' 'mul_ln63_445' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4142 [1/1] (0.00ns)   --->   "%p_633 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_445, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4142 'partselect' 'p_633' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln63_868 = sext i14 %p_633" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4143 'sext' 'sext_ln63_868' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4144 [1/1] (2.38ns)   --->   "%mul_ln63_446 = mul i28 %sext_ln63_55, i28 268434362" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4144 'mul' 'mul_ln63_446' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4145 [1/1] (0.00ns)   --->   "%p_634 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_446, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4145 'partselect' 'p_634' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln63_871 = sext i13 %p_635" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4146 'sext' 'sext_ln63_871' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4147 [1/1] (2.38ns)   --->   "%mul_ln63_447 = mul i27 %sext_ln63_81, i27 134216843" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4147 'mul' 'mul_ln63_447' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4148 [1/1] (0.00ns)   --->   "%p_636 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_447, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4148 'partselect' 'p_636' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4149 [1/1] (2.38ns)   --->   "%mul_ln63_448 = mul i28 %sext_ln63_85, i28 268432451" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4149 'mul' 'mul_ln63_448' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4150 [1/1] (0.00ns)   --->   "%p_637 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_448, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4150 'partselect' 'p_637' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4151 [1/1] (2.38ns)   --->   "%mul_ln63_449 = mul i27 %sext_ln63_104, i27 574" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4151 'mul' 'mul_ln63_449' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4152 [1/1] (0.00ns)   --->   "%p_638 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_449, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4152 'partselect' 'p_638' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4153 [1/1] (2.38ns)   --->   "%mul_ln63_450 = mul i27 %sext_ln63_110, i27 829" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4153 'mul' 'mul_ln63_450' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4154 [1/1] (0.00ns)   --->   "%p_639 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_450, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4154 'partselect' 'p_639' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4155 [1/1] (2.38ns)   --->   "%mul_ln63_451 = mul i25 %sext_ln63_120, i25 33554216" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4155 'mul' 'mul_ln63_451' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4156 [1/1] (0.00ns)   --->   "%p_640 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_451, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4156 'partselect' 'p_640' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4157 [1/1] (2.38ns)   --->   "%mul_ln63_452 = mul i27 %sext_ln63_130, i27 134217047" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4157 'mul' 'mul_ln63_452' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4158 [1/1] (0.00ns)   --->   "%p_641 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_452, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4158 'partselect' 'p_641' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4159 [1/1] (2.38ns)   --->   "%mul_ln63_453 = mul i28 %sext_ln63_137, i28 268434367" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4159 'mul' 'mul_ln63_453' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4160 [1/1] (0.00ns)   --->   "%p_642 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_453, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4160 'partselect' 'p_642' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4161 [1/1] (2.38ns)   --->   "%mul_ln63_454 = mul i28 %sext_ln63_147, i28 268433958" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4161 'mul' 'mul_ln63_454' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4162 [1/1] (0.00ns)   --->   "%p_643 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_454, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4162 'partselect' 'p_643' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4163 [1/1] (2.38ns)   --->   "%mul_ln63_455 = mul i26 %sext_ln63_162, i26 67108361" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4163 'mul' 'mul_ln63_455' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4164 [1/1] (0.00ns)   --->   "%p_644 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_455, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4164 'partselect' 'p_644' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln63_877 = sext i14 %p_644" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4165 'sext' 'sext_ln63_877' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4166 [1/1] (2.38ns)   --->   "%mul_ln63_456 = mul i28 %sext_ln63_164, i28 268434069" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4166 'mul' 'mul_ln63_456' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4167 [1/1] (0.00ns)   --->   "%p_645 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_456, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4167 'partselect' 'p_645' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4168 [1/1] (2.38ns)   --->   "%mul_ln63_457 = mul i28 %sext_ln63_179, i28 268433135" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4168 'mul' 'mul_ln63_457' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4169 [1/1] (0.00ns)   --->   "%p_646 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_457, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4169 'partselect' 'p_646' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4170 [1/1] (2.38ns)   --->   "%mul_ln63_458 = mul i25 %sext_ln63_187, i25 203" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4170 'mul' 'mul_ln63_458' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4171 [1/1] (0.00ns)   --->   "%p_647 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_458, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4171 'partselect' 'p_647' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln63_878 = sext i13 %p_647" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4172 'sext' 'sext_ln63_878' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4173 [1/1] (2.38ns)   --->   "%mul_ln63_459 = mul i27 %sext_ln63_202, i27 536" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4173 'mul' 'mul_ln63_459' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4174 [1/1] (0.00ns)   --->   "%p_648 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_459, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4174 'partselect' 'p_648' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4175 [1/1] (0.00ns)   --->   "%sext_ln63_879 = sext i15 %p_648" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4175 'sext' 'sext_ln63_879' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4176 [1/1] (2.38ns)   --->   "%mul_ln63_460 = mul i27 %sext_ln63_212, i27 134216817" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4176 'mul' 'mul_ln63_460' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4177 [1/1] (0.00ns)   --->   "%p_649 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_460, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4177 'partselect' 'p_649' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4178 [1/1] (2.38ns)   --->   "%mul_ln63_461 = mul i26 %sext_ln63_223, i26 293" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4178 'mul' 'mul_ln63_461' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4179 [1/1] (0.00ns)   --->   "%p_650 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_461, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4179 'partselect' 'p_650' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln63_881 = sext i14 %p_650" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4180 'sext' 'sext_ln63_881' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4181 [1/1] (0.00ns)   --->   "%trunc_ln64_148 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_453, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4181 'partselect' 'trunc_ln64_148' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln64_304 = sext i14 %p_650" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4182 'sext' 'sext_ln64_304' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4183 [1/1] (0.85ns)   --->   "%add_ln64_974 = add i16 %sext_ln63_881, i16 %p_642" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4183 'add' 'add_ln64_974' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4184 [1/1] (0.84ns)   --->   "%add_ln64_976 = add i15 %sext_ln64_304, i15 %trunc_ln64_148" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4184 'add' 'add_ln64_976' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4185 [1/1] (0.00ns)   --->   "%trunc_ln64_149 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_457, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4185 'partselect' 'trunc_ln64_149' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4186 [1/1] (0.00ns)   --->   "%trunc_ln64_150 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_454, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4186 'partselect' 'trunc_ln64_150' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4187 [1/1] (0.85ns)   --->   "%add_ln64_981 = add i16 %p_643, i16 %p_646" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4187 'add' 'add_ln64_981' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4188 [1/1] (0.00ns)   --->   "%sext_ln64_305 = sext i14 %p_644" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4188 'sext' 'sext_ln64_305' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4189 [1/1] (0.84ns)   --->   "%add_ln64_982 = add i15 %trunc_ln64_150, i15 %trunc_ln64_149" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4189 'add' 'add_ln64_982' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_983 = add i16 %add_ln64_981, i16 %sext_ln63_877" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4190 'add' 'add_ln64_983' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4191 [1/1] (0.00ns)   --->   "%trunc_ln64_151 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_456, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4191 'partselect' 'trunc_ln64_151' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_984 = add i16 %p_645, i16 %sext_ln63_879" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4192 'add' 'add_ln64_984' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4193 [1/1] (0.83ns)   --->   "%add_ln64_985 = add i15 %sext_ln63_878, i15 %sext_ln63_865" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4193 'add' 'add_ln64_985' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln64_306 = sext i15 %add_ln64_985" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4194 'sext' 'sext_ln64_306' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_986 = add i15 %trunc_ln64_151, i15 %p_648" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4195 'add' 'add_ln64_986' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4196 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_987 = add i16 %sext_ln64_306, i16 %add_ln64_984" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4196 'add' 'add_ln64_987' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_988 = add i15 %add_ln64_982, i15 %sext_ln64_305" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4197 'add' 'add_ln64_988' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4198 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_989 = add i15 %add_ln64_985, i15 %add_ln64_986" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4198 'add' 'add_ln64_989' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4199 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_990 = add i16 %add_ln64_987, i16 %add_ln64_983" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4199 'add' 'add_ln64_990' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4200 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_992 = add i15 %add_ln64_989, i15 %add_ln64_988" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4200 'add' 'add_ln64_992' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_994 = add i16 %sext_ln63_866, i16 %sext_ln63_867" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4201 'add' 'add_ln64_994' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4202 [1/1] (0.00ns)   --->   "%trunc_ln64_152 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_443, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4202 'partselect' 'trunc_ln64_152' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_995 = add i15 %p_630, i15 %p_632" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4203 'add' 'add_ln64_995' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4204 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_996 = add i16 %add_ln64_994, i16 %p_631" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4204 'add' 'add_ln64_996' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4205 [1/1] (0.00ns)   --->   "%sext_ln64_307 = sext i14 %p_633" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4205 'sext' 'sext_ln64_307' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4206 [1/1] (0.00ns)   --->   "%trunc_ln64_153 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_446, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4206 'partselect' 'trunc_ln64_153' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_997 = add i16 %p_634, i16 %sext_ln63_868" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4207 'add' 'add_ln64_997' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4208 [1/1] (0.00ns)   --->   "%trunc_ln64_154 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_448, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4208 'partselect' 'trunc_ln64_154' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln64_308 = sext i13 %p_635" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4209 'sext' 'sext_ln64_308' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_23 : Operation 4210 [1/1] (0.85ns)   --->   "%add_ln64_998 = add i16 %sext_ln63_871, i16 %p_637" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4210 'add' 'add_ln64_998' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_999 = add i15 %trunc_ln64_153, i15 %sext_ln64_307" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4211 'add' 'add_ln64_999' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4212 [1/1] (0.84ns)   --->   "%add_ln64_1000 = add i15 %sext_ln64_308, i15 %trunc_ln64_154" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4212 'add' 'add_ln64_1000' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 4213 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1001 = add i16 %add_ln64_998, i16 %add_ln64_997" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4213 'add' 'add_ln64_1001' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4214 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1002 = add i15 %add_ln64_995, i15 %trunc_ln64_152" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4214 'add' 'add_ln64_1002' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1003 = add i15 %add_ln64_1000, i15 %add_ln64_999" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4215 'add' 'add_ln64_1003' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4216 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_7, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 4216 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 10.9>
ST_24 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln63_74 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4217 'sext' 'sext_ln63_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln63_241 = sext i16 %a_23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4218 'sext' 'sext_ln63_241' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4219 [1/1] (0.00ns)   --->   "%zext_ln55_8 = zext i15 %sum_17" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4219 'zext' 'zext_ln55_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln63_872 = sext i15 %p_636" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4220 'sext' 'sext_ln63_872' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4221 [1/1] (0.00ns)   --->   "%sext_ln63_873 = sext i15 %p_638" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4221 'sext' 'sext_ln63_873' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4222 [1/1] (0.00ns)   --->   "%sext_ln63_874 = sext i15 %p_639" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4222 'sext' 'sext_ln63_874' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln63_875 = sext i13 %p_640" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4223 'sext' 'sext_ln63_875' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln63_876 = sext i15 %p_641" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4224 'sext' 'sext_ln63_876' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4225 [1/1] (0.00ns)   --->   "%sext_ln63_880 = sext i15 %p_649" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4225 'sext' 'sext_ln63_880' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4226 [1/1] (2.38ns)   --->   "%mul_ln63_462 = mul i27 %sext_ln63_231, i27 758" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4226 'mul' 'mul_ln63_462' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4227 [1/1] (0.00ns)   --->   "%p_651 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_462, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4227 'partselect' 'p_651' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln63_882 = sext i15 %p_651" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4228 'sext' 'sext_ln63_882' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4229 [1/1] (2.38ns)   --->   "%mul_ln63_463 = mul i23 %sext_ln63_241, i23 8388565" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4229 'mul' 'mul_ln63_463' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4230 [1/1] (0.00ns)   --->   "%p_652 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_463, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4230 'partselect' 'p_652' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4231 [1/1] (0.00ns)   --->   "%sext_ln63_883 = sext i11 %p_652" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4231 'sext' 'sext_ln63_883' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4232 [1/1] (2.38ns)   --->   "%mul_ln63_464 = mul i27 %sext_ln63_248, i27 820" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4232 'mul' 'mul_ln63_464' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4233 [1/1] (0.00ns)   --->   "%p_653 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_464, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4233 'partselect' 'p_653' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4234 [1/1] (0.00ns)   --->   "%sext_ln63_884 = sext i15 %p_653" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4234 'sext' 'sext_ln63_884' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4235 [1/1] (2.38ns)   --->   "%mul_ln63_465 = mul i28 %sext_ln63_261, i28 1343" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4235 'mul' 'mul_ln63_465' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4236 [1/1] (0.00ns)   --->   "%p_654 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_465, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4236 'partselect' 'p_654' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4237 [1/1] (2.38ns)   --->   "%mul_ln63_466 = mul i24 %sext_ln63_270, i24 16777145" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4237 'mul' 'mul_ln63_466' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4238 [1/1] (0.00ns)   --->   "%p_655 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_466, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4238 'partselect' 'p_655' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4239 [1/1] (0.00ns)   --->   "%sext_ln63_885 = sext i12 %p_655" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4239 'sext' 'sext_ln63_885' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln64_303 = sext i11 %p_652" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4240 'sext' 'sext_ln64_303' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4241 [1/1] (0.84ns)   --->   "%add_ln64_970 = add i16 %sext_ln63_884, i16 %sext_ln63_883" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4241 'add' 'add_ln64_970' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4242 [1/1] (0.00ns)   --->   "%trunc_ln64_147 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_465, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4242 'partselect' 'trunc_ln64_147' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4243 [1/1] (0.84ns)   --->   "%add_ln64_971 = add i15 %p_653, i15 %sext_ln64_303" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4243 'add' 'add_ln64_971' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_972 = add i16 %add_ln64_970, i16 %p_654" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4244 'add' 'add_ln64_972' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_973 = add i16 %sext_ln63_880, i16 %sext_ln63_882" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4245 'add' 'add_ln64_973' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_975 = add i15 %p_649, i15 %p_651" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4246 'add' 'add_ln64_975' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4247 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_977 = add i16 %add_ln64_974, i16 %add_ln64_973" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4247 'add' 'add_ln64_977' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_978 = add i15 %add_ln64_971, i15 %trunc_ln64_147" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4248 'add' 'add_ln64_978' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4249 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_979 = add i15 %add_ln64_976, i15 %add_ln64_975" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4249 'add' 'add_ln64_979' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4250 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_980 = add i16 %add_ln64_977, i16 %add_ln64_972" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4250 'add' 'add_ln64_980' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4251 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_991 = add i15 %add_ln64_979, i15 %add_ln64_978" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4251 'add' 'add_ln64_991' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_993 = add i16 %add_ln64_990, i16 %add_ln64_980" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4252 'add' 'add_ln64_993' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1004 = add i16 %add_ln64_1001, i16 %add_ln64_996" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4253 'add' 'add_ln64_1004' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4254 [1/1] (0.84ns)   --->   "%add_ln64_1005 = add i16 %sext_ln63_874, i16 %sext_ln63_873" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4254 'add' 'add_ln64_1005' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4255 [1/1] (0.84ns)   --->   "%add_ln64_1006 = add i15 %p_639, i15 %p_638" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4255 'add' 'add_ln64_1006' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1007 = add i16 %add_ln64_1005, i16 %sext_ln63_872" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4256 'add' 'add_ln64_1007' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4257 [1/1] (0.00ns)   --->   "%sext_ln64_309 = sext i13 %p_640" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4257 'sext' 'sext_ln64_309' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1008 = add i16 %sext_ln63_876, i16 %sext_ln63_875" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4258 'add' 'add_ln64_1008' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4259 [1/1] (0.80ns)   --->   "%add_ln64_1009 = add i13 %sext_ln63_885, i13 1331" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4259 'add' 'add_ln64_1009' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4260 [1/1] (0.00ns)   --->   "%sext_ln64_310 = sext i13 %add_ln64_1009" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4260 'sext' 'sext_ln64_310' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1010 = add i15 %p_641, i15 %sext_ln64_309" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4261 'add' 'add_ln64_1010' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4262 [1/1] (0.00ns)   --->   "%sext_ln64_311 = sext i13 %add_ln64_1009" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4262 'sext' 'sext_ln64_311' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4263 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1011 = add i16 %sext_ln64_310, i16 %add_ln64_1008" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4263 'add' 'add_ln64_1011' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1012 = add i15 %add_ln64_1006, i15 %p_636" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4264 'add' 'add_ln64_1012' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4265 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1013 = add i15 %sext_ln64_311, i15 %add_ln64_1010" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4265 'add' 'add_ln64_1013' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4266 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1014 = add i16 %add_ln64_1011, i16 %add_ln64_1007" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4266 'add' 'add_ln64_1014' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1015 = add i15 %add_ln64_1003, i15 %add_ln64_1002" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4267 'add' 'add_ln64_1015' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4268 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1016 = add i15 %add_ln64_1013, i15 %add_ln64_1012" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4268 'add' 'add_ln64_1016' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4269 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1017 = add i16 %add_ln64_1014, i16 %add_ln64_1004" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4269 'add' 'add_ln64_1017' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1018 = add i15 %add_ln64_992, i15 %add_ln64_991" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4270 'add' 'add_ln64_1018' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4271 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1019 = add i15 %add_ln64_1016, i15 %add_ln64_1015" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4271 'add' 'add_ln64_1019' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4272 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_48 = add i16 %add_ln64_1017, i16 %add_ln64_993" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4272 'add' 'sum_48' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4273 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_18 = add i15 %add_ln64_1019, i15 %add_ln64_1018" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4273 'add' 'add_ln55_18' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_48, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4274 'bitselect' 'tmp_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4275 [1/1] (0.85ns)   --->   "%icmp_ln76_17 = icmp_sgt  i16 %sum_48, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4275 'icmp' 'icmp_ln76_17' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_48, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4276 'bitselect' 'tmp_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%select_ln74_48 = select i1 %tmp_59, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4277 'select' 'select_ln74_48' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%or_ln74_17 = or i1 %tmp_58, i1 %icmp_ln76_17" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4278 'or' 'or_ln74_17' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4279 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_49 = select i1 %or_ln74_17, i15 %select_ln74_48, i15 %add_ln55_18" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4279 'select' 'sum_49' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 4280 [1/1] (2.38ns)   --->   "%mul_ln63_467 = mul i25 %sext_ln63_1, i25 244" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4280 'mul' 'mul_ln63_467' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4281 [1/1] (0.00ns)   --->   "%p_656 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_467, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4281 'partselect' 'p_656' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4282 [1/1] (2.38ns)   --->   "%mul_ln63_468 = mul i26 %sext_ln63_18, i26 356" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4282 'mul' 'mul_ln63_468' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4283 [1/1] (0.00ns)   --->   "%p_657 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_468, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4283 'partselect' 'p_657' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln63_887 = sext i14 %p_657" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4284 'sext' 'sext_ln63_887' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4285 [1/1] (2.38ns)   --->   "%mul_ln63_469 = mul i25 %sext_ln63_26, i25 166" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4285 'mul' 'mul_ln63_469' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4286 [1/1] (0.00ns)   --->   "%p_658 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_469, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4286 'partselect' 'p_658' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4287 [1/1] (0.00ns)   --->   "%sext_ln63_888 = sext i13 %p_658" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4287 'sext' 'sext_ln63_888' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4288 [1/1] (2.38ns)   --->   "%mul_ln63_470 = mul i25 %sext_ln63_40, i25 173" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4288 'mul' 'mul_ln63_470' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4289 [1/1] (0.00ns)   --->   "%p_659 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_470, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4289 'partselect' 'p_659' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4290 [1/1] (0.00ns)   --->   "%sext_ln63_889 = sext i13 %p_659" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4290 'sext' 'sext_ln63_889' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4291 [1/1] (2.38ns)   --->   "%mul_ln63_471 = mul i26 %sext_ln63_50, i26 291" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4291 'mul' 'mul_ln63_471' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4292 [1/1] (0.00ns)   --->   "%p_660 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_471, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4292 'partselect' 'p_660' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4293 [1/1] (0.00ns)   --->   "%sext_ln63_890 = sext i14 %p_660" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4293 'sext' 'sext_ln63_890' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4294 [1/1] (2.38ns)   --->   "%mul_ln63_472 = mul i25 %sext_ln63_62, i25 33554220" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4294 'mul' 'mul_ln63_472' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4295 [1/1] (0.00ns)   --->   "%p_661 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_472, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4295 'partselect' 'p_661' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln63_891 = sext i13 %p_661" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4296 'sext' 'sext_ln63_891' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4297 [1/1] (2.38ns)   --->   "%mul_ln63_473 = mul i25 %sext_ln63_70, i25 33554198" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4297 'mul' 'mul_ln63_473' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4298 [1/1] (0.00ns)   --->   "%p_662 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_473, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4298 'partselect' 'p_662' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln63_892 = sext i13 %p_662" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4299 'sext' 'sext_ln63_892' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4300 [1/1] (2.38ns)   --->   "%mul_ln63_474 = mul i23 %sext_ln63_74, i23 8388551" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4300 'mul' 'mul_ln63_474' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4301 [1/1] (0.00ns)   --->   "%p_663 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_474, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4301 'partselect' 'p_663' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4302 [1/1] (2.38ns)   --->   "%mul_ln63_475 = mul i26 %sext_ln63_91, i26 67108567" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4302 'mul' 'mul_ln63_475' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4303 [1/1] (0.00ns)   --->   "%p_664 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_475, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4303 'partselect' 'p_664' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln63_894 = sext i14 %p_664" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4304 'sext' 'sext_ln63_894' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4305 [1/1] (2.38ns)   --->   "%mul_ln63_476 = mul i27 %sext_ln63_104, i27 134217080" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4305 'mul' 'mul_ln63_476' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4306 [1/1] (0.00ns)   --->   "%p_665 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_476, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4306 'partselect' 'p_665' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4307 [1/1] (0.00ns)   --->   "%sext_ln63_895 = sext i15 %p_665" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4307 'sext' 'sext_ln63_895' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4308 [1/1] (2.38ns)   --->   "%mul_ln63_477 = mul i28 %sext_ln63_107, i28 268434407" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4308 'mul' 'mul_ln63_477' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4309 [1/1] (0.00ns)   --->   "%p_666 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_477, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4309 'partselect' 'p_666' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4310 [1/1] (2.38ns)   --->   "%mul_ln63_478 = mul i27 %sext_ln63_124, i27 134217154" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4310 'mul' 'mul_ln63_478' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4311 [1/1] (0.00ns)   --->   "%p_667 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_478, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4311 'partselect' 'p_667' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4312 [1/1] (2.38ns)   --->   "%mul_ln63_479 = mul i28 %sext_ln63_134, i28 1555" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4312 'mul' 'mul_ln63_479' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4313 [1/1] (0.00ns)   --->   "%p_668 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_479, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4313 'partselect' 'p_668' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4314 [1/1] (2.38ns)   --->   "%mul_ln63_480 = mul i28 %sext_ln63_137, i28 2464" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4314 'mul' 'mul_ln63_480' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4315 [1/1] (0.00ns)   --->   "%p_669 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_480, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4315 'partselect' 'p_669' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4316 [1/1] (2.38ns)   --->   "%mul_ln63_481 = mul i27 %sext_ln63_154, i27 848" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4316 'mul' 'mul_ln63_481' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4317 [1/1] (0.00ns)   --->   "%p_670 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_481, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4317 'partselect' 'p_670' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4318 [1/1] (2.38ns)   --->   "%mul_ln63_482 = mul i28 %sext_ln63_157, i28 3156" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4318 'mul' 'mul_ln63_482' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4319 [1/1] (0.00ns)   --->   "%p_671 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_482, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4319 'partselect' 'p_671' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4320 [1/1] (0.00ns)   --->   "%trunc_ln64_158 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_480, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4320 'partselect' 'trunc_ln64_158' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4321 [1/1] (0.00ns)   --->   "%trunc_ln64_161 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_482, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4321 'partselect' 'trunc_ln64_161' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1045 = add i15 %sext_ln63_887, i15 %sext_ln63_889" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4322 'add' 'add_ln64_1045' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4323 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1046 = add i15 %add_ln64_1045, i15 %sext_ln63_888" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4323 'add' 'add_ln64_1046' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4324 [1/1] (0.83ns)   --->   "%add_ln64_1047 = add i15 %sext_ln63_891, i15 %sext_ln63_890" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4324 'add' 'add_ln64_1047' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4325 [1/1] (0.83ns)   --->   "%add_ln64_1048 = add i15 %sext_ln63_892, i15 %sext_ln63_894" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4325 'add' 'add_ln64_1048' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4326 [1/1] (0.00ns)   --->   "%trunc_ln64_163 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_477, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4326 'partselect' 'trunc_ln64_163' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4327 [1/1] (0.85ns)   --->   "%add_ln64_1052 = add i16 %p_666, i16 %sext_ln63_895" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4327 'add' 'add_ln64_1052' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4328 [1/1] (0.84ns)   --->   "%add_ln64_1053 = add i15 %trunc_ln64_163, i15 %p_665" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4328 'add' 'add_ln64_1053' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4329 [1/1] (0.00ns)   --->   "%trunc_ln64_164 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_479, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4329 'partselect' 'trunc_ln64_164' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_24 : Operation 4330 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_8, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 4330 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 10.9>
ST_25 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln63_54 = sext i16 %a_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4331 'sext' 'sext_ln63_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln63_73 = sext i16 %a_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4332 'sext' 'sext_ln63_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4333 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i14 %sum_19" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4333 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4334 [1/1] (0.00ns)   --->   "%zext_ln55_9 = zext i15 %sext_ln55_1" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4334 'zext' 'zext_ln55_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln63_886 = sext i13 %p_656" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4335 'sext' 'sext_ln63_886' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4336 [1/1] (0.00ns)   --->   "%sext_ln63_893 = sext i11 %p_663" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4336 'sext' 'sext_ln63_893' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln63_896 = sext i15 %p_667" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4337 'sext' 'sext_ln63_896' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln63_897 = sext i15 %p_670" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4338 'sext' 'sext_ln63_897' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4339 [1/1] (2.38ns)   --->   "%mul_ln63_483 = mul i28 %sext_ln63_164, i28 5044" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4339 'mul' 'mul_ln63_483' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4340 [1/1] (0.00ns)   --->   "%p_672 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_483, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4340 'partselect' 'p_672' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4341 [1/1] (2.38ns)   --->   "%mul_ln63_484 = mul i28 %sext_ln63_179, i28 1630" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4341 'mul' 'mul_ln63_484' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4342 [1/1] (0.00ns)   --->   "%p_673 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_484, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4342 'partselect' 'p_673' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4343 [1/1] (2.38ns)   --->   "%mul_ln63_485 = mul i26 %sext_ln63_190, i26 317" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4343 'mul' 'mul_ln63_485' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4344 [1/1] (0.00ns)   --->   "%p_674 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_485, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4344 'partselect' 'p_674' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4345 [1/1] (0.00ns)   --->   "%sext_ln63_898 = sext i14 %p_674" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4345 'sext' 'sext_ln63_898' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4346 [1/1] (2.38ns)   --->   "%mul_ln63_486 = mul i27 %sext_ln63_202, i27 630" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4346 'mul' 'mul_ln63_486' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4347 [1/1] (0.00ns)   --->   "%p_675 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_486, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4347 'partselect' 'p_675' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln63_899 = sext i15 %p_675" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4348 'sext' 'sext_ln63_899' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4349 [1/1] (2.38ns)   --->   "%mul_ln63_487 = mul i25 %sext_ln63_210, i25 202" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4349 'mul' 'mul_ln63_487' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4350 [1/1] (0.00ns)   --->   "%p_676 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_487, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4350 'partselect' 'p_676' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln63_900 = sext i13 %p_676" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4351 'sext' 'sext_ln63_900' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4352 [1/1] (2.38ns)   --->   "%mul_ln63_488 = mul i28 %sext_ln63_219, i28 268434006" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4352 'mul' 'mul_ln63_488' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4353 [1/1] (0.00ns)   --->   "%p_677 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_488, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4353 'partselect' 'p_677' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4354 [1/1] (2.38ns)   --->   "%mul_ln63_489 = mul i28 %sext_ln63_227, i28 268432610" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4354 'mul' 'mul_ln63_489' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4355 [1/1] (0.00ns)   --->   "%p_678 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_489, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4355 'partselect' 'p_678' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4356 [1/1] (2.38ns)   --->   "%mul_ln63_490 = mul i27 %sext_ln63_237, i27 134217107" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4356 'mul' 'mul_ln63_490' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4357 [1/1] (0.00ns)   --->   "%p_679 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_490, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4357 'partselect' 'p_679' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln63_901 = sext i15 %p_679" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4358 'sext' 'sext_ln63_901' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4359 [1/1] (2.38ns)   --->   "%mul_ln63_491 = mul i28 %sext_ln63_251, i28 268432904" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4359 'mul' 'mul_ln63_491' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4360 [1/1] (0.00ns)   --->   "%p_680 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_491, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4360 'partselect' 'p_680' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4361 [1/1] (2.38ns)   --->   "%mul_ln63_492 = mul i28 %sext_ln63_261, i28 268430841" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4361 'mul' 'mul_ln63_492' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4362 [1/1] (0.00ns)   --->   "%p_681 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_492, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4362 'partselect' 'p_681' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4363 [1/1] (2.38ns)   --->   "%mul_ln63_493 = mul i28 %sext_ln63_268, i28 268434284" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4363 'mul' 'mul_ln63_493' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4364 [1/1] (0.00ns)   --->   "%p_682 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_493, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4364 'partselect' 'p_682' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4365 [1/1] (0.00ns)   --->   "%trunc_ln64_155 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_491, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4365 'partselect' 'trunc_ln64_155' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4366 [1/1] (0.85ns)   --->   "%add_ln64_1021 = add i16 %p_680, i16 %sext_ln63_901" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4366 'add' 'add_ln64_1021' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4367 [1/1] (0.00ns)   --->   "%trunc_ln64_156 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_492, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4367 'partselect' 'trunc_ln64_156' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4368 [1/1] (0.84ns)   --->   "%add_ln64_1022 = add i15 %trunc_ln64_155, i15 %p_679" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4368 'add' 'add_ln64_1022' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1023 = add i16 %add_ln64_1021, i16 %p_681" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4369 'add' 'add_ln64_1023' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4370 [1/1] (0.00ns)   --->   "%trunc_ln64_157 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_489, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4370 'partselect' 'trunc_ln64_157' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4371 [1/1] (0.00ns)   --->   "%sext_ln64_312 = sext i13 %p_676" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4371 'sext' 'sext_ln64_312' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1024 = add i16 %sext_ln63_900, i16 %p_678" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4372 'add' 'add_ln64_1024' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4373 [1/1] (0.00ns)   --->   "%trunc_ln64_159 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_488, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4373 'partselect' 'trunc_ln64_159' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4374 [1/1] (0.85ns)   --->   "%add_ln64_1025 = add i16 %p_677, i16 %p_669" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4374 'add' 'add_ln64_1025' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1026 = add i15 %sext_ln64_312, i15 %trunc_ln64_157" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4375 'add' 'add_ln64_1026' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4376 [1/1] (0.84ns)   --->   "%add_ln64_1027 = add i15 %trunc_ln64_159, i15 %trunc_ln64_158" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4376 'add' 'add_ln64_1027' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4377 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1028 = add i16 %add_ln64_1025, i16 %add_ln64_1024" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4377 'add' 'add_ln64_1028' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1029 = add i15 %add_ln64_1022, i15 %trunc_ln64_156" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4378 'add' 'add_ln64_1029' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4379 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1030 = add i15 %add_ln64_1027, i15 %add_ln64_1026" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4379 'add' 'add_ln64_1030' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4380 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1031 = add i16 %add_ln64_1028, i16 %add_ln64_1023" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4380 'add' 'add_ln64_1031' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4381 [1/1] (0.00ns)   --->   "%trunc_ln64_160 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_484, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4381 'partselect' 'trunc_ln64_160' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4382 [1/1] (0.85ns)   --->   "%add_ln64_1032 = add i16 %sext_ln63_897, i16 %p_673" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4382 'add' 'add_ln64_1032' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4383 [1/1] (0.84ns)   --->   "%add_ln64_1033 = add i15 %p_670, i15 %trunc_ln64_160" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4383 'add' 'add_ln64_1033' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1034 = add i16 %add_ln64_1032, i16 %p_671" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4384 'add' 'add_ln64_1034' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4385 [1/1] (0.00ns)   --->   "%trunc_ln64_162 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_483, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4385 'partselect' 'trunc_ln64_162' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1035 = add i16 %p_672, i16 %sext_ln63_899" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4386 'add' 'add_ln64_1035' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4387 [1/1] (0.83ns)   --->   "%add_ln64_1036 = add i15 %sext_ln63_898, i15 %sext_ln63_886" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4387 'add' 'add_ln64_1036' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4388 [1/1] (0.00ns)   --->   "%sext_ln64_313 = sext i15 %add_ln64_1036" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4388 'sext' 'sext_ln64_313' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1037 = add i15 %trunc_ln64_162, i15 %p_675" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4389 'add' 'add_ln64_1037' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4390 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1038 = add i16 %sext_ln64_313, i16 %add_ln64_1035" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4390 'add' 'add_ln64_1038' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1039 = add i15 %add_ln64_1033, i15 %trunc_ln64_161" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4391 'add' 'add_ln64_1039' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4392 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1040 = add i15 %add_ln64_1036, i15 %add_ln64_1037" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4392 'add' 'add_ln64_1040' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4393 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1041 = add i16 %add_ln64_1038, i16 %add_ln64_1034" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4393 'add' 'add_ln64_1041' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4394 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1042 = add i15 %add_ln64_1030, i15 %add_ln64_1029" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4394 'add' 'add_ln64_1042' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4395 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1043 = add i15 %add_ln64_1040, i15 %add_ln64_1039" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4395 'add' 'add_ln64_1043' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1044 = add i16 %add_ln64_1041, i16 %add_ln64_1031" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4396 'add' 'add_ln64_1044' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln64_314 = sext i15 %add_ln64_1046" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4397 'sext' 'sext_ln64_314' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln64_315 = sext i15 %add_ln64_1047" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4398 'sext' 'sext_ln64_315' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln64_316 = sext i15 %add_ln64_1048" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4399 'sext' 'sext_ln64_316' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4400 [1/1] (0.84ns)   --->   "%add_ln64_1049 = add i16 %sext_ln64_316, i16 %sext_ln64_315" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4400 'add' 'add_ln64_1049' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4401 [1/1] (0.84ns)   --->   "%add_ln64_1050 = add i15 %add_ln64_1048, i15 %add_ln64_1047" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4401 'add' 'add_ln64_1050' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1051 = add i16 %add_ln64_1049, i16 %sext_ln64_314" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4402 'add' 'add_ln64_1051' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4403 [1/1] (0.00ns)   --->   "%sext_ln64_317 = sext i11 %p_663" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4403 'sext' 'sext_ln64_317' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1054 = add i16 %add_ln64_1052, i16 %sext_ln63_893" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4404 'add' 'add_ln64_1054' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1055 = add i16 %p_668, i16 %sext_ln63_896" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4405 'add' 'add_ln64_1055' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4406 [1/1] (0.00ns)   --->   "%trunc_ln64_165 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_493, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4406 'partselect' 'trunc_ln64_165' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4407 [1/1] (0.85ns)   --->   "%add_ln64_1056 = add i16 %p_682, i16 1784" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4407 'add' 'add_ln64_1056' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1057 = add i15 %trunc_ln64_164, i15 %p_667" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4408 'add' 'add_ln64_1057' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4409 [1/1] (0.84ns)   --->   "%add_ln64_1058 = add i15 %trunc_ln64_165, i15 1784" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4409 'add' 'add_ln64_1058' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4410 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1059 = add i16 %add_ln64_1056, i16 %add_ln64_1055" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4410 'add' 'add_ln64_1059' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1060 = add i15 %add_ln64_1053, i15 %sext_ln64_317" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4411 'add' 'add_ln64_1060' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4412 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1061 = add i15 %add_ln64_1058, i15 %add_ln64_1057" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4412 'add' 'add_ln64_1061' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4413 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1062 = add i16 %add_ln64_1059, i16 %add_ln64_1054" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4413 'add' 'add_ln64_1062' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1063 = add i15 %add_ln64_1050, i15 %add_ln64_1046" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4414 'add' 'add_ln64_1063' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4415 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1064 = add i15 %add_ln64_1061, i15 %add_ln64_1060" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4415 'add' 'add_ln64_1064' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4416 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1065 = add i16 %add_ln64_1062, i16 %add_ln64_1051" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4416 'add' 'add_ln64_1065' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1066 = add i15 %add_ln64_1043, i15 %add_ln64_1042" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4417 'add' 'add_ln64_1066' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4418 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1067 = add i15 %add_ln64_1064, i15 %add_ln64_1063" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4418 'add' 'add_ln64_1067' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4419 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_50 = add i16 %add_ln64_1065, i16 %add_ln64_1044" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4419 'add' 'sum_50' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4420 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_19 = add i15 %add_ln64_1067, i15 %add_ln64_1066" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4420 'add' 'add_ln55_19' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_50, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4421 'bitselect' 'tmp_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4422 [1/1] (0.85ns)   --->   "%icmp_ln76_18 = icmp_sgt  i16 %sum_50, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4422 'icmp' 'icmp_ln76_18' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_50, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4423 'bitselect' 'tmp_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4424 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%select_ln74_50 = select i1 %tmp_61, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4424 'select' 'select_ln74_50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%or_ln74_18 = or i1 %tmp_60, i1 %icmp_ln76_18" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4425 'or' 'or_ln74_18' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4426 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_51 = select i1 %or_ln74_18, i15 %select_ln74_50, i15 %add_ln55_19" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4426 'select' 'sum_51' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4427 [1/1] (2.38ns)   --->   "%mul_ln63_494 = mul i21 %sext_ln63_3, i21 2097139" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4427 'mul' 'mul_ln63_494' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4428 [1/1] (0.00ns)   --->   "%p_683 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln63_494, i32 12, i32 20" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4428 'partselect' 'p_683' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4429 [1/1] (2.38ns)   --->   "%mul_ln63_495 = mul i25 %sext_ln63_15, i25 193" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4429 'mul' 'mul_ln63_495' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4430 [1/1] (0.00ns)   --->   "%p_684 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_495, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4430 'partselect' 'p_684' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4431 [1/1] (0.00ns)   --->   "%sext_ln63_903 = sext i13 %p_684" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4431 'sext' 'sext_ln63_903' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4432 [1/1] (2.38ns)   --->   "%mul_ln63_496 = mul i24 %sext_ln63_29, i24 83" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4432 'mul' 'mul_ln63_496' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4433 [1/1] (0.00ns)   --->   "%p_685 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_496, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4433 'partselect' 'p_685' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4434 [1/1] (0.00ns)   --->   "%sext_ln63_904 = sext i12 %p_685" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4434 'sext' 'sext_ln63_904' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4435 [1/1] (2.38ns)   --->   "%mul_ln63_497 = mul i26 %sext_ln63_33, i26 324" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4435 'mul' 'mul_ln63_497' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4436 [1/1] (0.00ns)   --->   "%p_686 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_497, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4436 'partselect' 'p_686' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln63_905 = sext i14 %p_686" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4437 'sext' 'sext_ln63_905' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4438 [1/1] (2.38ns)   --->   "%mul_ln63_498 = mul i25 %sext_ln63_46, i25 179" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4438 'mul' 'mul_ln63_498' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4439 [1/1] (0.00ns)   --->   "%p_687 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_498, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4439 'partselect' 'p_687' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4440 [1/1] (0.00ns)   --->   "%sext_ln63_906 = sext i13 %p_687" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4440 'sext' 'sext_ln63_906' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4441 [1/1] (2.38ns)   --->   "%mul_ln63_499 = mul i26 %sext_ln63_54, i26 355" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4441 'mul' 'mul_ln63_499' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4442 [1/1] (0.00ns)   --->   "%p_688 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_499, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4442 'partselect' 'p_688' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln63_907 = sext i14 %p_688" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4443 'sext' 'sext_ln63_907' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4444 [1/1] (2.38ns)   --->   "%mul_ln63_500 = mul i25 %sext_ln63_70, i25 33554222" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4444 'mul' 'mul_ln63_500' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4445 [1/1] (0.00ns)   --->   "%p_689 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_500, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4445 'partselect' 'p_689' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln63_908 = sext i13 %p_689" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4446 'sext' 'sext_ln63_908' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4447 [1/1] (2.38ns)   --->   "%mul_ln63_501 = mul i25 %sext_ln63_73, i25 33554280" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4447 'mul' 'mul_ln63_501' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4448 [1/1] (0.00ns)   --->   "%p_690 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_501, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4448 'partselect' 'p_690' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln63_909 = sext i13 %p_690" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4449 'sext' 'sext_ln63_909' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4450 [1/1] (2.38ns)   --->   "%mul_ln63_502 = mul i25 %sext_ln63_88, i25 190" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4450 'mul' 'mul_ln63_502' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4451 [1/1] (0.00ns)   --->   "%p_691 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_502, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4451 'partselect' 'p_691' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4452 [1/1] (0.00ns)   --->   "%sext_ln63_910 = sext i13 %p_691" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4452 'sext' 'sext_ln63_910' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4453 [1/1] (2.38ns)   --->   "%mul_ln63_503 = mul i24 %sext_ln63_103, i24 16777101" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4453 'mul' 'mul_ln63_503' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4454 [1/1] (0.00ns)   --->   "%p_692 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_503, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4454 'partselect' 'p_692' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln63_911 = sext i12 %p_692" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4455 'sext' 'sext_ln63_911' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4456 [1/1] (0.00ns)   --->   "%sext_ln63_913 = sext i9 %p_693" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4456 'sext' 'sext_ln63_913' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1090 = add i15 %sext_ln63_903, i15 %sext_ln63_905" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4457 'add' 'add_ln64_1090' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4458 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1091 = add i15 %add_ln64_1090, i15 %sext_ln63_904" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4458 'add' 'add_ln64_1091' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4459 [1/1] (0.83ns)   --->   "%add_ln64_1092 = add i15 %sext_ln63_907, i15 %sext_ln63_906" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4459 'add' 'add_ln64_1092' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4460 [1/1] (0.82ns)   --->   "%add_ln64_1093 = add i14 %sext_ln63_908, i14 %sext_ln63_910" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4460 'add' 'add_ln64_1093' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4461 [1/1] (0.80ns)   --->   "%add_ln64_1097 = add i13 %sext_ln63_913, i13 %sext_ln63_911" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4461 'add' 'add_ln64_1097' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4462 [1/1] (0.00ns)   --->   "%sext_ln64_330 = sext i13 %add_ln64_1097" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4462 'sext' 'sext_ln64_330' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4463 [1/1] (0.82ns)   --->   "%add_ln64_1098 = add i14 %sext_ln64_330, i14 %sext_ln63_909" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4463 'add' 'add_ln64_1098' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln63_984 = sext i10 %p_822" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4464 'sext' 'sext_ln63_984' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4465 [1/1] (0.00ns)   --->   "%shl_ln63_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_7, i8 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4465 'bitconcatenate' 'shl_ln63_117' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4466 [1/1] (0.00ns)   --->   "%sext_ln63_986 = sext i24 %shl_ln63_117" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4466 'sext' 'sext_ln63_986' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4467 [1/1] (0.00ns)   --->   "%shl_ln63_118 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_7, i4 0" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4467 'bitconcatenate' 'shl_ln63_118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln63_987 = sext i20 %shl_ln63_118" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4468 'sext' 'sext_ln63_987' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4469 [1/1] (0.93ns)   --->   "%sub_ln63_140 = sub i25 %sext_ln63_987, i25 %sext_ln63_986" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4469 'sub' 'sub_ln63_140' <Predicate = (!icmp_ln48)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4470 [1/1] (0.00ns)   --->   "%p_824 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %sub_ln63_140, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4470 'partselect' 'p_824' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4471 [1/1] (0.00ns)   --->   "%sext_ln63_988 = sext i13 %p_824" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4471 'sext' 'sext_ln63_988' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_25 : Operation 4472 [1/1] (0.82ns)   --->   "%add_ln64_1328 = add i14 %sext_ln63_984, i14 %sext_ln63_988" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4472 'add' 'add_ln64_1328' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4473 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_9, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 4473 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 10.9>
ST_26 : Operation 4474 [1/1] (0.00ns)   --->   "%zext_ln55_10 = zext i15 %sum_21" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4474 'zext' 'zext_ln55_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln63_902 = sext i9 %p_683" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4475 'sext' 'sext_ln63_902' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4476 [1/1] (2.38ns)   --->   "%mul_ln63_504 = mul i22 %sext_ln63_126, i22 4194282" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4476 'mul' 'mul_ln63_504' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4477 [1/1] (0.00ns)   --->   "%p_694 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_504, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4477 'partselect' 'p_694' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4478 [1/1] (0.00ns)   --->   "%sext_ln63_914 = sext i10 %p_694" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4478 'sext' 'sext_ln63_914' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4479 [1/1] (2.38ns)   --->   "%mul_ln63_505 = mul i25 %sext_ln63_133, i25 33554301" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4479 'mul' 'mul_ln63_505' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4480 [1/1] (0.00ns)   --->   "%p_695 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_505, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4480 'partselect' 'p_695' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4481 [1/1] (0.00ns)   --->   "%sext_ln63_915 = sext i13 %p_695" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4481 'sext' 'sext_ln63_915' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4482 [1/1] (2.38ns)   --->   "%mul_ln63_506 = mul i27 %sext_ln63_141, i27 134217027" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4482 'mul' 'mul_ln63_506' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4483 [1/1] (0.00ns)   --->   "%p_696 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_506, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4483 'partselect' 'p_696' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4484 [1/1] (0.00ns)   --->   "%sext_ln63_916 = sext i15 %p_696" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4484 'sext' 'sext_ln63_916' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4485 [1/1] (0.00ns)   --->   "%sext_ln63_918 = sext i10 %p_697" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4485 'sext' 'sext_ln63_918' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4486 [1/1] (2.38ns)   --->   "%mul_ln63_507 = mul i26 %sext_ln63_162, i26 67108546" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4486 'mul' 'mul_ln63_507' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4487 [1/1] (0.00ns)   --->   "%p_698 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_507, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4487 'partselect' 'p_698' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln63_919 = sext i14 %p_698" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4488 'sext' 'sext_ln63_919' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4489 [1/1] (2.38ns)   --->   "%mul_ln63_508 = mul i27 %sext_ln63_170, i27 134216962" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4489 'mul' 'mul_ln63_508' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4490 [1/1] (0.00ns)   --->   "%p_699 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_508, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4490 'partselect' 'p_699' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln63_920 = sext i15 %p_699" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4491 'sext' 'sext_ln63_920' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4492 [1/1] (2.38ns)   --->   "%mul_ln63_509 = mul i25 %sext_ln63_180, i25 33554262" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4492 'mul' 'mul_ln63_509' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4493 [1/1] (0.00ns)   --->   "%p_700 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_509, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4493 'partselect' 'p_700' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln63_921 = sext i13 %p_700" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4494 'sext' 'sext_ln63_921' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4495 [1/1] (2.38ns)   --->   "%mul_ln63_510 = mul i25 %sext_ln63_187, i25 33554207" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4495 'mul' 'mul_ln63_510' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4496 [1/1] (0.00ns)   --->   "%p_701 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_510, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4496 'partselect' 'p_701' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln63_922 = sext i13 %p_701" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4497 'sext' 'sext_ln63_922' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4498 [1/1] (2.38ns)   --->   "%mul_ln63_511 = mul i23 %sext_ln63_200, i23 53" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4498 'mul' 'mul_ln63_511' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4499 [1/1] (0.00ns)   --->   "%p_702 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_511, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4499 'partselect' 'p_702' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln63_923 = sext i11 %p_702" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4500 'sext' 'sext_ln63_923' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4501 [1/1] (2.38ns)   --->   "%mul_ln63_512 = mul i25 %sext_ln63_210, i25 33554215" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4501 'mul' 'mul_ln63_512' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4502 [1/1] (0.00ns)   --->   "%p_703 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_512, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4502 'partselect' 'p_703' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln63_924 = sext i13 %p_703" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4503 'sext' 'sext_ln63_924' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4504 [1/1] (2.38ns)   --->   "%mul_ln63_513 = mul i26 %sext_ln63_223, i26 67108564" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4504 'mul' 'mul_ln63_513' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4505 [1/1] (0.00ns)   --->   "%p_704 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_513, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4505 'partselect' 'p_704' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4506 [1/1] (0.00ns)   --->   "%sext_ln63_925 = sext i14 %p_704" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4506 'sext' 'sext_ln63_925' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4507 [1/1] (2.38ns)   --->   "%mul_ln63_514 = mul i27 %sext_ln63_231, i27 134216955" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4507 'mul' 'mul_ln63_514' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4508 [1/1] (0.00ns)   --->   "%p_705 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_514, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4508 'partselect' 'p_705' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln63_926 = sext i15 %p_705" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4509 'sext' 'sext_ln63_926' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4510 [1/1] (2.38ns)   --->   "%mul_ln63_515 = mul i28 %sext_ln63_261, i28 268434167" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4510 'mul' 'mul_ln63_515' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4511 [1/1] (0.00ns)   --->   "%p_708 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_515, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4511 'partselect' 'p_708' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4512 [1/1] (2.38ns)   --->   "%mul_ln63_516 = mul i27 %sext_ln63_269, i27 134216838" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4512 'mul' 'mul_ln63_516' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4513 [1/1] (0.00ns)   --->   "%p_709 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_516, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4513 'partselect' 'p_709' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln63_931 = sext i15 %p_709" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4514 'sext' 'sext_ln63_931' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln64_318 = sext i15 %add_ln64_1069" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4515 'sext' 'sext_ln64_318' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4516 [1/1] (0.00ns)   --->   "%trunc_ln64_166 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_515, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4516 'partselect' 'trunc_ln64_166' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1070 = add i16 %sext_ln64_318, i16 %p_708" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4517 'add' 'add_ln64_1070' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4518 [1/1] (0.00ns)   --->   "%sext_ln64_319 = sext i13 %p_703" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4518 'sext' 'sext_ln64_319' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1071 = add i16 %sext_ln63_924, i16 %sext_ln63_926" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4519 'add' 'add_ln64_1071' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln64_320 = sext i14 %p_704" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4520 'sext' 'sext_ln64_320' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4521 [1/1] (0.84ns)   --->   "%add_ln64_1072 = add i16 %sext_ln63_925, i16 %sext_ln63_916" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4521 'add' 'add_ln64_1072' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1073 = add i15 %sext_ln64_319, i15 %p_705" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4522 'add' 'add_ln64_1073' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4523 [1/1] (0.84ns)   --->   "%add_ln64_1074 = add i15 %sext_ln64_320, i15 %p_696" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4523 'add' 'add_ln64_1074' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4524 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1075 = add i16 %add_ln64_1072, i16 %add_ln64_1071" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4524 'add' 'add_ln64_1075' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1076 = add i15 %add_ln64_1069, i15 %trunc_ln64_166" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4525 'add' 'add_ln64_1076' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4526 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1077 = add i15 %add_ln64_1074, i15 %add_ln64_1073" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4526 'add' 'add_ln64_1077' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4527 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1078 = add i16 %add_ln64_1075, i16 %add_ln64_1070" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4527 'add' 'add_ln64_1078' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4528 [1/1] (0.82ns)   --->   "%add_ln64_1079 = add i14 %sext_ln63_918, i14 %sext_ln63_921" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4528 'add' 'add_ln64_1079' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln64_321 = sext i14 %add_ln64_1079" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4529 'sext' 'sext_ln64_321' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4530 [1/1] (0.83ns)   --->   "%add_ln64_1080 = add i15 %sext_ln64_321, i15 %sext_ln63_919" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4530 'add' 'add_ln64_1080' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln64_322 = sext i15 %add_ln64_1080" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4531 'sext' 'sext_ln64_322' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln64_323 = sext i11 %p_702" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4532 'sext' 'sext_ln64_323' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4533 [1/1] (0.84ns)   --->   "%add_ln64_1081 = add i16 %sext_ln63_920, i16 %sext_ln63_923" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4533 'add' 'add_ln64_1081' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4534 [1/1] (0.82ns)   --->   "%add_ln64_1082 = add i14 %sext_ln63_922, i14 %sext_ln63_902" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4534 'add' 'add_ln64_1082' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln64_324 = sext i14 %add_ln64_1082" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4535 'sext' 'sext_ln64_324' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4536 [1/1] (0.84ns)   --->   "%add_ln64_1083 = add i15 %p_699, i15 %sext_ln64_323" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4536 'add' 'add_ln64_1083' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln64_325 = sext i14 %add_ln64_1082" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4537 'sext' 'sext_ln64_325' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1084 = add i16 %sext_ln64_324, i16 %add_ln64_1081" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4538 'add' 'add_ln64_1084' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1085 = add i15 %sext_ln64_325, i15 %add_ln64_1083" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4539 'add' 'add_ln64_1085' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4540 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1086 = add i16 %add_ln64_1084, i16 %sext_ln64_322" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4540 'add' 'add_ln64_1086' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4541 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1087 = add i15 %add_ln64_1077, i15 %add_ln64_1076" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4541 'add' 'add_ln64_1087' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4542 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1088 = add i15 %add_ln64_1085, i15 %add_ln64_1080" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4542 'add' 'add_ln64_1088' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1089 = add i16 %add_ln64_1086, i16 %add_ln64_1078" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4543 'add' 'add_ln64_1089' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln64_326 = sext i15 %add_ln64_1091" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4544 'sext' 'sext_ln64_326' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln64_327 = sext i15 %add_ln64_1092" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4545 'sext' 'sext_ln64_327' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4546 [1/1] (0.00ns)   --->   "%sext_ln64_328 = sext i14 %add_ln64_1093" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4546 'sext' 'sext_ln64_328' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln64_329 = sext i14 %add_ln64_1093" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4547 'sext' 'sext_ln64_329' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4548 [1/1] (0.84ns)   --->   "%add_ln64_1094 = add i16 %sext_ln64_328, i16 %sext_ln64_327" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4548 'add' 'add_ln64_1094' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4549 [1/1] (0.84ns)   --->   "%add_ln64_1095 = add i15 %sext_ln64_329, i15 %add_ln64_1092" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4549 'add' 'add_ln64_1095' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1096 = add i16 %add_ln64_1094, i16 %sext_ln64_326" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4550 'add' 'add_ln64_1096' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4551 [1/1] (0.00ns)   --->   "%sext_ln64_331 = sext i14 %add_ln64_1098" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4551 'sext' 'sext_ln64_331' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4552 [1/1] (0.82ns)   --->   "%add_ln64_1099 = add i14 %sext_ln63_915, i14 %sext_ln63_914" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4552 'add' 'add_ln64_1099' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4553 [1/1] (0.00ns)   --->   "%sext_ln64_332 = sext i14 %add_ln64_1099" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4553 'sext' 'sext_ln64_332' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4554 [1/1] (0.84ns)   --->   "%add_ln64_1100 = add i16 %sext_ln63_931, i16 1018" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4554 'add' 'add_ln64_1100' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4555 [1/1] (0.00ns)   --->   "%sext_ln64_333 = sext i14 %add_ln64_1099" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4555 'sext' 'sext_ln64_333' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4556 [1/1] (0.84ns)   --->   "%add_ln64_1101 = add i15 %p_709, i15 1018" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4556 'add' 'add_ln64_1101' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1102 = add i16 %add_ln64_1100, i16 %sext_ln64_332" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4557 'add' 'add_ln64_1102' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln64_334 = sext i14 %add_ln64_1098" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4558 'sext' 'sext_ln64_334' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1103 = add i15 %add_ln64_1101, i15 %sext_ln64_333" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4559 'add' 'add_ln64_1103' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4560 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1104 = add i16 %add_ln64_1102, i16 %sext_ln64_331" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4560 'add' 'add_ln64_1104' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1105 = add i15 %add_ln64_1095, i15 %add_ln64_1091" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4561 'add' 'add_ln64_1105' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4562 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1106 = add i15 %add_ln64_1103, i15 %sext_ln64_334" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4562 'add' 'add_ln64_1106' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4563 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1107 = add i16 %add_ln64_1104, i16 %add_ln64_1096" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4563 'add' 'add_ln64_1107' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1108 = add i15 %add_ln64_1088, i15 %add_ln64_1087" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4564 'add' 'add_ln64_1108' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4565 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1109 = add i15 %add_ln64_1106, i15 %add_ln64_1105" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4565 'add' 'add_ln64_1109' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4566 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_52 = add i16 %add_ln64_1107, i16 %add_ln64_1089" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4566 'add' 'sum_52' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4567 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_20 = add i15 %add_ln64_1109, i15 %add_ln64_1108" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4567 'add' 'add_ln55_20' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_52, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4568 'bitselect' 'tmp_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4569 [1/1] (0.85ns)   --->   "%icmp_ln76_19 = icmp_sgt  i16 %sum_52, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4569 'icmp' 'icmp_ln76_19' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_52, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4570 'bitselect' 'tmp_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%select_ln74_52 = select i1 %tmp_63, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4571 'select' 'select_ln74_52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%or_ln74_19 = or i1 %tmp_62, i1 %icmp_ln76_19" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4572 'or' 'or_ln74_19' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4573 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_53 = select i1 %or_ln74_19, i15 %select_ln74_52, i15 %add_ln55_20" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4573 'select' 'sum_53' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4574 [1/1] (2.38ns)   --->   "%mul_ln63_517 = mul i28 %sext_ln63_4, i28 2023" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4574 'mul' 'mul_ln63_517' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4575 [1/1] (0.00ns)   --->   "%p_710 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_517, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4575 'partselect' 'p_710' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4576 [1/1] (2.38ns)   --->   "%mul_ln63_518 = mul i28 %sext_ln63_13, i28 1615" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4576 'mul' 'mul_ln63_518' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4577 [1/1] (0.00ns)   --->   "%p_711 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_518, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4577 'partselect' 'p_711' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4578 [1/1] (0.00ns)   --->   "%sext_ln63_934 = sext i15 %p_712" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4578 'sext' 'sext_ln63_934' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4579 [1/1] (2.38ns)   --->   "%mul_ln63_519 = mul i27 %sext_ln63_39, i27 858" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4579 'mul' 'mul_ln63_519' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4580 [1/1] (0.00ns)   --->   "%p_713 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_519, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4580 'partselect' 'p_713' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4581 [1/1] (0.00ns)   --->   "%sext_ln63_935 = sext i15 %p_713" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4581 'sext' 'sext_ln63_935' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4582 [1/1] (2.38ns)   --->   "%mul_ln63_520 = mul i28 %sext_ln63_43, i28 268434011" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4582 'mul' 'mul_ln63_520' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4583 [1/1] (0.00ns)   --->   "%p_714 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_520, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4583 'partselect' 'p_714' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4584 [1/1] (2.38ns)   --->   "%mul_ln63_521 = mul i28 %sext_ln63_55, i28 1255" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4584 'mul' 'mul_ln63_521' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4585 [1/1] (0.00ns)   --->   "%p_715 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_521, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4585 'partselect' 'p_715' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4586 [1/1] (2.38ns)   --->   "%mul_ln63_522 = mul i25 %sext_ln63_70, i25 33554202" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4586 'mul' 'mul_ln63_522' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4587 [1/1] (0.00ns)   --->   "%p_716 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_522, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4587 'partselect' 'p_716' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4588 [1/1] (0.00ns)   --->   "%sext_ln63_936 = sext i13 %p_716" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4588 'sext' 'sext_ln63_936' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4589 [1/1] (2.38ns)   --->   "%mul_ln63_523 = mul i28 %sext_ln63_75, i28 268433848" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4589 'mul' 'mul_ln63_523' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4590 [1/1] (0.00ns)   --->   "%p_717 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_523, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4590 'partselect' 'p_717' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4591 [1/1] (2.38ns)   --->   "%mul_ln63_524 = mul i27 %sext_ln63_87, i27 523" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4591 'mul' 'mul_ln63_524' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4592 [1/1] (0.00ns)   --->   "%p_718 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_524, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4592 'partselect' 'p_718' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln63_937 = sext i15 %p_718" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4593 'sext' 'sext_ln63_937' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4594 [1/1] (0.00ns)   --->   "%trunc_ln64_177 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_517, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4594 'partselect' 'trunc_ln64_177' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4595 [1/1] (0.00ns)   --->   "%trunc_ln64_179 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_518, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4595 'partselect' 'trunc_ln64_179' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1136 = add i16 %p_711, i16 %sext_ln63_935" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4596 'add' 'add_ln64_1136' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1137 = add i15 %trunc_ln64_179, i15 %p_713" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4597 'add' 'add_ln64_1137' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4598 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1138 = add i16 %add_ln64_1136, i16 %sext_ln63_934" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4598 'add' 'add_ln64_1138' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4599 [1/1] (0.00ns)   --->   "%trunc_ln64_180 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_520, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4599 'partselect' 'trunc_ln64_180' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4600 [1/1] (0.00ns)   --->   "%trunc_ln64_181 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_521, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4600 'partselect' 'trunc_ln64_181' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1139 = add i16 %p_715, i16 %p_714" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4601 'add' 'add_ln64_1139' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln64_336 = sext i13 %p_716" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4602 'sext' 'sext_ln64_336' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4603 [1/1] (0.84ns)   --->   "%add_ln64_1140 = add i16 %sext_ln63_936, i16 %sext_ln63_937" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4603 'add' 'add_ln64_1140' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1141 = add i15 %trunc_ln64_181, i15 %trunc_ln64_180" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4604 'add' 'add_ln64_1141' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4605 [1/1] (0.84ns)   --->   "%add_ln64_1142 = add i15 %sext_ln64_336, i15 %p_718" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4605 'add' 'add_ln64_1142' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4606 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1143 = add i16 %add_ln64_1140, i16 %add_ln64_1139" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4606 'add' 'add_ln64_1143' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4607 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1144 = add i15 %add_ln64_1137, i15 %p_712" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4607 'add' 'add_ln64_1144' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4608 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1145 = add i15 %add_ln64_1142, i15 %add_ln64_1141" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4608 'add' 'add_ln64_1145' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4609 [1/1] (0.00ns)   --->   "%trunc_ln64_184 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_523, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4609 'partselect' 'trunc_ln64_184' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_26 : Operation 4610 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_10, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 4610 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 10.9>
ST_27 : Operation 4611 [1/1] (0.00ns)   --->   "%zext_ln55_11 = zext i15 %sum_23" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4611 'zext' 'zext_ln55_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4612 [1/1] (2.38ns)   --->   "%mul_ln63_525 = mul i28 %sext_ln63_99, i28 268433832" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4612 'mul' 'mul_ln63_525' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4613 [1/1] (0.00ns)   --->   "%p_719 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_525, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4613 'partselect' 'p_719' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4614 [1/1] (2.38ns)   --->   "%mul_ln63_526 = mul i28 %sext_ln63_107, i28 268429502" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4614 'mul' 'mul_ln63_526' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4615 [1/1] (0.00ns)   --->   "%p_720 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_526, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4615 'partselect' 'p_720' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4616 [1/1] (2.38ns)   --->   "%mul_ln63_527 = mul i28 %sext_ln63_119, i28 268434312" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4616 'mul' 'mul_ln63_527' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4617 [1/1] (0.00ns)   --->   "%p_721 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_527, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4617 'partselect' 'p_721' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4618 [1/1] (2.38ns)   --->   "%mul_ln63_528 = mul i28 %sext_ln63_134, i28 268434355" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4618 'mul' 'mul_ln63_528' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4619 [1/1] (0.00ns)   --->   "%p_722 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_528, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4619 'partselect' 'p_722' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4620 [1/1] (2.38ns)   --->   "%mul_ln63_529 = mul i28 %sext_ln63_137, i28 268428596" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4620 'mul' 'mul_ln63_529' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4621 [1/1] (0.00ns)   --->   "%p_723 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_529, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4621 'partselect' 'p_723' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4622 [1/1] (2.38ns)   --->   "%mul_ln63_530 = mul i26 %sext_ln63_150, i26 375" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4622 'mul' 'mul_ln63_530' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4623 [1/1] (0.00ns)   --->   "%p_724 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_530, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4623 'partselect' 'p_724' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln63_938 = sext i14 %p_724" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4624 'sext' 'sext_ln63_938' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4625 [1/1] (2.38ns)   --->   "%mul_ln63_531 = mul i28 %sext_ln63_157, i28 1495" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4625 'mul' 'mul_ln63_531' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4626 [1/1] (0.00ns)   --->   "%p_725 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_531, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4626 'partselect' 'p_725' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4627 [1/1] (2.38ns)   --->   "%mul_ln63_532 = mul i28 %sext_ln63_164, i28 268432985" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4627 'mul' 'mul_ln63_532' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4628 [1/1] (0.00ns)   --->   "%p_726 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_532, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4628 'partselect' 'p_726' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4629 [1/1] (2.38ns)   --->   "%mul_ln63_533 = mul i28 %sext_ln63_179, i28 1343" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4629 'mul' 'mul_ln63_533' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4630 [1/1] (0.00ns)   --->   "%p_727 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_533, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4630 'partselect' 'p_727' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4631 [1/1] (2.38ns)   --->   "%mul_ln63_534 = mul i28 %sext_ln63_186, i28 2106" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4631 'mul' 'mul_ln63_534' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4632 [1/1] (0.00ns)   --->   "%p_728 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_534, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4632 'partselect' 'p_728' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4633 [1/1] (2.38ns)   --->   "%mul_ln63_535 = mul i28 %sext_ln63_196, i28 2105" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4633 'mul' 'mul_ln63_535' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4634 [1/1] (0.00ns)   --->   "%p_729 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_535, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4634 'partselect' 'p_729' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4635 [1/1] (2.38ns)   --->   "%mul_ln63_536 = mul i28 %sext_ln63_205, i28 1755" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4635 'mul' 'mul_ln63_536' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4636 [1/1] (0.00ns)   --->   "%p_730 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_536, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4636 'partselect' 'p_730' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4637 [1/1] (2.38ns)   --->   "%mul_ln63_537 = mul i28 %sext_ln63_219, i28 1878" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4637 'mul' 'mul_ln63_537' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4638 [1/1] (0.00ns)   --->   "%p_731 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_537, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4638 'partselect' 'p_731' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4639 [1/1] (2.38ns)   --->   "%mul_ln63_538 = mul i28 %sext_ln63_227, i28 1083" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4639 'mul' 'mul_ln63_538' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4640 [1/1] (0.00ns)   --->   "%p_732 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_538, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4640 'partselect' 'p_732' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4641 [1/1] (2.38ns)   --->   "%mul_ln63_539 = mul i28 %sext_ln63_242, i28 2118" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4641 'mul' 'mul_ln63_539' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4642 [1/1] (0.00ns)   --->   "%p_733 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_539, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4642 'partselect' 'p_733' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4643 [1/1] (2.38ns)   --->   "%mul_ln63_540 = mul i27 %sext_ln63_248, i27 807" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4643 'mul' 'mul_ln63_540' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4644 [1/1] (0.00ns)   --->   "%p_734 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_540, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4644 'partselect' 'p_734' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4645 [1/1] (0.00ns)   --->   "%sext_ln63_939 = sext i15 %p_734" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4645 'sext' 'sext_ln63_939' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4646 [1/1] (2.38ns)   --->   "%mul_ln63_541 = mul i28 %sext_ln63_261, i28 268434357" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4646 'mul' 'mul_ln63_541' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4647 [1/1] (0.00ns)   --->   "%p_735 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_541, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4647 'partselect' 'p_735' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4648 [1/1] (2.38ns)   --->   "%mul_ln63_542 = mul i23 %sext_ln63_271, i23 41" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4648 'mul' 'mul_ln63_542' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4649 [1/1] (0.00ns)   --->   "%p_736 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_542, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4649 'partselect' 'p_736' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln63_940 = sext i11 %p_736" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4650 'sext' 'sext_ln63_940' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4651 [1/1] (0.00ns)   --->   "%trunc_ln64_167 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_539, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4651 'partselect' 'trunc_ln64_167' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4652 [1/1] (0.85ns)   --->   "%add_ln64_1111 = add i16 %sext_ln63_939, i16 %p_733" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4652 'add' 'add_ln64_1111' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4653 [1/1] (0.00ns)   --->   "%trunc_ln64_168 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_541, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4653 'partselect' 'trunc_ln64_168' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4654 [1/1] (0.84ns)   --->   "%add_ln64_1112 = add i15 %p_734, i15 %trunc_ln64_167" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4654 'add' 'add_ln64_1112' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1113 = add i16 %add_ln64_1111, i16 %p_735" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4655 'add' 'add_ln64_1113' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4656 [1/1] (0.00ns)   --->   "%trunc_ln64_169 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_538, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4656 'partselect' 'trunc_ln64_169' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4657 [1/1] (0.00ns)   --->   "%trunc_ln64_170 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_536, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4657 'partselect' 'trunc_ln64_170' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1114 = add i16 %p_730, i16 %p_732" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4658 'add' 'add_ln64_1114' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4659 [1/1] (0.00ns)   --->   "%trunc_ln64_171 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_529, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4659 'partselect' 'trunc_ln64_171' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4660 [1/1] (0.00ns)   --->   "%trunc_ln64_172 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_537, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4660 'partselect' 'trunc_ln64_172' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4661 [1/1] (0.85ns)   --->   "%add_ln64_1115 = add i16 %p_731, i16 %p_723" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4661 'add' 'add_ln64_1115' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1116 = add i15 %trunc_ln64_170, i15 %trunc_ln64_169" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4662 'add' 'add_ln64_1116' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4663 [1/1] (0.84ns)   --->   "%add_ln64_1117 = add i15 %trunc_ln64_172, i15 %trunc_ln64_171" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4663 'add' 'add_ln64_1117' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4664 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1118 = add i16 %add_ln64_1115, i16 %add_ln64_1114" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4664 'add' 'add_ln64_1118' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1119 = add i15 %add_ln64_1112, i15 %trunc_ln64_168" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4665 'add' 'add_ln64_1119' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4666 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1120 = add i15 %add_ln64_1117, i15 %add_ln64_1116" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4666 'add' 'add_ln64_1120' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4667 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1121 = add i16 %add_ln64_1118, i16 %add_ln64_1113" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4667 'add' 'add_ln64_1121' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4668 [1/1] (0.00ns)   --->   "%trunc_ln64_173 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_533, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4668 'partselect' 'trunc_ln64_173' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln64_335 = sext i14 %p_724" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4669 'sext' 'sext_ln64_335' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4670 [1/1] (0.85ns)   --->   "%add_ln64_1122 = add i16 %sext_ln63_938, i16 %p_727" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4670 'add' 'add_ln64_1122' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4671 [1/1] (0.00ns)   --->   "%trunc_ln64_174 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_531, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4671 'partselect' 'trunc_ln64_174' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4672 [1/1] (0.84ns)   --->   "%add_ln64_1123 = add i15 %sext_ln64_335, i15 %trunc_ln64_173" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4672 'add' 'add_ln64_1123' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1124 = add i16 %add_ln64_1122, i16 %p_725" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4673 'add' 'add_ln64_1124' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4674 [1/1] (0.00ns)   --->   "%trunc_ln64_175 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_535, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4674 'partselect' 'trunc_ln64_175' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4675 [1/1] (0.00ns)   --->   "%trunc_ln64_176 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_532, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4675 'partselect' 'trunc_ln64_176' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1125 = add i16 %p_726, i16 %p_729" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4676 'add' 'add_ln64_1125' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4677 [1/1] (0.00ns)   --->   "%trunc_ln64_178 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_534, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4677 'partselect' 'trunc_ln64_178' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4678 [1/1] (0.85ns)   --->   "%add_ln64_1126 = add i16 %p_728, i16 %p_710" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4678 'add' 'add_ln64_1126' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1127 = add i15 %trunc_ln64_176, i15 %trunc_ln64_175" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4679 'add' 'add_ln64_1127' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4680 [1/1] (0.84ns)   --->   "%add_ln64_1128 = add i15 %trunc_ln64_178, i15 %trunc_ln64_177" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4680 'add' 'add_ln64_1128' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4681 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1129 = add i16 %add_ln64_1126, i16 %add_ln64_1125" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4681 'add' 'add_ln64_1129' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1130 = add i15 %add_ln64_1123, i15 %trunc_ln64_174" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4682 'add' 'add_ln64_1130' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4683 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1131 = add i15 %add_ln64_1128, i15 %add_ln64_1127" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4683 'add' 'add_ln64_1131' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4684 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1132 = add i16 %add_ln64_1129, i16 %add_ln64_1124" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4684 'add' 'add_ln64_1132' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4685 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1133 = add i15 %add_ln64_1120, i15 %add_ln64_1119" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4685 'add' 'add_ln64_1133' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4686 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1134 = add i15 %add_ln64_1131, i15 %add_ln64_1130" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4686 'add' 'add_ln64_1134' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1135 = add i16 %add_ln64_1132, i16 %add_ln64_1121" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4687 'add' 'add_ln64_1135' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1146 = add i16 %add_ln64_1143, i16 %add_ln64_1138" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4688 'add' 'add_ln64_1146' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4689 [1/1] (0.00ns)   --->   "%trunc_ln64_182 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_525, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4689 'partselect' 'trunc_ln64_182' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4690 [1/1] (0.00ns)   --->   "%trunc_ln64_183 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_526, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4690 'partselect' 'trunc_ln64_183' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4691 [1/1] (0.85ns)   --->   "%add_ln64_1147 = add i16 %p_720, i16 %p_719" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4691 'add' 'add_ln64_1147' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4692 [1/1] (0.84ns)   --->   "%add_ln64_1148 = add i15 %trunc_ln64_183, i15 %trunc_ln64_182" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4692 'add' 'add_ln64_1148' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1149 = add i16 %add_ln64_1147, i16 %p_717" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4693 'add' 'add_ln64_1149' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4694 [1/1] (0.00ns)   --->   "%trunc_ln64_185 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_527, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4694 'partselect' 'trunc_ln64_185' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4695 [1/1] (0.00ns)   --->   "%trunc_ln64_186 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_528, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4695 'partselect' 'trunc_ln64_186' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1150 = add i16 %p_722, i16 %p_721" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4696 'add' 'add_ln64_1150' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4697 [1/1] (0.82ns)   --->   "%add_ln64_1151 = add i13 %sext_ln63_940, i13 3764" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4697 'add' 'add_ln64_1151' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4698 [1/1] (0.00ns)   --->   "%zext_ln64_11 = zext i13 %add_ln64_1151" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4698 'zext' 'zext_ln64_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1152 = add i15 %trunc_ln64_186, i15 %trunc_ln64_185" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4699 'add' 'add_ln64_1152' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4700 [1/1] (0.00ns)   --->   "%zext_ln64_12 = zext i13 %add_ln64_1151" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4700 'zext' 'zext_ln64_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4701 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1153 = add i16 %zext_ln64_11, i16 %add_ln64_1150" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4701 'add' 'add_ln64_1153' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1154 = add i15 %add_ln64_1148, i15 %trunc_ln64_184" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4702 'add' 'add_ln64_1154' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4703 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1155 = add i15 %zext_ln64_12, i15 %add_ln64_1152" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4703 'add' 'add_ln64_1155' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4704 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1156 = add i16 %add_ln64_1153, i16 %add_ln64_1149" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4704 'add' 'add_ln64_1156' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1157 = add i15 %add_ln64_1145, i15 %add_ln64_1144" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4705 'add' 'add_ln64_1157' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4706 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1158 = add i15 %add_ln64_1155, i15 %add_ln64_1154" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4706 'add' 'add_ln64_1158' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4707 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1159 = add i16 %add_ln64_1156, i16 %add_ln64_1146" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4707 'add' 'add_ln64_1159' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1160 = add i15 %add_ln64_1134, i15 %add_ln64_1133" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4708 'add' 'add_ln64_1160' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4709 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1161 = add i15 %add_ln64_1158, i15 %add_ln64_1157" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4709 'add' 'add_ln64_1161' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4710 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_54 = add i16 %add_ln64_1159, i16 %add_ln64_1135" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4710 'add' 'sum_54' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4711 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_21 = add i15 %add_ln64_1161, i15 %add_ln64_1160" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4711 'add' 'add_ln55_21' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_54, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4712 'bitselect' 'tmp_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4713 [1/1] (0.85ns)   --->   "%icmp_ln76_20 = icmp_sgt  i16 %sum_54, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4713 'icmp' 'icmp_ln76_20' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_54, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4714 'bitselect' 'tmp_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%select_ln74_54 = select i1 %tmp_65, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4715 'select' 'select_ln74_54' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%or_ln74_20 = or i1 %tmp_64, i1 %icmp_ln76_20" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4716 'or' 'or_ln74_20' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4717 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_55 = select i1 %or_ln74_20, i15 %select_ln74_54, i15 %add_ln55_21" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4717 'select' 'sum_55' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4718 [1/1] (2.38ns)   --->   "%mul_ln63_543 = mul i27 %sext_ln63, i27 877" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4718 'mul' 'mul_ln63_543' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4719 [1/1] (0.00ns)   --->   "%p_737 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_543, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4719 'partselect' 'p_737' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4720 [1/1] (2.38ns)   --->   "%mul_ln63_544 = mul i25 %sext_ln63_15, i25 33554281" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4720 'mul' 'mul_ln63_544' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4721 [1/1] (0.00ns)   --->   "%p_738 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_544, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4721 'partselect' 'p_738' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4722 [1/1] (2.38ns)   --->   "%mul_ln63_545 = mul i28 %sext_ln63_27, i28 268433136" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4722 'mul' 'mul_ln63_545' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4723 [1/1] (0.00ns)   --->   "%p_739 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_545, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4723 'partselect' 'p_739' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4724 [1/1] (0.00ns)   --->   "%trunc_ln64_197 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_545, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4724 'partselect' 'trunc_ln64_197' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 4725 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_11, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 4725 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 10.9>
ST_28 : Operation 4726 [1/1] (0.00ns)   --->   "%zext_ln55_12 = zext i15 %sum_25" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4726 'zext' 'zext_ln55_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln63_941 = sext i15 %p_737" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4727 'sext' 'sext_ln63_941' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4728 [1/1] (0.00ns)   --->   "%sext_ln63_942 = sext i13 %p_738" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4728 'sext' 'sext_ln63_942' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4729 [1/1] (2.38ns)   --->   "%mul_ln63_546 = mul i28 %sext_ln63_38, i28 1381" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4729 'mul' 'mul_ln63_546' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4730 [1/1] (0.00ns)   --->   "%p_740 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_546, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4730 'partselect' 'p_740' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4731 [1/1] (2.38ns)   --->   "%mul_ln63_547 = mul i27 %sext_ln63_49, i27 134217190" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4731 'mul' 'mul_ln63_547' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4732 [1/1] (0.00ns)   --->   "%p_741 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_547, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4732 'partselect' 'p_741' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4733 [1/1] (0.00ns)   --->   "%sext_ln63_943 = sext i15 %p_741" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4733 'sext' 'sext_ln63_943' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4734 [1/1] (2.38ns)   --->   "%mul_ln63_548 = mul i28 %sext_ln63_55, i28 268433247" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4734 'mul' 'mul_ln63_548' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4735 [1/1] (0.00ns)   --->   "%p_742 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_548, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4735 'partselect' 'p_742' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4736 [1/1] (2.38ns)   --->   "%mul_ln63_549 = mul i28 %sext_ln63_67, i28 3553" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4736 'mul' 'mul_ln63_549' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4737 [1/1] (0.00ns)   --->   "%p_743 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_549, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4737 'partselect' 'p_743' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4738 [1/1] (2.38ns)   --->   "%mul_ln63_550 = mul i27 %sext_ln63_81, i27 792" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4738 'mul' 'mul_ln63_550' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4739 [1/1] (0.00ns)   --->   "%p_744 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_550, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4739 'partselect' 'p_744' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4740 [1/1] (2.38ns)   --->   "%mul_ln63_551 = mul i28 %sext_ln63_85, i28 268433810" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4740 'mul' 'mul_ln63_551' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4741 [1/1] (0.00ns)   --->   "%p_745 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_551, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4741 'partselect' 'p_745' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4742 [1/1] (2.38ns)   --->   "%mul_ln63_552 = mul i28 %sext_ln63_99, i28 1767" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4742 'mul' 'mul_ln63_552' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4743 [1/1] (0.00ns)   --->   "%p_746 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_552, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4743 'partselect' 'p_746' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4744 [1/1] (2.38ns)   --->   "%mul_ln63_553 = mul i27 %sext_ln63_110, i27 969" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4744 'mul' 'mul_ln63_553' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4745 [1/1] (0.00ns)   --->   "%p_747 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_553, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4745 'partselect' 'p_747' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4746 [1/1] (0.00ns)   --->   "%sext_ln63_945 = sext i15 %p_747" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4746 'sext' 'sext_ln63_945' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4747 [1/1] (2.38ns)   --->   "%mul_ln63_554 = mul i28 %sext_ln63_119, i28 268433042" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4747 'mul' 'mul_ln63_554' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4748 [1/1] (0.00ns)   --->   "%p_748 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_554, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4748 'partselect' 'p_748' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4749 [1/1] (2.38ns)   --->   "%mul_ln63_555 = mul i28 %sext_ln63_134, i28 2425" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4749 'mul' 'mul_ln63_555' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4750 [1/1] (0.00ns)   --->   "%p_749 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_555, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4750 'partselect' 'p_749' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4751 [1/1] (2.38ns)   --->   "%mul_ln63_556 = mul i24 %sext_ln63_138, i24 111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4751 'mul' 'mul_ln63_556' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4752 [1/1] (0.00ns)   --->   "%p_750 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_556, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4752 'partselect' 'p_750' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4753 [1/1] (0.00ns)   --->   "%sext_ln63_946 = sext i12 %p_750" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4753 'sext' 'sext_ln63_946' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4754 [1/1] (2.38ns)   --->   "%mul_ln63_557 = mul i28 %sext_ln63_147, i28 268431925" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4754 'mul' 'mul_ln63_557' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4755 [1/1] (0.00ns)   --->   "%p_751 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_557, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4755 'partselect' 'p_751' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4756 [1/1] (2.38ns)   --->   "%mul_ln63_558 = mul i28 %sext_ln63_157, i28 3013" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4756 'mul' 'mul_ln63_558' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4757 [1/1] (0.00ns)   --->   "%p_752 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_558, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4757 'partselect' 'p_752' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4758 [1/1] (2.38ns)   --->   "%mul_ln63_559 = mul i27 %sext_ln63_170, i27 951" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4758 'mul' 'mul_ln63_559' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4759 [1/1] (0.00ns)   --->   "%p_753 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_559, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4759 'partselect' 'p_753' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4760 [1/1] (0.00ns)   --->   "%sext_ln63_947 = sext i15 %p_753" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4760 'sext' 'sext_ln63_947' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4761 [1/1] (2.38ns)   --->   "%mul_ln63_560 = mul i28 %sext_ln63_179, i28 268432472" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4761 'mul' 'mul_ln63_560' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4762 [1/1] (0.00ns)   --->   "%p_754 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_560, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4762 'partselect' 'p_754' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4763 [1/1] (2.38ns)   --->   "%mul_ln63_561 = mul i27 %sext_ln63_192, i27 944" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4763 'mul' 'mul_ln63_561' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4764 [1/1] (0.00ns)   --->   "%p_755 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_561, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4764 'partselect' 'p_755' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4765 [1/1] (0.00ns)   --->   "%sext_ln63_948 = sext i15 %p_755" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4765 'sext' 'sext_ln63_948' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4766 [1/1] (2.38ns)   --->   "%mul_ln63_562 = mul i28 %sext_ln63_196, i28 1500" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4766 'mul' 'mul_ln63_562' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4767 [1/1] (0.00ns)   --->   "%p_756 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_562, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4767 'partselect' 'p_756' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4768 [1/1] (2.38ns)   --->   "%mul_ln63_563 = mul i28 %sext_ln63_205, i28 268433757" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4768 'mul' 'mul_ln63_563' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4769 [1/1] (0.00ns)   --->   "%p_757 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_563, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4769 'partselect' 'p_757' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4770 [1/1] (2.38ns)   --->   "%mul_ln63_564 = mul i28 %sext_ln63_219, i28 268433974" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4770 'mul' 'mul_ln63_564' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4771 [1/1] (0.00ns)   --->   "%p_758 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_564, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4771 'partselect' 'p_758' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4772 [1/1] (2.38ns)   --->   "%mul_ln63_565 = mul i28 %sext_ln63_227, i28 268434305" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4772 'mul' 'mul_ln63_565' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4773 [1/1] (0.00ns)   --->   "%p_759 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_565, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4773 'partselect' 'p_759' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4774 [1/1] (2.38ns)   --->   "%mul_ln63_566 = mul i28 %sext_ln63_242, i28 268431649" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4774 'mul' 'mul_ln63_566' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4775 [1/1] (0.00ns)   --->   "%p_760 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_566, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4775 'partselect' 'p_760' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4776 [1/1] (0.00ns)   --->   "%trunc_ln64_187 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_566, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4776 'partselect' 'trunc_ln64_187' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4777 [1/1] (0.00ns)   --->   "%trunc_ln64_189 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_565, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4777 'partselect' 'trunc_ln64_189' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4778 [1/1] (0.00ns)   --->   "%trunc_ln64_190 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_563, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4778 'partselect' 'trunc_ln64_190' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1166 = add i16 %p_757, i16 %p_759" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4779 'add' 'add_ln64_1166' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln64_338 = sext i12 %p_750" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4780 'sext' 'sext_ln64_338' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4781 [1/1] (0.00ns)   --->   "%trunc_ln64_191 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_564, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4781 'partselect' 'trunc_ln64_191' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4782 [1/1] (0.85ns)   --->   "%add_ln64_1167 = add i16 %p_758, i16 %sext_ln63_946" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4782 'add' 'add_ln64_1167' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1168 = add i15 %trunc_ln64_190, i15 %trunc_ln64_189" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4783 'add' 'add_ln64_1168' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4784 [1/1] (0.84ns)   --->   "%add_ln64_1169 = add i15 %trunc_ln64_191, i15 %sext_ln64_338" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4784 'add' 'add_ln64_1169' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4785 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1170 = add i16 %add_ln64_1167, i16 %add_ln64_1166" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4785 'add' 'add_ln64_1170' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4786 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1172 = add i15 %add_ln64_1169, i15 %add_ln64_1168" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4786 'add' 'add_ln64_1172' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4787 [1/1] (0.00ns)   --->   "%trunc_ln64_192 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_560, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4787 'partselect' 'trunc_ln64_192' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4788 [1/1] (0.00ns)   --->   "%trunc_ln64_193 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_557, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4788 'partselect' 'trunc_ln64_193' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4789 [1/1] (0.85ns)   --->   "%add_ln64_1174 = add i16 %p_751, i16 %p_754" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4789 'add' 'add_ln64_1174' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4790 [1/1] (0.00ns)   --->   "%trunc_ln64_194 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_558, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4790 'partselect' 'trunc_ln64_194' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4791 [1/1] (0.84ns)   --->   "%add_ln64_1175 = add i15 %trunc_ln64_193, i15 %trunc_ln64_192" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4791 'add' 'add_ln64_1175' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1176 = add i16 %add_ln64_1174, i16 %p_752" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4792 'add' 'add_ln64_1176' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4793 [1/1] (0.00ns)   --->   "%trunc_ln64_195 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_562, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4793 'partselect' 'trunc_ln64_195' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1177 = add i16 %sext_ln63_947, i16 %p_756" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4794 'add' 'add_ln64_1177' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4795 [1/1] (0.84ns)   --->   "%add_ln64_1178 = add i16 %sext_ln63_948, i16 %sext_ln63_941" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4795 'add' 'add_ln64_1178' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1179 = add i15 %p_753, i15 %trunc_ln64_195" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4796 'add' 'add_ln64_1179' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4797 [1/1] (0.84ns)   --->   "%add_ln64_1180 = add i15 %p_755, i15 %p_737" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4797 'add' 'add_ln64_1180' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4798 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1181 = add i16 %add_ln64_1178, i16 %add_ln64_1177" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4798 'add' 'add_ln64_1181' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1182 = add i15 %add_ln64_1175, i15 %trunc_ln64_194" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4799 'add' 'add_ln64_1182' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4800 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1183 = add i15 %add_ln64_1180, i15 %add_ln64_1179" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4800 'add' 'add_ln64_1183' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4801 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1184 = add i16 %add_ln64_1181, i16 %add_ln64_1176" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4801 'add' 'add_ln64_1184' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4802 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1186 = add i15 %add_ln64_1183, i15 %add_ln64_1182" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4802 'add' 'add_ln64_1186' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4803 [1/1] (0.00ns)   --->   "%trunc_ln64_196 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_546, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4803 'partselect' 'trunc_ln64_196' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln64_339 = sext i13 %p_738" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4804 'sext' 'sext_ln64_339' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1188 = add i16 %sext_ln63_942, i16 %p_740" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4805 'add' 'add_ln64_1188' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1189 = add i15 %sext_ln64_339, i15 %trunc_ln64_196" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4806 'add' 'add_ln64_1189' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4807 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1190 = add i16 %add_ln64_1188, i16 %p_739" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4807 'add' 'add_ln64_1190' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4808 [1/1] (0.00ns)   --->   "%trunc_ln64_198 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_548, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4808 'partselect' 'trunc_ln64_198' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1191 = add i16 %p_742, i16 %sext_ln63_943" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4809 'add' 'add_ln64_1191' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4810 [1/1] (0.00ns)   --->   "%trunc_ln64_199 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_551, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4810 'partselect' 'trunc_ln64_199' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4811 [1/1] (0.00ns)   --->   "%trunc_ln64_200 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_549, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4811 'partselect' 'trunc_ln64_200' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4812 [1/1] (0.85ns)   --->   "%add_ln64_1192 = add i16 %p_743, i16 %p_745" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4812 'add' 'add_ln64_1192' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1193 = add i15 %trunc_ln64_198, i15 %p_741" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4813 'add' 'add_ln64_1193' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4814 [1/1] (0.84ns)   --->   "%add_ln64_1194 = add i15 %trunc_ln64_200, i15 %trunc_ln64_199" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4814 'add' 'add_ln64_1194' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4815 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1195 = add i16 %add_ln64_1192, i16 %add_ln64_1191" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4815 'add' 'add_ln64_1195' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4816 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1196 = add i15 %add_ln64_1189, i15 %trunc_ln64_197" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4816 'add' 'add_ln64_1196' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4817 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1197 = add i15 %add_ln64_1194, i15 %add_ln64_1193" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4817 'add' 'add_ln64_1197' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4818 [1/1] (0.00ns)   --->   "%trunc_ln64_201 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_552, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4818 'partselect' 'trunc_ln64_201' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4819 [1/1] (0.85ns)   --->   "%add_ln64_1199 = add i16 %sext_ln63_945, i16 %p_746" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4819 'add' 'add_ln64_1199' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4820 [1/1] (0.84ns)   --->   "%add_ln64_1200 = add i15 %p_747, i15 %trunc_ln64_201" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4820 'add' 'add_ln64_1200' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4821 [1/1] (0.00ns)   --->   "%trunc_ln64_202 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_554, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4821 'partselect' 'trunc_ln64_202' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4822 [1/1] (0.00ns)   --->   "%trunc_ln64_203 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_555, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4822 'partselect' 'trunc_ln64_203' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 4823 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_12, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 4823 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 10.9>
ST_29 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln63_143 = sext i16 %a_13" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4824 'sext' 'sext_ln63_143' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4825 [1/1] (0.00ns)   --->   "%zext_ln55_13 = zext i15 %sum_27" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4825 'zext' 'zext_ln55_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln63_944 = sext i15 %p_744" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4826 'sext' 'sext_ln63_944' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4827 [1/1] (2.38ns)   --->   "%mul_ln63_567 = mul i24 %sext_ln63_245, i24 16777147" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4827 'mul' 'mul_ln63_567' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4828 [1/1] (0.00ns)   --->   "%p_761 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_567, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4828 'partselect' 'p_761' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln63_949 = sext i12 %p_761" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4829 'sext' 'sext_ln63_949' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4830 [1/1] (2.38ns)   --->   "%mul_ln63_568 = mul i28 %sext_ln63_261, i28 1695" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4830 'mul' 'mul_ln63_568' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4831 [1/1] (0.00ns)   --->   "%p_762 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_568, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4831 'partselect' 'p_762' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4832 [1/1] (2.38ns)   --->   "%mul_ln63_569 = mul i28 %sext_ln63_268, i28 268434217" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4832 'mul' 'mul_ln63_569' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4833 [1/1] (0.00ns)   --->   "%p_763 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_569, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4833 'partselect' 'p_763' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln64_337 = sext i12 %p_761" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4834 'sext' 'sext_ln64_337' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4835 [1/1] (0.85ns)   --->   "%add_ln64_1163 = add i16 %sext_ln63_949, i16 %p_760" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4835 'add' 'add_ln64_1163' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4836 [1/1] (0.00ns)   --->   "%trunc_ln64_188 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_568, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4836 'partselect' 'trunc_ln64_188' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4837 [1/1] (0.84ns)   --->   "%add_ln64_1164 = add i15 %sext_ln64_337, i15 %trunc_ln64_187" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4837 'add' 'add_ln64_1164' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1165 = add i16 %add_ln64_1163, i16 %p_762" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4838 'add' 'add_ln64_1165' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1171 = add i15 %add_ln64_1164, i15 %trunc_ln64_188" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4839 'add' 'add_ln64_1171' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4840 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1173 = add i16 %add_ln64_1170, i16 %add_ln64_1165" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4840 'add' 'add_ln64_1173' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4841 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1185 = add i15 %add_ln64_1172, i15 %add_ln64_1171" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4841 'add' 'add_ln64_1185' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1187 = add i16 %add_ln64_1184, i16 %add_ln64_1173" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4842 'add' 'add_ln64_1187' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1198 = add i16 %add_ln64_1195, i16 %add_ln64_1190" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4843 'add' 'add_ln64_1198' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1201 = add i16 %add_ln64_1199, i16 %sext_ln63_944" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4844 'add' 'add_ln64_1201' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1202 = add i16 %p_749, i16 %p_748" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4845 'add' 'add_ln64_1202' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4846 [1/1] (0.00ns)   --->   "%trunc_ln64_204 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_569, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4846 'partselect' 'trunc_ln64_204' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4847 [1/1] (0.85ns)   --->   "%add_ln64_1203 = add i16 %p_763, i16 2636" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4847 'add' 'add_ln64_1203' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1204 = add i15 %trunc_ln64_203, i15 %trunc_ln64_202" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4848 'add' 'add_ln64_1204' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4849 [1/1] (0.84ns)   --->   "%add_ln64_1205 = add i15 %trunc_ln64_204, i15 2636" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4849 'add' 'add_ln64_1205' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4850 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1206 = add i16 %add_ln64_1203, i16 %add_ln64_1202" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4850 'add' 'add_ln64_1206' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1207 = add i15 %add_ln64_1200, i15 %p_744" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4851 'add' 'add_ln64_1207' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4852 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1208 = add i15 %add_ln64_1205, i15 %add_ln64_1204" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4852 'add' 'add_ln64_1208' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4853 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1209 = add i16 %add_ln64_1206, i16 %add_ln64_1201" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4853 'add' 'add_ln64_1209' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1210 = add i15 %add_ln64_1197, i15 %add_ln64_1196" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4854 'add' 'add_ln64_1210' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4855 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1211 = add i15 %add_ln64_1208, i15 %add_ln64_1207" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4855 'add' 'add_ln64_1211' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4856 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1212 = add i16 %add_ln64_1209, i16 %add_ln64_1198" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4856 'add' 'add_ln64_1212' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1213 = add i15 %add_ln64_1186, i15 %add_ln64_1185" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4857 'add' 'add_ln64_1213' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4858 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1214 = add i15 %add_ln64_1211, i15 %add_ln64_1210" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4858 'add' 'add_ln64_1214' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4859 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_56 = add i16 %add_ln64_1212, i16 %add_ln64_1187" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4859 'add' 'sum_56' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4860 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_22 = add i15 %add_ln64_1214, i15 %add_ln64_1213" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4860 'add' 'add_ln55_22' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_56, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4861 'bitselect' 'tmp_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4862 [1/1] (0.85ns)   --->   "%icmp_ln76_21 = icmp_sgt  i16 %sum_56, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4862 'icmp' 'icmp_ln76_21' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4863 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_56, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4863 'bitselect' 'tmp_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%select_ln74_56 = select i1 %tmp_67, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4864 'select' 'select_ln74_56' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4865 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%or_ln74_21 = or i1 %tmp_66, i1 %icmp_ln76_21" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4865 'or' 'or_ln74_21' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4866 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_57 = select i1 %or_ln74_21, i15 %select_ln74_56, i15 %add_ln55_22" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 4866 'select' 'sum_57' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4867 [1/1] (2.38ns)   --->   "%mul_ln63_570 = mul i26 %sext_ln63_6, i26 67108386" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4867 'mul' 'mul_ln63_570' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4868 [1/1] (0.00ns)   --->   "%p_764 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_570, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4868 'partselect' 'p_764' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4869 [1/1] (0.00ns)   --->   "%sext_ln63_950 = sext i14 %p_764" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4869 'sext' 'sext_ln63_950' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4870 [1/1] (2.38ns)   --->   "%mul_ln63_571 = mul i26 %sext_ln63_18, i26 67108550" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4870 'mul' 'mul_ln63_571' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4871 [1/1] (0.00ns)   --->   "%p_765 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_571, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4871 'partselect' 'p_765' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4872 [1/1] (0.00ns)   --->   "%sext_ln63_951 = sext i14 %p_765" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4872 'sext' 'sext_ln63_951' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4873 [1/1] (2.38ns)   --->   "%mul_ln63_572 = mul i26 %sext_ln63_30, i26 67108420" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4873 'mul' 'mul_ln63_572' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4874 [1/1] (0.00ns)   --->   "%p_766 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_572, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4874 'partselect' 'p_766' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4875 [1/1] (0.00ns)   --->   "%sext_ln63_952 = sext i14 %p_766" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4875 'sext' 'sext_ln63_952' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4876 [1/1] (2.38ns)   --->   "%mul_ln63_573 = mul i25 %sext_ln63_40, i25 33554265" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4876 'mul' 'mul_ln63_573' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4877 [1/1] (0.00ns)   --->   "%p_767 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_573, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4877 'partselect' 'p_767' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4878 [1/1] (0.00ns)   --->   "%sext_ln63_953 = sext i13 %p_767" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4878 'sext' 'sext_ln63_953' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4879 [1/1] (0.00ns)   --->   "%sext_ln63_954 = sext i8 %p_768" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4879 'sext' 'sext_ln63_954' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4880 [1/1] (2.38ns)   --->   "%mul_ln63_574 = mul i26 %sext_ln63_65, i26 67108428" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4880 'mul' 'mul_ln63_574' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4881 [1/1] (0.00ns)   --->   "%p_770 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_574, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4881 'partselect' 'p_770' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln63_956 = sext i14 %p_770" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4882 'sext' 'sext_ln63_956' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4883 [1/1] (2.38ns)   --->   "%mul_ln63_575 = mul i25 %sext_ln63_73, i25 33554223" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4883 'mul' 'mul_ln63_575' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4884 [1/1] (0.00ns)   --->   "%p_771 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_575, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4884 'partselect' 'p_771' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4885 [1/1] (0.00ns)   --->   "%sext_ln63_957 = sext i13 %p_771" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4885 'sext' 'sext_ln63_957' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4886 [1/1] (0.00ns)   --->   "%sext_ln63_959 = sext i9 %p_772" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4886 'sext' 'sext_ln63_959' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4887 [1/1] (2.38ns)   --->   "%mul_ln63_576 = mul i23 %sext_ln63_105, i23 43" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4887 'mul' 'mul_ln63_576' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4888 [1/1] (0.00ns)   --->   "%p_773 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_576, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4888 'partselect' 'p_773' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln63_960 = sext i11 %p_773" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4889 'sext' 'sext_ln63_960' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4890 [1/1] (2.38ns)   --->   "%mul_ln63_577 = mul i24 %sext_ln63_111, i24 74" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4890 'mul' 'mul_ln63_577' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4891 [1/1] (0.00ns)   --->   "%p_774 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_577, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4891 'partselect' 'p_774' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4892 [1/1] (0.00ns)   --->   "%sext_ln63_961 = sext i12 %p_774" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4892 'sext' 'sext_ln63_961' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4893 [1/1] (2.38ns)   --->   "%mul_ln63_578 = mul i26 %sext_ln63_125, i26 262" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4893 'mul' 'mul_ln63_578' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4894 [1/1] (0.00ns)   --->   "%p_775 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_578, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4894 'partselect' 'p_775' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4895 [1/1] (0.00ns)   --->   "%sext_ln63_962 = sext i14 %p_775" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4895 'sext' 'sext_ln63_962' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4896 [1/1] (2.38ns)   --->   "%mul_ln63_579 = mul i24 %sext_ln63_131, i24 16777111" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4896 'mul' 'mul_ln63_579' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4897 [1/1] (0.00ns)   --->   "%p_776 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_579, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4897 'partselect' 'p_776' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4898 [1/1] (0.00ns)   --->   "%sext_ln63_963 = sext i12 %p_776" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4898 'sext' 'sext_ln63_963' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4899 [1/1] (2.38ns)   --->   "%mul_ln63_580 = mul i25 %sext_ln63_143, i25 33554194" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4899 'mul' 'mul_ln63_580' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4900 [1/1] (0.00ns)   --->   "%p_777 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_580, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4900 'partselect' 'p_777' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4901 [1/1] (0.00ns)   --->   "%sext_ln63_964 = sext i13 %p_777" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4901 'sext' 'sext_ln63_964' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4902 [1/1] (2.38ns)   --->   "%mul_ln63_581 = mul i25 %sext_ln63_152, i25 197" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4902 'mul' 'mul_ln63_581' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4903 [1/1] (0.00ns)   --->   "%p_778 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_581, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4903 'partselect' 'p_778' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4904 [1/1] (2.38ns)   --->   "%mul_ln63_582 = mul i27 %sext_ln63_160, i27 134216746" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4904 'mul' 'mul_ln63_582' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4905 [1/1] (0.00ns)   --->   "%p_779 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_582, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4905 'partselect' 'p_779' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4906 [1/1] (2.38ns)   --->   "%mul_ln63_583 = mul i28 %sext_ln63_164, i28 268434397" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4906 'mul' 'mul_ln63_583' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4907 [1/1] (0.00ns)   --->   "%p_780 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_583, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4907 'partselect' 'p_780' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4908 [1/1] (2.38ns)   --->   "%mul_ln63_584 = mul i26 %sext_ln63_178, i26 67108572" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4908 'mul' 'mul_ln63_584' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4909 [1/1] (0.00ns)   --->   "%p_781 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_584, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4909 'partselect' 'p_781' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln63_967 = sext i14 %p_781" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4910 'sext' 'sext_ln63_967' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4911 [1/1] (2.38ns)   --->   "%mul_ln63_585 = mul i26 %sext_ln63_190, i26 355" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4911 'mul' 'mul_ln63_585' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4912 [1/1] (0.00ns)   --->   "%p_782 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_585, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4912 'partselect' 'p_782' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4913 [1/1] (0.00ns)   --->   "%sext_ln63_968 = sext i14 %p_782" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4913 'sext' 'sext_ln63_968' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4914 [1/1] (2.38ns)   --->   "%mul_ln63_586 = mul i26 %sext_ln63_201, i26 452" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4914 'mul' 'mul_ln63_586' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4915 [1/1] (0.00ns)   --->   "%p_783 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_586, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4915 'partselect' 'p_783' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln63_969 = sext i14 %p_783" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4916 'sext' 'sext_ln63_969' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4917 [1/1] (2.38ns)   --->   "%mul_ln63_587 = mul i26 %sext_ln63_223, i26 67108468" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4917 'mul' 'mul_ln63_587' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4918 [1/1] (0.00ns)   --->   "%p_785 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_587, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4918 'partselect' 'p_785' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4919 [1/1] (0.00ns)   --->   "%sext_ln63_971 = sext i14 %p_785" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4919 'sext' 'sext_ln63_971' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4920 [1/1] (0.00ns)   --->   "%trunc_ln64_207 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_583, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4920 'partselect' 'trunc_ln64_207' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4921 [1/1] (0.83ns)   --->   "%add_ln64_1226 = add i15 %sext_ln63_967, i15 %sext_ln63_971" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4921 'add' 'add_ln64_1226' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4922 [1/1] (0.00ns)   --->   "%sext_ln64_343 = sext i15 %add_ln64_1226" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4922 'sext' 'sext_ln64_343' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln64_344 = sext i14 %p_782" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4923 'sext' 'sext_ln64_344' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1227 = add i16 %sext_ln64_343, i16 %sext_ln63_968" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4924 'add' 'add_ln64_1227' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4925 [1/1] (0.83ns)   --->   "%add_ln64_1228 = add i15 %sext_ln63_969, i15 %sext_ln63_950" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4925 'add' 'add_ln64_1228' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4926 [1/1] (0.00ns)   --->   "%sext_ln64_345 = sext i15 %add_ln64_1228" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4926 'sext' 'sext_ln64_345' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4927 [1/1] (0.83ns)   --->   "%add_ln64_1229 = add i15 %sext_ln63_952, i15 %sext_ln63_951" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4927 'add' 'add_ln64_1229' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln64_346 = sext i15 %add_ln64_1229" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4928 'sext' 'sext_ln64_346' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4929 [1/1] (0.84ns)   --->   "%add_ln64_1230 = add i16 %sext_ln64_346, i16 %sext_ln64_345" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4929 'add' 'add_ln64_1230' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1231 = add i15 %add_ln64_1226, i15 %sext_ln64_344" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4930 'add' 'add_ln64_1231' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4931 [1/1] (0.84ns)   --->   "%add_ln64_1232 = add i15 %add_ln64_1229, i15 %add_ln64_1228" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4931 'add' 'add_ln64_1232' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4932 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1233 = add i16 %add_ln64_1230, i16 %add_ln64_1227" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4932 'add' 'add_ln64_1233' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4933 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1235 = add i15 %add_ln64_1232, i15 %add_ln64_1231" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4933 'add' 'add_ln64_1235' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1237 = add i15 %sext_ln63_956, i15 %sext_ln63_954" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4934 'add' 'add_ln64_1237' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4935 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1238 = add i15 %add_ln64_1237, i15 %sext_ln63_953" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4935 'add' 'add_ln64_1238' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4936 [1/1] (0.82ns)   --->   "%add_ln64_1239 = add i14 %sext_ln63_957, i14 %sext_ln63_960" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4936 'add' 'add_ln64_1239' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4937 [1/1] (0.00ns)   --->   "%sext_ln64_348 = sext i14 %add_ln64_1239" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4937 'sext' 'sext_ln64_348' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 4938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1240 = add i15 %sext_ln63_959, i15 %sext_ln63_962" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4938 'add' 'add_ln64_1240' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4939 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1241 = add i15 %add_ln64_1240, i15 %sext_ln64_348" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4939 'add' 'add_ln64_1241' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1243 = add i14 %sext_ln63_964, i14 %sext_ln63_963" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4940 'add' 'add_ln64_1243' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4941 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln64_1244 = add i14 %add_ln64_1243, i14 %sext_ln63_961" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4941 'add' 'add_ln64_1244' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4942 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_13, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 4942 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 10.9>
ST_30 : Operation 4943 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i14 %sum_29" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4943 'sext' 'sext_ln55_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4944 [1/1] (0.00ns)   --->   "%zext_ln55_14 = zext i15 %sext_ln55_2" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4944 'zext' 'zext_ln55_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4945 [1/1] (0.00ns)   --->   "%sext_ln63_955 = sext i9 %p_769" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4945 'sext' 'sext_ln63_955' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4946 [1/1] (0.00ns)   --->   "%sext_ln63_965 = sext i13 %p_778" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4946 'sext' 'sext_ln63_965' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4947 [1/1] (0.00ns)   --->   "%sext_ln63_966 = sext i15 %p_779" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4947 'sext' 'sext_ln63_966' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4948 [1/1] (0.00ns)   --->   "%sext_ln63_970 = sext i13 %p_784" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4948 'sext' 'sext_ln63_970' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4949 [1/1] (2.38ns)   --->   "%mul_ln63_588 = mul i26 %sext_ln63_232, i26 67108484" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4949 'mul' 'mul_ln63_588' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4950 [1/1] (0.00ns)   --->   "%p_786 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_588, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4950 'partselect' 'p_786' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4951 [1/1] (0.00ns)   --->   "%sext_ln63_972 = sext i14 %p_786" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4951 'sext' 'sext_ln63_972' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4952 [1/1] (2.38ns)   --->   "%mul_ln63_589 = mul i25 %sext_ln63_236, i25 33554298" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4952 'mul' 'mul_ln63_589' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4953 [1/1] (0.00ns)   --->   "%p_787 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_589, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4953 'partselect' 'p_787' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln63_973 = sext i13 %p_787" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4954 'sext' 'sext_ln63_973' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4955 [1/1] (2.38ns)   --->   "%mul_ln63_590 = mul i28 %sext_ln63_251, i28 268434131" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4955 'mul' 'mul_ln63_590' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4956 [1/1] (0.00ns)   --->   "%p_788 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_590, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4956 'partselect' 'p_788' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4957 [1/1] (2.38ns)   --->   "%mul_ln63_591 = mul i28 %sext_ln63_261, i28 268434060" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4957 'mul' 'mul_ln63_591' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4958 [1/1] (0.00ns)   --->   "%p_789 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_591, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4958 'partselect' 'p_789' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4959 [1/1] (2.38ns)   --->   "%mul_ln63_592 = mul i27 %sext_ln63_269, i27 134216964" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4959 'mul' 'mul_ln63_592' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4960 [1/1] (0.00ns)   --->   "%p_790 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_592, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4960 'partselect' 'p_790' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4961 [1/1] (0.00ns)   --->   "%sext_ln63_974 = sext i15 %p_790" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 4961 'sext' 'sext_ln63_974' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4962 [1/1] (0.00ns)   --->   "%trunc_ln64_205 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_590, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4962 'partselect' 'trunc_ln64_205' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4963 [1/1] (0.00ns)   --->   "%sext_ln64_340 = sext i14 %p_786" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4963 'sext' 'sext_ln64_340' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4964 [1/1] (0.85ns)   --->   "%add_ln64_1216 = add i16 %sext_ln63_972, i16 %p_788" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4964 'add' 'add_ln64_1216' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4965 [1/1] (0.00ns)   --->   "%trunc_ln64_206 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_591, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4965 'partselect' 'trunc_ln64_206' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4966 [1/1] (0.84ns)   --->   "%add_ln64_1217 = add i15 %sext_ln64_340, i15 %trunc_ln64_205" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4966 'add' 'add_ln64_1217' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1218 = add i16 %add_ln64_1216, i16 %p_789" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4967 'add' 'add_ln64_1218' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4968 [1/1] (0.82ns)   --->   "%add_ln64_1219 = add i14 %sext_ln63_973, i14 %sext_ln63_965" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4968 'add' 'add_ln64_1219' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4969 [1/1] (0.00ns)   --->   "%sext_ln64_341 = sext i14 %add_ln64_1219" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4969 'sext' 'sext_ln64_341' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1220 = add i16 %p_780, i16 %sext_ln63_966" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4970 'add' 'add_ln64_1220' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4971 [1/1] (0.00ns)   --->   "%sext_ln64_342 = sext i14 %add_ln64_1219" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4971 'sext' 'sext_ln64_342' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1221 = add i15 %trunc_ln64_207, i15 %p_779" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4972 'add' 'add_ln64_1221' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4973 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1222 = add i16 %add_ln64_1220, i16 %sext_ln64_341" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4973 'add' 'add_ln64_1222' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1223 = add i15 %add_ln64_1217, i15 %trunc_ln64_206" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4974 'add' 'add_ln64_1223' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4975 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1224 = add i15 %add_ln64_1221, i15 %sext_ln64_342" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4975 'add' 'add_ln64_1224' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4976 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1225 = add i16 %add_ln64_1222, i16 %add_ln64_1218" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4976 'add' 'add_ln64_1225' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4977 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1234 = add i15 %add_ln64_1224, i15 %add_ln64_1223" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4977 'add' 'add_ln64_1234' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1236 = add i16 %add_ln64_1233, i16 %add_ln64_1225" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4978 'add' 'add_ln64_1236' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln64_347 = sext i15 %add_ln64_1238" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4979 'sext' 'sext_ln64_347' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4980 [1/1] (0.00ns)   --->   "%sext_ln64_349 = sext i15 %add_ln64_1241" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4980 'sext' 'sext_ln64_349' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1242 = add i16 %sext_ln64_349, i16 %sext_ln64_347" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4981 'add' 'add_ln64_1242' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4982 [1/1] (0.00ns)   --->   "%sext_ln64_350 = sext i14 %add_ln64_1244" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4982 'sext' 'sext_ln64_350' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4983 [1/1] (0.00ns)   --->   "%sext_ln64_351 = sext i13 %p_784" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4983 'sext' 'sext_ln64_351' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4984 [1/1] (0.84ns)   --->   "%add_ln64_1245 = add i16 %sext_ln63_974, i16 %sext_ln63_970" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4984 'add' 'add_ln64_1245' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4985 [1/1] (0.80ns)   --->   "%add_ln64_1246 = add i12 %sext_ln63_955, i12 2339" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4985 'add' 'add_ln64_1246' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4986 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i12 %add_ln64_1246" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4986 'zext' 'zext_ln64_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4987 [1/1] (0.84ns)   --->   "%add_ln64_1247 = add i15 %p_790, i15 %sext_ln64_351" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4987 'add' 'add_ln64_1247' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4988 [1/1] (0.00ns)   --->   "%zext_ln64_7 = zext i12 %add_ln64_1246" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4988 'zext' 'zext_ln64_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1248 = add i16 %zext_ln64_6, i16 %add_ln64_1245" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4989 'add' 'add_ln64_1248' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln64_352 = sext i14 %add_ln64_1244" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4990 'sext' 'sext_ln64_352' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 4991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1249 = add i15 %zext_ln64_7, i15 %add_ln64_1247" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4991 'add' 'add_ln64_1249' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4992 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1250 = add i16 %add_ln64_1248, i16 %sext_ln64_350" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4992 'add' 'add_ln64_1250' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1251 = add i15 %add_ln64_1241, i15 %add_ln64_1238" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4993 'add' 'add_ln64_1251' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4994 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1252 = add i15 %add_ln64_1249, i15 %sext_ln64_352" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4994 'add' 'add_ln64_1252' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4995 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1253 = add i16 %add_ln64_1250, i16 %add_ln64_1242" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4995 'add' 'add_ln64_1253' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1254 = add i15 %add_ln64_1235, i15 %add_ln64_1234" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4996 'add' 'add_ln64_1254' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4997 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1255 = add i15 %add_ln64_1252, i15 %add_ln64_1251" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4997 'add' 'add_ln64_1255' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4998 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_58 = add i16 %add_ln64_1253, i16 %add_ln64_1236" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 4998 'add' 'sum_58' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4999 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_23 = add i15 %add_ln64_1255, i15 %add_ln64_1254" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 4999 'add' 'add_ln55_23' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_58, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5000 'bitselect' 'tmp_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5001 [1/1] (0.85ns)   --->   "%icmp_ln76_22 = icmp_sgt  i16 %sum_58, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5001 'icmp' 'icmp_ln76_22' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5002 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_58, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5002 'bitselect' 'tmp_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5003 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%select_ln74_58 = select i1 %tmp_69, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5003 'select' 'select_ln74_58' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%or_ln74_22 = or i1 %tmp_68, i1 %icmp_ln76_22" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5004 'or' 'or_ln74_22' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5005 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_59 = select i1 %or_ln74_22, i15 %select_ln74_58, i15 %add_ln55_23" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5005 'select' 'sum_59' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5006 [1/1] (2.38ns)   --->   "%mul_ln63_593 = mul i28 %sext_ln63_4, i28 268433028" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5006 'mul' 'mul_ln63_593' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5007 [1/1] (0.00ns)   --->   "%p_791 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_593, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5007 'partselect' 'p_791' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5008 [1/1] (2.38ns)   --->   "%mul_ln63_594 = mul i25 %sext_ln63_15, i25 33554275" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5008 'mul' 'mul_ln63_594' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5009 [1/1] (0.00ns)   --->   "%p_792 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_594, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5009 'partselect' 'p_792' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5010 [1/1] (0.00ns)   --->   "%sext_ln63_975 = sext i13 %p_792" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5010 'sext' 'sext_ln63_975' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5011 [1/1] (2.38ns)   --->   "%mul_ln63_595 = mul i28 %sext_ln63_27, i28 2432" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5011 'mul' 'mul_ln63_595' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5012 [1/1] (0.00ns)   --->   "%p_793 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_595, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5012 'partselect' 'p_793' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5013 [1/1] (2.38ns)   --->   "%mul_ln63_596 = mul i26 %sext_ln63_33, i26 487" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5013 'mul' 'mul_ln63_596' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5014 [1/1] (0.00ns)   --->   "%p_794 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_596, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5014 'partselect' 'p_794' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5015 [1/1] (0.00ns)   --->   "%sext_ln63_976 = sext i14 %p_794" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5015 'sext' 'sext_ln63_976' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5016 [1/1] (2.38ns)   --->   "%mul_ln63_597 = mul i28 %sext_ln63_43, i28 268433843" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5016 'mul' 'mul_ln63_597' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5017 [1/1] (0.00ns)   --->   "%p_795 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_597, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5017 'partselect' 'p_795' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5018 [1/1] (2.38ns)   --->   "%mul_ln63_598 = mul i27 %sext_ln63_60, i27 653" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5018 'mul' 'mul_ln63_598' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5019 [1/1] (0.00ns)   --->   "%p_796 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_598, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5019 'partselect' 'p_796' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln63_977 = sext i15 %p_796" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5020 'sext' 'sext_ln63_977' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5021 [1/1] (2.38ns)   --->   "%mul_ln63_599 = mul i28 %sext_ln63_67, i28 3224" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5021 'mul' 'mul_ln63_599' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5022 [1/1] (0.00ns)   --->   "%p_797 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_599, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5022 'partselect' 'p_797' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5023 [1/1] (2.38ns)   --->   "%mul_ln63_600 = mul i28 %sext_ln63_75, i28 268434013" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5023 'mul' 'mul_ln63_600' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5024 [1/1] (0.00ns)   --->   "%p_798 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_600, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5024 'partselect' 'p_798' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5025 [1/1] (2.38ns)   --->   "%mul_ln63_601 = mul i28 %sext_ln63_85, i28 268433520" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5025 'mul' 'mul_ln63_601' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5026 [1/1] (0.00ns)   --->   "%p_799 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_601, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5026 'partselect' 'p_799' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5027 [1/1] (2.38ns)   --->   "%mul_ln63_602 = mul i28 %sext_ln63_99, i28 2369" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5027 'mul' 'mul_ln63_602' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5028 [1/1] (0.00ns)   --->   "%p_800 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_602, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5028 'partselect' 'p_800' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5029 [1/1] (2.38ns)   --->   "%mul_ln63_603 = mul i28 %sext_ln63_107, i28 268433328" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5029 'mul' 'mul_ln63_603' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5030 [1/1] (0.00ns)   --->   "%p_801 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_603, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5030 'partselect' 'p_801' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5031 [1/1] (2.38ns)   --->   "%mul_ln63_604 = mul i27 %sext_ln63_124, i27 134217060" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5031 'mul' 'mul_ln63_604' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5032 [1/1] (0.00ns)   --->   "%p_802 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_604, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5032 'partselect' 'p_802' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5033 [1/1] (2.38ns)   --->   "%mul_ln63_605 = mul i28 %sext_ln63_134, i28 7466" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5033 'mul' 'mul_ln63_605' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5034 [1/1] (0.00ns)   --->   "%p_803 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_605, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5034 'partselect' 'p_803' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5035 [1/1] (2.38ns)   --->   "%mul_ln63_606 = mul i28 %sext_ln63_137, i28 268432021" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5035 'mul' 'mul_ln63_606' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5036 [1/1] (0.00ns)   --->   "%p_804 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_606, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5036 'partselect' 'p_804' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5037 [1/1] (2.38ns)   --->   "%mul_ln63_607 = mul i28 %sext_ln63_147, i28 268432987" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5037 'mul' 'mul_ln63_607' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5038 [1/1] (0.00ns)   --->   "%p_805 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_607, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5038 'partselect' 'p_805' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5039 [1/1] (2.38ns)   --->   "%mul_ln63_608 = mul i28 %sext_ln63_157, i28 7794" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5039 'mul' 'mul_ln63_608' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5040 [1/1] (0.00ns)   --->   "%p_806 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_608, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5040 'partselect' 'p_806' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5041 [1/1] (0.00ns)   --->   "%trunc_ln64_213 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_606, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5041 'partselect' 'trunc_ln64_213' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5042 [1/1] (0.00ns)   --->   "%trunc_ln64_216 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_607, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5042 'partselect' 'trunc_ln64_216' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5043 [1/1] (0.00ns)   --->   "%trunc_ln64_217 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_608, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5043 'partselect' 'trunc_ln64_217' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5044 [1/1] (0.00ns)   --->   "%trunc_ln64_220 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_593, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5044 'partselect' 'trunc_ln64_220' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5045 [1/1] (0.83ns)   --->   "%add_ln64_1282 = add i15 %sext_ln63_975, i15 %sext_ln63_976" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5045 'add' 'add_ln64_1282' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5046 [1/1] (0.00ns)   --->   "%sext_ln64_353 = sext i15 %add_ln64_1282" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5046 'sext' 'sext_ln64_353' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5047 [1/1] (0.00ns)   --->   "%trunc_ln64_222 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_595, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5047 'partselect' 'trunc_ln64_222' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5048 [1/1] (0.85ns)   --->   "%add_ln64_1283 = add i16 %sext_ln64_353, i16 %p_793" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5048 'add' 'add_ln64_1283' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5049 [1/1] (0.00ns)   --->   "%trunc_ln64_223 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_597, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5049 'partselect' 'trunc_ln64_223' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1284 = add i16 %sext_ln63_977, i16 %p_795" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5050 'add' 'add_ln64_1284' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5051 [1/1] (0.00ns)   --->   "%trunc_ln64_224 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_601, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5051 'partselect' 'trunc_ln64_224' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5052 [1/1] (0.00ns)   --->   "%trunc_ln64_225 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_599, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5052 'partselect' 'trunc_ln64_225' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5053 [1/1] (0.85ns)   --->   "%add_ln64_1285 = add i16 %p_797, i16 %p_799" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5053 'add' 'add_ln64_1285' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1286 = add i15 %p_796, i15 %trunc_ln64_223" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5054 'add' 'add_ln64_1286' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5055 [1/1] (0.84ns)   --->   "%add_ln64_1287 = add i15 %trunc_ln64_225, i15 %trunc_ln64_224" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5055 'add' 'add_ln64_1287' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5056 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1288 = add i16 %add_ln64_1285, i16 %add_ln64_1284" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5056 'add' 'add_ln64_1288' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5057 [1/1] (0.84ns)   --->   "%add_ln64_1289 = add i15 %add_ln64_1282, i15 %trunc_ln64_222" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5057 'add' 'add_ln64_1289' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5058 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1290 = add i15 %add_ln64_1287, i15 %add_ln64_1286" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5058 'add' 'add_ln64_1290' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5059 [1/1] (0.00ns)   --->   "%trunc_ln64_226 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_602, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5059 'partselect' 'trunc_ln64_226' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5060 [1/1] (0.00ns)   --->   "%trunc_ln64_227 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_603, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5060 'partselect' 'trunc_ln64_227' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5061 [1/1] (0.85ns)   --->   "%add_ln64_1292 = add i16 %p_801, i16 %p_800" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5061 'add' 'add_ln64_1292' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5062 [1/1] (0.00ns)   --->   "%trunc_ln64_228 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_600, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5062 'partselect' 'trunc_ln64_228' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5063 [1/1] (0.84ns)   --->   "%add_ln64_1293 = add i15 %trunc_ln64_227, i15 %trunc_ln64_226" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5063 'add' 'add_ln64_1293' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5064 [1/1] (0.00ns)   --->   "%trunc_ln64_229 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_605, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5064 'partselect' 'trunc_ln64_229' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 5065 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_14, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5065 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 10.9>
ST_31 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln63_98 = sext i16 %a_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5066 'sext' 'sext_ln63_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5067 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i14 %sum_31" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5067 'sext' 'sext_ln55_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5068 [1/1] (0.00ns)   --->   "%zext_ln55_15 = zext i15 %sext_ln55_3" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5068 'zext' 'zext_ln55_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5069 [1/1] (0.00ns)   --->   "%sext_ln63_978 = sext i15 %p_802" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5069 'sext' 'sext_ln63_978' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5070 [1/1] (2.38ns)   --->   "%mul_ln63_609 = mul i28 %sext_ln63_164, i28 268431570" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5070 'mul' 'mul_ln63_609' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5071 [1/1] (0.00ns)   --->   "%p_807 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_609, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5071 'partselect' 'p_807' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5072 [1/1] (2.38ns)   --->   "%mul_ln63_610 = mul i28 %sext_ln63_179, i28 268432370" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5072 'mul' 'mul_ln63_610' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5073 [1/1] (0.00ns)   --->   "%p_808 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_610, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5073 'partselect' 'p_808' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5074 [1/1] (2.38ns)   --->   "%mul_ln63_611 = mul i28 %sext_ln63_186, i28 4212" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5074 'mul' 'mul_ln63_611' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5075 [1/1] (0.00ns)   --->   "%p_809 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_611, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5075 'partselect' 'p_809' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5076 [1/1] (2.38ns)   --->   "%mul_ln63_612 = mul i28 %sext_ln63_196, i28 268433348" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5076 'mul' 'mul_ln63_612' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5077 [1/1] (0.00ns)   --->   "%p_810 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_612, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5077 'partselect' 'p_810' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5078 [1/1] (2.38ns)   --->   "%mul_ln63_613 = mul i28 %sext_ln63_205, i28 268432532" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5078 'mul' 'mul_ln63_613' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5079 [1/1] (0.00ns)   --->   "%p_811 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_613, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5079 'partselect' 'p_811' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5080 [1/1] (2.38ns)   --->   "%mul_ln63_614 = mul i28 %sext_ln63_219, i28 5391" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5080 'mul' 'mul_ln63_614' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5081 [1/1] (0.00ns)   --->   "%p_812 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_614, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5081 'partselect' 'p_812' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5082 [1/1] (2.38ns)   --->   "%mul_ln63_615 = mul i28 %sext_ln63_227, i28 268431821" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5082 'mul' 'mul_ln63_615' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5083 [1/1] (0.00ns)   --->   "%p_813 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_615, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5083 'partselect' 'p_813' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5084 [1/1] (2.38ns)   --->   "%mul_ln63_616 = mul i28 %sext_ln63_242, i28 268432895" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5084 'mul' 'mul_ln63_616' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5085 [1/1] (0.00ns)   --->   "%p_814 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_616, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5085 'partselect' 'p_814' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5086 [1/1] (2.38ns)   --->   "%mul_ln63_617 = mul i28 %sext_ln63_251, i28 2262" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5086 'mul' 'mul_ln63_617' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5087 [1/1] (0.00ns)   --->   "%p_815 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_617, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5087 'partselect' 'p_815' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5088 [1/1] (2.38ns)   --->   "%mul_ln63_618 = mul i28 %sext_ln63_261, i28 268432443" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5088 'mul' 'mul_ln63_618' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5089 [1/1] (0.00ns)   --->   "%p_816 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_618, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5089 'partselect' 'p_816' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5090 [1/1] (2.38ns)   --->   "%mul_ln63_619 = mul i28 %sext_ln63_268, i28 1440" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5090 'mul' 'mul_ln63_619' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5091 [1/1] (0.00ns)   --->   "%p_817 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln63_619, i32 12, i32 27" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5091 'partselect' 'p_817' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5092 [1/1] (0.00ns)   --->   "%trunc_ln64_208 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_616, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5092 'partselect' 'trunc_ln64_208' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5093 [1/1] (0.00ns)   --->   "%trunc_ln64_209 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_617, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5093 'partselect' 'trunc_ln64_209' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5094 [1/1] (0.85ns)   --->   "%add_ln64_1257 = add i16 %p_815, i16 %p_814" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5094 'add' 'add_ln64_1257' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5095 [1/1] (0.00ns)   --->   "%trunc_ln64_210 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_618, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5095 'partselect' 'trunc_ln64_210' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5096 [1/1] (0.84ns)   --->   "%add_ln64_1258 = add i15 %trunc_ln64_209, i15 %trunc_ln64_208" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5096 'add' 'add_ln64_1258' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1259 = add i16 %add_ln64_1257, i16 %p_816" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5097 'add' 'add_ln64_1259' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5098 [1/1] (0.00ns)   --->   "%trunc_ln64_211 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_615, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5098 'partselect' 'trunc_ln64_211' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5099 [1/1] (0.00ns)   --->   "%trunc_ln64_212 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_613, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5099 'partselect' 'trunc_ln64_212' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1260 = add i16 %p_811, i16 %p_813" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5100 'add' 'add_ln64_1260' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5101 [1/1] (0.00ns)   --->   "%trunc_ln64_214 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_614, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5101 'partselect' 'trunc_ln64_214' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5102 [1/1] (0.85ns)   --->   "%add_ln64_1261 = add i16 %p_812, i16 %p_804" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5102 'add' 'add_ln64_1261' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1262 = add i15 %trunc_ln64_212, i15 %trunc_ln64_211" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5103 'add' 'add_ln64_1262' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5104 [1/1] (0.84ns)   --->   "%add_ln64_1263 = add i15 %trunc_ln64_214, i15 %trunc_ln64_213" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5104 'add' 'add_ln64_1263' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5105 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1264 = add i16 %add_ln64_1261, i16 %add_ln64_1260" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5105 'add' 'add_ln64_1264' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1265 = add i15 %add_ln64_1258, i15 %trunc_ln64_210" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5106 'add' 'add_ln64_1265' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5107 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1266 = add i15 %add_ln64_1263, i15 %add_ln64_1262" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5107 'add' 'add_ln64_1266' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5108 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1267 = add i16 %add_ln64_1264, i16 %add_ln64_1259" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5108 'add' 'add_ln64_1267' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5109 [1/1] (0.00ns)   --->   "%trunc_ln64_215 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_610, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5109 'partselect' 'trunc_ln64_215' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5110 [1/1] (0.85ns)   --->   "%add_ln64_1268 = add i16 %p_805, i16 %p_808" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5110 'add' 'add_ln64_1268' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5111 [1/1] (0.84ns)   --->   "%add_ln64_1269 = add i15 %trunc_ln64_216, i15 %trunc_ln64_215" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5111 'add' 'add_ln64_1269' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1270 = add i16 %add_ln64_1268, i16 %p_806" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5112 'add' 'add_ln64_1270' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5113 [1/1] (0.00ns)   --->   "%trunc_ln64_218 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_612, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5113 'partselect' 'trunc_ln64_218' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5114 [1/1] (0.00ns)   --->   "%trunc_ln64_219 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_609, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5114 'partselect' 'trunc_ln64_219' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1271 = add i16 %p_807, i16 %p_810" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5115 'add' 'add_ln64_1271' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5116 [1/1] (0.00ns)   --->   "%trunc_ln64_221 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_611, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5116 'partselect' 'trunc_ln64_221' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5117 [1/1] (0.85ns)   --->   "%add_ln64_1272 = add i16 %p_809, i16 %p_791" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5117 'add' 'add_ln64_1272' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1273 = add i15 %trunc_ln64_219, i15 %trunc_ln64_218" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5118 'add' 'add_ln64_1273' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5119 [1/1] (0.84ns)   --->   "%add_ln64_1274 = add i15 %trunc_ln64_221, i15 %trunc_ln64_220" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5119 'add' 'add_ln64_1274' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5120 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1275 = add i16 %add_ln64_1272, i16 %add_ln64_1271" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5120 'add' 'add_ln64_1275' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1276 = add i15 %add_ln64_1269, i15 %trunc_ln64_217" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5121 'add' 'add_ln64_1276' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5122 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1277 = add i15 %add_ln64_1274, i15 %add_ln64_1273" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5122 'add' 'add_ln64_1277' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5123 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1278 = add i16 %add_ln64_1275, i16 %add_ln64_1270" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5123 'add' 'add_ln64_1278' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5124 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1279 = add i15 %add_ln64_1266, i15 %add_ln64_1265" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5124 'add' 'add_ln64_1279' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5125 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1280 = add i15 %add_ln64_1277, i15 %add_ln64_1276" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5125 'add' 'add_ln64_1280' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1281 = add i16 %add_ln64_1278, i16 %add_ln64_1267" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5126 'add' 'add_ln64_1281' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1291 = add i16 %add_ln64_1288, i16 %add_ln64_1283" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5127 'add' 'add_ln64_1291' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1294 = add i16 %add_ln64_1292, i16 %p_798" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5128 'add' 'add_ln64_1294' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1295 = add i16 %p_803, i16 %sext_ln63_978" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5129 'add' 'add_ln64_1295' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5130 [1/1] (0.00ns)   --->   "%trunc_ln64_230 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln63_619, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5130 'partselect' 'trunc_ln64_230' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5131 [1/1] (0.85ns)   --->   "%add_ln64_1296 = add i16 %p_817, i16 2453" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5131 'add' 'add_ln64_1296' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1297 = add i15 %trunc_ln64_229, i15 %p_802" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5132 'add' 'add_ln64_1297' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5133 [1/1] (0.84ns)   --->   "%add_ln64_1298 = add i15 %trunc_ln64_230, i15 2453" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5133 'add' 'add_ln64_1298' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5134 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1299 = add i16 %add_ln64_1296, i16 %add_ln64_1295" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5134 'add' 'add_ln64_1299' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1300 = add i15 %add_ln64_1293, i15 %trunc_ln64_228" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5135 'add' 'add_ln64_1300' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5136 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1301 = add i15 %add_ln64_1298, i15 %add_ln64_1297" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5136 'add' 'add_ln64_1301' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5137 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1302 = add i16 %add_ln64_1299, i16 %add_ln64_1294" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5137 'add' 'add_ln64_1302' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1303 = add i15 %add_ln64_1290, i15 %add_ln64_1289" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5138 'add' 'add_ln64_1303' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5139 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1304 = add i15 %add_ln64_1301, i15 %add_ln64_1300" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5139 'add' 'add_ln64_1304' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5140 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1305 = add i16 %add_ln64_1302, i16 %add_ln64_1291" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5140 'add' 'add_ln64_1305' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1306 = add i15 %add_ln64_1280, i15 %add_ln64_1279" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5141 'add' 'add_ln64_1306' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5142 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1307 = add i15 %add_ln64_1304, i15 %add_ln64_1303" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5142 'add' 'add_ln64_1307' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5143 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_60 = add i16 %add_ln64_1305, i16 %add_ln64_1281" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5143 'add' 'sum_60' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5144 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_24 = add i15 %add_ln64_1307, i15 %add_ln64_1306" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5144 'add' 'add_ln55_24' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_60, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5145 'bitselect' 'tmp_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5146 [1/1] (0.85ns)   --->   "%icmp_ln76_23 = icmp_sgt  i16 %sum_60, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5146 'icmp' 'icmp_ln76_23' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_60, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5147 'bitselect' 'tmp_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%select_ln74_60 = select i1 %tmp_71, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5148 'select' 'select_ln74_60' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%or_ln74_23 = or i1 %tmp_70, i1 %icmp_ln76_23" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5149 'or' 'or_ln74_23' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5150 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_61 = select i1 %or_ln74_23, i15 %select_ln74_60, i15 %add_ln55_24" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5150 'select' 'sum_61' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5151 [1/1] (2.38ns)   --->   "%mul_ln63_620 = mul i23 %sext_ln63_16, i23 37" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5151 'mul' 'mul_ln63_620' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5152 [1/1] (0.00ns)   --->   "%p_819 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %mul_ln63_620, i32 12, i32 22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5152 'partselect' 'p_819' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5153 [1/1] (0.00ns)   --->   "%sext_ln63_980 = sext i11 %p_819" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5153 'sext' 'sext_ln63_980' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5154 [1/1] (2.38ns)   --->   "%mul_ln63_621 = mul i22 %sext_ln63_34, i22 4194282" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5154 'mul' 'mul_ln63_621' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5155 [1/1] (0.00ns)   --->   "%p_821 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_621, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5155 'partselect' 'p_821' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln63_983 = sext i10 %p_821" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5156 'sext' 'sext_ln63_983' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5157 [1/1] (2.38ns)   --->   "%mul_ln63_622 = mul i26 %sext_ln63_65, i26 67108573" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5157 'mul' 'mul_ln63_622' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5158 [1/1] (0.00ns)   --->   "%p_823 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_622, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5158 'partselect' 'p_823' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5159 [1/1] (0.00ns)   --->   "%sext_ln63_985 = sext i14 %p_823" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5159 'sext' 'sext_ln63_985' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5160 [1/1] (2.38ns)   --->   "%mul_ln63_623 = mul i26 %sext_ln63_91, i26 67108362" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5160 'mul' 'mul_ln63_623' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5161 [1/1] (0.00ns)   --->   "%p_825 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_623, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5161 'partselect' 'p_825' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln63_989 = sext i14 %p_825" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5162 'sext' 'sext_ln63_989' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5163 [1/1] (2.38ns)   --->   "%mul_ln63_624 = mul i25 %sext_ln63_98, i25 33554269" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5163 'mul' 'mul_ln63_624' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5164 [1/1] (0.00ns)   --->   "%p_826 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_624, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5164 'partselect' 'p_826' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5165 [1/1] (0.00ns)   --->   "%sext_ln63_990 = sext i13 %p_826" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5165 'sext' 'sext_ln63_990' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5166 [1/1] (2.38ns)   --->   "%mul_ln63_625 = mul i22 %sext_ln63_115, i22 4194278" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5166 'mul' 'mul_ln63_625' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5167 [1/1] (0.00ns)   --->   "%p_827 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_625, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5167 'partselect' 'p_827' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5168 [1/1] (0.00ns)   --->   "%sext_ln63_991 = sext i10 %p_827" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5168 'sext' 'sext_ln63_991' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5169 [1/1] (2.38ns)   --->   "%mul_ln63_626 = mul i24 %sext_ln63_121, i24 16777126" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5169 'mul' 'mul_ln63_626' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5170 [1/1] (0.00ns)   --->   "%p_828 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_626, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5170 'partselect' 'p_828' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln63_992 = sext i12 %p_828" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5171 'sext' 'sext_ln63_992' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5172 [1/1] (2.38ns)   --->   "%mul_ln63_627 = mul i22 %sext_ln63_129, i22 4194279" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5172 'mul' 'mul_ln63_627' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5173 [1/1] (0.00ns)   --->   "%p_829 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %mul_ln63_627, i32 12, i32 21" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5173 'partselect' 'p_829' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5174 [1/1] (2.38ns)   --->   "%mul_ln63_628 = mul i25 %sext_ln63_143, i25 147" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5174 'mul' 'mul_ln63_628' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5175 [1/1] (0.00ns)   --->   "%p_830 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_628, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5175 'partselect' 'p_830' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5176 [1/1] (0.00ns)   --->   "%sext_ln63_994 = sext i13 %p_830" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5176 'sext' 'sext_ln63_994' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5177 [1/1] (2.38ns)   --->   "%mul_ln63_629 = mul i25 %sext_ln63_152, i25 143" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5177 'mul' 'mul_ln63_629' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5178 [1/1] (0.00ns)   --->   "%p_831 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_629, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5178 'partselect' 'p_831' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln63_995 = sext i13 %p_831" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5179 'sext' 'sext_ln63_995' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5180 [1/1] (0.00ns)   --->   "%sext_ln63_1004 = sext i14 %p_838" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5180 'sext' 'sext_ln63_1004' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_31 : Operation 5181 [1/1] (0.83ns)   --->   "%add_ln64_1311 = add i15 %sext_ln63_1004, i15 %sext_ln63_995" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5181 'add' 'add_ln64_1311' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1326 = add i15 %sext_ln63_983, i15 %sext_ln63_985" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5182 'add' 'add_ln64_1326' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5183 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1327 = add i15 %add_ln64_1326, i15 %sext_ln63_980" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5183 'add' 'add_ln64_1327' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5184 [1/1] (0.83ns)   --->   "%add_ln64_1329 = add i15 %sext_ln63_990, i15 %sext_ln63_989" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5184 'add' 'add_ln64_1329' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1333 = add i14 %sext_ln63_991, i14 %sext_ln63_994" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5185 'add' 'add_ln64_1333' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5186 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln64_1334 = add i14 %add_ln64_1333, i14 %sext_ln63_992" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5186 'add' 'add_ln64_1334' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5187 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_15, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5187 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 10.9>
ST_32 : Operation 5188 [1/1] (0.00ns)   --->   "%sext_ln63_472 = sext i7 %p_245" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5188 'sext' 'sext_ln63_472' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5189 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i14 %sum_33" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5189 'sext' 'sext_ln55_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5190 [1/1] (0.00ns)   --->   "%zext_ln55_16 = zext i15 %sext_ln55_5" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5190 'zext' 'zext_ln55_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln63_993 = sext i10 %p_829" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5191 'sext' 'sext_ln63_993' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5192 [1/1] (2.38ns)   --->   "%mul_ln63_630 = mul i26 %sext_ln63_162, i26 331" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5192 'mul' 'mul_ln63_630' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5193 [1/1] (0.00ns)   --->   "%p_832 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_630, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5193 'partselect' 'p_832' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5194 [1/1] (0.00ns)   --->   "%sext_ln63_996 = sext i14 %p_832" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5194 'sext' 'sext_ln63_996' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5195 [1/1] (2.38ns)   --->   "%mul_ln63_631 = mul i27 %sext_ln63_170, i27 538" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5195 'mul' 'mul_ln63_631' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5196 [1/1] (0.00ns)   --->   "%p_833 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %mul_ln63_631, i32 12, i32 26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5196 'partselect' 'p_833' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5197 [1/1] (0.00ns)   --->   "%sext_ln63_997 = sext i15 %p_833" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5197 'sext' 'sext_ln63_997' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5198 [1/1] (2.38ns)   --->   "%mul_ln63_632 = mul i25 %sext_ln63_180, i25 231" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5198 'mul' 'mul_ln63_632' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5199 [1/1] (0.00ns)   --->   "%p_834 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_632, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5199 'partselect' 'p_834' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5200 [1/1] (0.00ns)   --->   "%sext_ln63_998 = sext i13 %p_834" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5200 'sext' 'sext_ln63_998' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5201 [1/1] (2.38ns)   --->   "%mul_ln63_633 = mul i25 %sext_ln63_197, i25 178" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5201 'mul' 'mul_ln63_633' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5202 [1/1] (0.00ns)   --->   "%p_835 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_633, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5202 'partselect' 'p_835' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5203 [1/1] (0.00ns)   --->   "%sext_ln63_999 = sext i13 %p_835" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5203 'sext' 'sext_ln63_999' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5204 [1/1] (2.38ns)   --->   "%mul_ln63_634 = mul i24 %sext_ln63_211, i24 100" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5204 'mul' 'mul_ln63_634' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5205 [1/1] (0.00ns)   --->   "%p_836 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_634, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5205 'partselect' 'p_836' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5206 [1/1] (0.00ns)   --->   "%sext_ln63_1000 = sext i12 %p_836" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5206 'sext' 'sext_ln63_1000' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5207 [1/1] (2.38ns)   --->   "%mul_ln63_635 = mul i26 %sext_ln63_223, i26 337" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5207 'mul' 'mul_ln63_635' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5208 [1/1] (0.00ns)   --->   "%p_837 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_635, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5208 'partselect' 'p_837' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5209 [1/1] (0.00ns)   --->   "%sext_ln63_1001 = sext i14 %p_837" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5209 'sext' 'sext_ln63_1001' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5210 [1/1] (2.38ns)   --->   "%mul_ln63_636 = mul i26 %sext_ln63_239, i26 438" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5210 'mul' 'mul_ln63_636' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5211 [1/1] (0.00ns)   --->   "%p_839 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_636, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5211 'partselect' 'p_839' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5212 [1/1] (0.00ns)   --->   "%sext_ln63_1005 = sext i14 %p_839" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5212 'sext' 'sext_ln63_1005' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5213 [1/1] (2.38ns)   --->   "%mul_ln63_637 = mul i25 %sext_ln63_249, i25 233" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5213 'mul' 'mul_ln63_637' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5214 [1/1] (0.00ns)   --->   "%p_840 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln63_637, i32 12, i32 24" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5214 'partselect' 'p_840' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5215 [1/1] (0.00ns)   --->   "%sext_ln63_1006 = sext i13 %p_840" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5215 'sext' 'sext_ln63_1006' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5216 [1/1] (2.38ns)   --->   "%mul_ln63_638 = mul i26 %sext_ln63_260, i26 481" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5216 'mul' 'mul_ln63_638' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5217 [1/1] (0.00ns)   --->   "%p_841 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln63_638, i32 12, i32 25" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5217 'partselect' 'p_841' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5218 [1/1] (0.00ns)   --->   "%sext_ln63_1007 = sext i14 %p_841" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5218 'sext' 'sext_ln63_1007' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5219 [1/1] (2.38ns)   --->   "%mul_ln63_639 = mul i24 %sext_ln63_270, i24 86" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5219 'mul' 'mul_ln63_639' <Predicate = (!icmp_ln48)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5220 [1/1] (0.00ns)   --->   "%p_842 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %mul_ln63_639, i32 12, i32 23" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5220 'partselect' 'p_842' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5221 [1/1] (0.00ns)   --->   "%sext_ln63_1008 = sext i12 %p_842" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 5221 'sext' 'sext_ln63_1008' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5222 [1/1] (0.83ns)   --->   "%add_ln64_1309 = add i15 %sext_ln63_1006, i15 %sext_ln63_1001" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5222 'add' 'add_ln64_1309' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5223 [1/1] (0.00ns)   --->   "%sext_ln64_354 = sext i15 %add_ln64_1309" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5223 'sext' 'sext_ln64_354' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5224 [1/1] (0.00ns)   --->   "%sext_ln64_355 = sext i14 %p_841" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5224 'sext' 'sext_ln64_355' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1310 = add i16 %sext_ln64_354, i16 %sext_ln63_1007" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5225 'add' 'add_ln64_1310' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5226 [1/1] (0.00ns)   --->   "%sext_ln64_356 = sext i15 %add_ln64_1311" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5226 'sext' 'sext_ln64_356' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5227 [1/1] (0.00ns)   --->   "%sext_ln64_357 = sext i14 %p_839" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5227 'sext' 'sext_ln64_357' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5228 [1/1] (0.84ns)   --->   "%add_ln64_1312 = add i16 %sext_ln64_356, i16 %sext_ln63_1005" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5228 'add' 'add_ln64_1312' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1313 = add i15 %add_ln64_1309, i15 %sext_ln64_355" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5229 'add' 'add_ln64_1313' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5230 [1/1] (0.84ns)   --->   "%add_ln64_1314 = add i15 %add_ln64_1311, i15 %sext_ln64_357" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5230 'add' 'add_ln64_1314' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5231 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1315 = add i16 %add_ln64_1312, i16 %add_ln64_1310" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5231 'add' 'add_ln64_1315' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5232 [1/1] (0.83ns)   --->   "%add_ln64_1316 = add i15 %sext_ln63_996, i15 %sext_ln63_998" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5232 'add' 'add_ln64_1316' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5233 [1/1] (0.00ns)   --->   "%sext_ln64_358 = sext i15 %add_ln64_1316" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5233 'sext' 'sext_ln64_358' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1317 = add i16 %sext_ln64_358, i16 %sext_ln63_997" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5234 'add' 'add_ln64_1317' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1318 = add i14 %sext_ln63_1000, i14 %sext_ln63_999" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5235 'add' 'add_ln64_1318' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5236 [1/1] (0.00ns)   --->   "%sext_ln64_359 = sext i11 %add_ln64_1319" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5236 'sext' 'sext_ln64_359' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5237 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln64_1320 = add i14 %sext_ln64_359, i14 %add_ln64_1318" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5237 'add' 'add_ln64_1320' <Predicate = (!icmp_ln48)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5238 [1/1] (0.00ns)   --->   "%sext_ln64_360 = sext i14 %add_ln64_1320" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5238 'sext' 'sext_ln64_360' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1321 = add i15 %add_ln64_1316, i15 %p_833" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5239 'add' 'add_ln64_1321' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5240 [1/1] (0.00ns)   --->   "%sext_ln64_361 = sext i14 %add_ln64_1320" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5240 'sext' 'sext_ln64_361' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5241 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1322 = add i16 %sext_ln64_360, i16 %add_ln64_1317" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5241 'add' 'add_ln64_1322' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5242 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1323 = add i15 %add_ln64_1314, i15 %add_ln64_1313" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5242 'add' 'add_ln64_1323' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5243 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1324 = add i15 %sext_ln64_361, i15 %add_ln64_1321" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5243 'add' 'add_ln64_1324' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1325 = add i16 %add_ln64_1322, i16 %add_ln64_1315" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5244 'add' 'add_ln64_1325' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5245 [1/1] (0.00ns)   --->   "%sext_ln64_362 = sext i15 %add_ln64_1327" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5245 'sext' 'sext_ln64_362' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5246 [1/1] (0.00ns)   --->   "%sext_ln64_363 = sext i14 %add_ln64_1328" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5246 'sext' 'sext_ln64_363' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5247 [1/1] (0.00ns)   --->   "%sext_ln64_364 = sext i15 %add_ln64_1329" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5247 'sext' 'sext_ln64_364' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5248 [1/1] (0.00ns)   --->   "%sext_ln64_365 = sext i14 %add_ln64_1328" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5248 'sext' 'sext_ln64_365' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5249 [1/1] (0.84ns)   --->   "%add_ln64_1330 = add i16 %sext_ln64_364, i16 %sext_ln64_363" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5249 'add' 'add_ln64_1330' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5250 [1/1] (0.84ns)   --->   "%add_ln64_1331 = add i15 %add_ln64_1329, i15 %sext_ln64_365" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5250 'add' 'add_ln64_1331' <Predicate = (!icmp_ln48)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1332 = add i16 %add_ln64_1330, i16 %sext_ln64_362" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5251 'add' 'add_ln64_1332' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln64_366 = sext i14 %add_ln64_1334" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5252 'sext' 'sext_ln64_366' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1335 = add i13 %sext_ln63_993, i13 %sext_ln63_1008" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5253 'add' 'add_ln64_1335' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5254 [1/1] (0.76ns)   --->   "%add_ln64_1336 = add i9 %sext_ln63_472, i9 401" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5254 'add' 'add_ln64_1336' <Predicate = (!icmp_ln48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5255 [1/1] (0.00ns)   --->   "%zext_ln64_13 = zext i9 %add_ln64_1336" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5255 'zext' 'zext_ln64_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5256 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln64_1337 = add i13 %zext_ln64_13, i13 %add_ln64_1335" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5256 'add' 'add_ln64_1337' <Predicate = (!icmp_ln48)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5257 [1/1] (0.00ns)   --->   "%sext_ln64_367 = sext i13 %add_ln64_1337" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5257 'sext' 'sext_ln64_367' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5258 [1/1] (0.83ns)   --->   "%add_ln64_1338 = add i15 %sext_ln64_367, i15 %sext_ln64_366" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5258 'add' 'add_ln64_1338' <Predicate = (!icmp_ln48)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5259 [1/1] (0.00ns)   --->   "%sext_ln64_368 = sext i15 %add_ln64_1338" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5259 'sext' 'sext_ln64_368' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1339 = add i15 %add_ln64_1331, i15 %add_ln64_1327" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5260 'add' 'add_ln64_1339' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5261 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln64_1340 = add i16 %sext_ln64_368, i16 %add_ln64_1332" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5261 'add' 'add_ln64_1340' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1341 = add i15 %add_ln64_1324, i15 %add_ln64_1323" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5262 'add' 'add_ln64_1341' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5263 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln64_1342 = add i15 %add_ln64_1338, i15 %add_ln64_1339" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5263 'add' 'add_ln64_1342' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5264 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sum_62 = add i16 %add_ln64_1340, i16 %add_ln64_1325" [lane_seg_hls/lane_seg_support.cpp:64]   --->   Operation 5264 'add' 'sum_62' <Predicate = (!icmp_ln48)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5265 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln55_25 = add i15 %add_ln64_1342, i15 %add_ln64_1341" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5265 'add' 'add_ln55_25' <Predicate = (!icmp_ln48)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_62, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5266 'bitselect' 'tmp_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5267 [1/1] (0.85ns)   --->   "%icmp_ln76_24 = icmp_sgt  i16 %sum_62, i16 24576" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 5267 'icmp' 'icmp_ln76_24' <Predicate = (!icmp_ln48)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_62, i32 15" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5268 'bitselect' 'tmp_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_32 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%select_ln74_62 = select i1 %tmp_73, i15 0, i15 24576" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5269 'select' 'select_ln74_62' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%or_ln74_24 = or i1 %tmp_72, i1 %icmp_ln76_24" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5270 'or' 'or_ln74_24' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5271 [1/1] (0.29ns) (out node of the LUT)   --->   "%sum_63 = select i1 %or_ln74_24, i15 %select_ln74_62, i15 %add_ln55_25" [lane_seg_hls/lane_seg_support.cpp:74]   --->   Operation 5271 'select' 'sum_63' <Predicate = (!icmp_ln48)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5272 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_16, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5272 'write' 'write_ln54' <Predicate = (!icmp_ln48)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 10.9>
ST_33 : Operation 5273 [1/1] (0.00ns)   --->   "%sext_ln55_7 = sext i14 %sum_35" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5273 'sext' 'sext_ln55_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5274 [1/1] (0.00ns)   --->   "%zext_ln55_17 = zext i15 %sext_ln55_7" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5274 'zext' 'zext_ln55_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5275 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_17, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5275 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 10.9>
ST_34 : Operation 5276 [1/1] (0.00ns)   --->   "%zext_ln55_18 = zext i15 %sum_37" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5276 'zext' 'zext_ln55_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5277 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_18, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5277 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 10.9>
ST_35 : Operation 5278 [1/1] (0.00ns)   --->   "%zext_ln55_19 = zext i15 %sum_39" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5278 'zext' 'zext_ln55_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5279 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_19, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5279 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 10.9>
ST_36 : Operation 5280 [1/1] (0.00ns)   --->   "%zext_ln55_20 = zext i15 %sum_41" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5280 'zext' 'zext_ln55_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 5281 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_20, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5281 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 10.9>
ST_37 : Operation 5282 [1/1] (0.00ns)   --->   "%zext_ln55_21 = zext i15 %sum_43" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5282 'zext' 'zext_ln55_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 5283 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_21, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5283 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 10.9>
ST_38 : Operation 5284 [1/1] (0.00ns)   --->   "%zext_ln55_22 = zext i15 %sum_45" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5284 'zext' 'zext_ln55_22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 5285 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_22, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5285 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 10.9>
ST_39 : Operation 5286 [1/1] (0.00ns)   --->   "%sext_ln55_9 = sext i14 %sum_47" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5286 'sext' 'sext_ln55_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5287 [1/1] (0.00ns)   --->   "%zext_ln55_23 = zext i15 %sext_ln55_9" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5287 'zext' 'zext_ln55_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 5288 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_23, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5288 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 10.9>
ST_40 : Operation 5289 [1/1] (0.00ns)   --->   "%zext_ln55_24 = zext i15 %sum_49" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5289 'zext' 'zext_ln55_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5290 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_24, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5290 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 10.9>
ST_41 : Operation 5291 [1/1] (0.00ns)   --->   "%zext_ln55_25 = zext i15 %sum_51" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5291 'zext' 'zext_ln55_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5292 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_25, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5292 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 10.9>
ST_42 : Operation 5293 [1/1] (0.00ns)   --->   "%zext_ln55_26 = zext i15 %sum_53" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5293 'zext' 'zext_ln55_26' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5294 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_26, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5294 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 10.9>
ST_43 : Operation 5295 [1/1] (0.00ns)   --->   "%zext_ln55_27 = zext i15 %sum_55" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5295 'zext' 'zext_ln55_27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5296 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_27, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5296 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 10.9>
ST_44 : Operation 5297 [1/1] (0.00ns)   --->   "%zext_ln55_28 = zext i15 %sum_57" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5297 'zext' 'zext_ln55_28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5298 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_28, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5298 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 10.9>
ST_45 : Operation 5299 [1/1] (0.00ns)   --->   "%zext_ln55_29 = zext i15 %sum_59" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5299 'zext' 'zext_ln55_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5300 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_29, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5300 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 10.9>
ST_46 : Operation 5301 [1/1] (0.00ns)   --->   "%zext_ln55_30 = zext i15 %sum_61" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5301 'zext' 'zext_ln55_30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5302 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_30, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5302 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 10.9>
ST_47 : Operation 5303 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_4_VITIS_LOOP_49_5_str"   --->   Operation 5303 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5304 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 5304 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5305 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 5305 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5306 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lane_seg_hls/lane_seg_support.cpp:49]   --->   Operation 5306 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5307 [1/1] (0.00ns)   --->   "%zext_ln55_31 = zext i15 %sum_63" [lane_seg_hls/lane_seg_support.cpp:55]   --->   Operation 5307 'zext' 'zext_ln55_31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5308 [1/1] (10.9ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_out_addr, i16 %zext_ln55_31, i2 3" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 5308 'write' 'write_ln54' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 5309 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body96" [lane_seg_hls/lane_seg_support.cpp:49]   --->   Operation 5309 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 4.050ns.

 <State 1>: 5.836ns
The critical path consists of the following:
	'alloca' operation ('ow') [4]  (0.000 ns)
	'load' operation ('ow_load', lane_seg_hls/lane_seg_support.cpp:49) on local variable 'ow' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln49', lane_seg_hls/lane_seg_support.cpp:49) [26]  (0.773 ns)
	'select' operation ('select_ln48_1', lane_seg_hls/lane_seg_support.cpp:48) [28]  (0.360 ns)
	'mul' operation ('mul_ln61', lane_seg_hls/lane_seg_support.cpp:61) [31]  (1.740 ns)
	'add' operation ('add_ln61', lane_seg_hls/lane_seg_support.cpp:61) [42]  (0.853 ns)
	'sub' operation ('sub_ln61', lane_seg_hls/lane_seg_support.cpp:61) [45]  (0.873 ns)
	'getelementptr' operation ('padded_addr', lane_seg_hls/lane_seg_support.cpp:61) [47]  (0.000 ns)
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [78]  (1.237 ns)

 <State 2>: 3.617ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [78]  (1.237 ns)
	'mul' operation ('mul_ln63_14', lane_seg_hls/lane_seg_support.cpp:63) [582]  (2.380 ns)

 <State 3>: 4.448ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [162]  (1.237 ns)
	'mul' operation ('mul_ln63_17', lane_seg_hls/lane_seg_support.cpp:63) [591]  (2.380 ns)
	'add' operation ('add_ln64_52', lane_seg_hls/lane_seg_support.cpp:64) [691]  (0.831 ns)

 <State 4>: 4.448ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [175]  (1.237 ns)
	'mul' operation ('mul_ln63_18', lane_seg_hls/lane_seg_support.cpp:63) [594]  (2.380 ns)
	'add' operation ('add_ln64_54', lane_seg_hls/lane_seg_support.cpp:64) [695]  (0.831 ns)

 <State 5>: 4.448ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [242]  (1.237 ns)
	'mul' operation ('mul_ln63_182', lane_seg_hls/lane_seg_support.cpp:63) [1709]  (2.380 ns)
	'add' operation ('add_ln64_374', lane_seg_hls/lane_seg_support.cpp:64) [1803]  (0.831 ns)

 <State 6>: 6.077ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [268]  (1.237 ns)
	'mul' operation ('mul_ln63_95', lane_seg_hls/lane_seg_support.cpp:63) [1076]  (2.380 ns)
	'add' operation ('add_ln64_200', lane_seg_hls/lane_seg_support.cpp:64) [1178]  (0.809 ns)
	'add' operation ('add_ln64_201', lane_seg_hls/lane_seg_support.cpp:64) [1180]  (0.820 ns)
	'add' operation ('add_ln64_202', lane_seg_hls/lane_seg_support.cpp:64) [1182]  (0.831 ns)

 <State 7>: 5.257ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [298]  (1.237 ns)
	'mul' operation ('mul_ln63_163', lane_seg_hls/lane_seg_support.cpp:63) [1559]  (2.380 ns)
	'add' operation ('add_ln64_339', lane_seg_hls/lane_seg_support.cpp:64) [1662]  (0.809 ns)
	'add' operation ('add_ln64_340', lane_seg_hls/lane_seg_support.cpp:64) [1664]  (0.831 ns)

 <State 8>: 4.470ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [326]  (1.237 ns)
	'mul' operation ('mul_ln63_187', lane_seg_hls/lane_seg_support.cpp:63) [1729]  (2.380 ns)
	'add' operation ('add_ln64_380', lane_seg_hls/lane_seg_support.cpp:64) [1812]  (0.853 ns)

 <State 9>: 4.470ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [365]  (1.237 ns)
	'mul' operation ('mul_ln63_190', lane_seg_hls/lane_seg_support.cpp:63) [1735]  (2.380 ns)
	'add' operation ('add_ln64_354', lane_seg_hls/lane_seg_support.cpp:64) [1775]  (0.853 ns)

 <State 10>: 4.470ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [390]  (1.237 ns)
	'mul' operation ('mul_ln63_31', lane_seg_hls/lane_seg_support.cpp:63) [628]  (2.380 ns)
	'add' operation ('add_ln64_38', lane_seg_hls/lane_seg_support.cpp:64) [673]  (0.853 ns)

 <State 11>: 5.924ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [406]  (1.237 ns)
	'mul' operation ('mul_ln63_32', lane_seg_hls/lane_seg_support.cpp:63) [631]  (2.380 ns)
	'add' operation ('add_ln64_44', lane_seg_hls/lane_seg_support.cpp:64) [683]  (0.842 ns)
	'add' operation ('add_ln64_47', lane_seg_hls/lane_seg_support.cpp:64) [686]  (0.733 ns)
	'add' operation ('add_ln64_50', lane_seg_hls/lane_seg_support.cpp:64) [689]  (0.733 ns)

 <State 12>: 4.470ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [450]  (1.237 ns)
	'mul' operation ('mul_ln63_35', lane_seg_hls/lane_seg_support.cpp:63) [638]  (2.380 ns)
	'add' operation ('add_ln64_31', lane_seg_hls/lane_seg_support.cpp:64) [664]  (0.853 ns)

 <State 13>: 4.349ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [462]  (1.237 ns)
	'mul' operation ('mul_ln63_36', lane_seg_hls/lane_seg_support.cpp:63) [640]  (2.380 ns)
	'add' operation ('add_ln64_32', lane_seg_hls/lane_seg_support.cpp:64) [665]  (0.000 ns)
	'add' operation ('add_ln64_36', lane_seg_hls/lane_seg_support.cpp:64) [669]  (0.733 ns)

 <State 14>: 5.191ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [488]  (1.237 ns)
	'mul' operation ('mul_ln63_60', lane_seg_hls/lane_seg_support.cpp:63) [812]  (2.380 ns)
	'add' operation ('add_ln64_77', lane_seg_hls/lane_seg_support.cpp:64) [823]  (0.842 ns)
	'add' operation ('add_ln64_84', lane_seg_hls/lane_seg_support.cpp:64) [833]  (0.000 ns)
	'add' operation ('add_ln64_98', lane_seg_hls/lane_seg_support.cpp:64) [853]  (0.733 ns)

 <State 15>: 8.366ns
The critical path consists of the following:
	'load' operation ('a', lane_seg_hls/lane_seg_support.cpp:61) on array 'padded' [516]  (1.237 ns)
	'mul' operation ('mul_ln63_88', lane_seg_hls/lane_seg_support.cpp:63) [971]  (2.380 ns)
	'add' operation ('add_ln64_167', lane_seg_hls/lane_seg_support.cpp:64) [1028]  (0.853 ns)
	'add' operation ('add_ln64_170', lane_seg_hls/lane_seg_support.cpp:64) [1031]  (0.687 ns)
	'add' operation ('add_ln64_173', lane_seg_hls/lane_seg_support.cpp:64) [1034]  (0.687 ns)
	'add' operation ('add_ln64_176', lane_seg_hls/lane_seg_support.cpp:64) [1037]  (0.687 ns)
	'add' operation ('sum', lane_seg_hls/lane_seg_support.cpp:64) [1040]  (0.687 ns)
	'icmp' operation ('icmp_ln76_2', lane_seg_hls/lane_seg_support.cpp:76) [1043]  (0.853 ns)
	'or' operation ('or_ln74_2', lane_seg_hls/lane_seg_support.cpp:74) [1046]  (0.000 ns)
	'select' operation ('sum', lane_seg_hls/lane_seg_support.cpp:74) [1047]  (0.294 ns)

 <State 16>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5202]  (10.950 ns)

 <State 17>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5203]  (10.950 ns)

 <State 18>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5204]  (10.950 ns)

 <State 19>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5205]  (10.950 ns)

 <State 20>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5206]  (10.950 ns)

 <State 21>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5207]  (10.950 ns)

 <State 22>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5208]  (10.950 ns)

 <State 23>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5209]  (10.950 ns)

 <State 24>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5210]  (10.950 ns)

 <State 25>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5211]  (10.950 ns)

 <State 26>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5212]  (10.950 ns)

 <State 27>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5213]  (10.950 ns)

 <State 28>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5214]  (10.950 ns)

 <State 29>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5215]  (10.950 ns)

 <State 30>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5216]  (10.950 ns)

 <State 31>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5217]  (10.950 ns)

 <State 32>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5218]  (10.950 ns)

 <State 33>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5219]  (10.950 ns)

 <State 34>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5220]  (10.950 ns)

 <State 35>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5221]  (10.950 ns)

 <State 36>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5222]  (10.950 ns)

 <State 37>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5223]  (10.950 ns)

 <State 38>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5224]  (10.950 ns)

 <State 39>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5225]  (10.950 ns)

 <State 40>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5226]  (10.950 ns)

 <State 41>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5227]  (10.950 ns)

 <State 42>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5228]  (10.950 ns)

 <State 43>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5229]  (10.950 ns)

 <State 44>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5230]  (10.950 ns)

 <State 45>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5231]  (10.950 ns)

 <State 46>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5232]  (10.950 ns)

 <State 47>: 10.950ns
The critical path consists of the following:
	bus write operation ('write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) [5233]  (10.950 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
