{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734091964890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734091964896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 19:12:42 2024 " "Processing started: Fri Dec 13 19:12:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734091964896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734091964896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta implement -c implement " "Command: quartus_sta implement -c implement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734091964896 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734091965155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734091966988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734091966988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091967060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091967060 ""}
{ "Info" "ISTA_SDC_FOUND" "../quartus/sdc.sdc " "Reading SDC File: '../quartus/sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734091968596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc.sdc 5 data_in port " "Ignored filter at sdc.sdc(5): data_in could not be matched with a port" {  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1734091968641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdc.sdc 5 Argument <targets> is an empty collection " "Ignored set_input_delay at sdc.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks clk\] -max 2.0 \[get_ports \{data_in\}\] " "set_input_delay -clock \[get_clocks clk\] -max 2.0 \[get_ports \{data_in\}\]" {  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1734091968643 ""}  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1734091968643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdc.sdc 6 Argument <targets> is an empty collection " "Ignored set_input_delay at sdc.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks clk\] -min 0.5 \[get_ports \{data_in\}\] " "set_input_delay -clock \[get_clocks clk\] -min 0.5 \[get_ports \{data_in\}\]" {  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1734091968643 ""}  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1734091968643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc.sdc 9 data_out port " "Ignored filter at sdc.sdc(9): data_out could not be matched with a port" {  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1734091968643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdc.sdc 9 Argument <targets> is an empty collection " "Ignored set_output_delay at sdc.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks clk\] -max 1.0 \[get_ports \{data_out\}\] " "set_output_delay -clock \[get_clocks clk\] -max 1.0 \[get_ports \{data_out\}\]" {  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1734091968643 ""}  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1734091968643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdc.sdc 10 Argument <targets> is an empty collection " "Ignored set_output_delay at sdc.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks clk\] -min 0.5 \[get_ports \{data_out\}\] " "set_output_delay -clock \[get_clocks clk\] -min 0.5 \[get_ports \{data_out\}\]" {  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1734091968644 ""}  } { { "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus/sdc.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1734091968644 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paralell_serial:p2s\|state_q.LEFT_READY " "Node: paralell_serial:p2s\|state_q.LEFT_READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paralell_serial:p2s\|data_paralell_pre\[20\] paralell_serial:p2s\|state_q.LEFT_READY " "Register paralell_serial:p2s\|data_paralell_pre\[20\] is being clocked by paralell_serial:p2s\|state_q.LEFT_READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091968704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091968704 "|top|paralell_serial:p2s|state_q.LEFT_READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_12M:clock_gen_12M\|clk_out " "Node: clk_12M:clock_gen_12M\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paralell_serial:p2s\|state_q.STOP_LEFT clk_12M:clock_gen_12M\|clk_out " "Register paralell_serial:p2s\|state_q.STOP_LEFT is being clocked by clk_12M:clock_gen_12M\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091968704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091968704 "|top|clk_12M:clock_gen_12M|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_400K:clock_gen_400K\|clk_out " "Node: clk_400K:clock_gen_400K\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|config_codec:configcodec\|state_q.DONE clk_400K:clock_gen_400K\|clk_out " "Register audio_codec:codec\|config_codec:configcodec\|state_q.DONE is being clocked by clk_400K:clock_gen_400K\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091968704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091968704 "|top|clk_400K:clock_gen_400K|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 " "Node: audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|i2c_protocol:i2c\|data_nd_send\[5\] audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 " "Register audio_codec:codec\|i2c_protocol:i2c\|data_nd_send\[5\] is being clocked by audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091968704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091968704 "|top|audio_codec:codec|config_codec:configcodec|state_q.SEND_1"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734091968743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734091968743 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734091968769 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734091968851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20826.244 " "Worst-case setup slack is 20826.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "20826.244               0.000 clk  " "20826.244               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091968927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk  " "    0.377               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091968929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734091968934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734091968952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10415.611 " "Worst-case minimum pulse width slack is 10415.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "10415.611               0.000 clk  " "10415.611               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091968954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091968954 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734091969191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734091969292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734091976181 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paralell_serial:p2s\|state_q.LEFT_READY " "Node: paralell_serial:p2s\|state_q.LEFT_READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paralell_serial:p2s\|data_paralell_pre\[20\] paralell_serial:p2s\|state_q.LEFT_READY " "Register paralell_serial:p2s\|data_paralell_pre\[20\] is being clocked by paralell_serial:p2s\|state_q.LEFT_READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091976869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091976869 "|top|paralell_serial:p2s|state_q.LEFT_READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_12M:clock_gen_12M\|clk_out " "Node: clk_12M:clock_gen_12M\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paralell_serial:p2s\|state_q.STOP_LEFT clk_12M:clock_gen_12M\|clk_out " "Register paralell_serial:p2s\|state_q.STOP_LEFT is being clocked by clk_12M:clock_gen_12M\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091976869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091976869 "|top|clk_12M:clock_gen_12M|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_400K:clock_gen_400K\|clk_out " "Node: clk_400K:clock_gen_400K\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|config_codec:configcodec\|state_q.DONE clk_400K:clock_gen_400K\|clk_out " "Register audio_codec:codec\|config_codec:configcodec\|state_q.DONE is being clocked by clk_400K:clock_gen_400K\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091976869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091976869 "|top|clk_400K:clock_gen_400K|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 " "Node: audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|i2c_protocol:i2c\|data_nd_send\[5\] audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 " "Register audio_codec:codec\|i2c_protocol:i2c\|data_nd_send\[5\] is being clocked by audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091976869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091976869 "|top|audio_codec:codec|config_codec:configcodec|state_q.SEND_1"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734091976870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20826.511 " "Worst-case setup slack is 20826.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "20826.511               0.000 clk  " "20826.511               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091976895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk  " "    0.379               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091976923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734091976925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734091976931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10415.623 " "Worst-case minimum pulse width slack is 10415.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "10415.623               0.000 clk  " "10415.623               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091976932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091976932 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734091977102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734091977377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734091985127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paralell_serial:p2s\|state_q.LEFT_READY " "Node: paralell_serial:p2s\|state_q.LEFT_READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paralell_serial:p2s\|data_paralell_pre\[20\] paralell_serial:p2s\|state_q.LEFT_READY " "Register paralell_serial:p2s\|data_paralell_pre\[20\] is being clocked by paralell_serial:p2s\|state_q.LEFT_READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091985921 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091985921 "|top|paralell_serial:p2s|state_q.LEFT_READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_12M:clock_gen_12M\|clk_out " "Node: clk_12M:clock_gen_12M\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paralell_serial:p2s\|state_q.STOP_LEFT clk_12M:clock_gen_12M\|clk_out " "Register paralell_serial:p2s\|state_q.STOP_LEFT is being clocked by clk_12M:clock_gen_12M\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091985921 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091985921 "|top|clk_12M:clock_gen_12M|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_400K:clock_gen_400K\|clk_out " "Node: clk_400K:clock_gen_400K\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|config_codec:configcodec\|state_q.DONE clk_400K:clock_gen_400K\|clk_out " "Register audio_codec:codec\|config_codec:configcodec\|state_q.DONE is being clocked by clk_400K:clock_gen_400K\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091985921 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091985921 "|top|clk_400K:clock_gen_400K|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 " "Node: audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|i2c_protocol:i2c\|data_nd_send\[5\] audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 " "Register audio_codec:codec\|i2c_protocol:i2c\|data_nd_send\[5\] is being clocked by audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091985922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091985922 "|top|audio_codec:codec|config_codec:configcodec|state_q.SEND_1"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734091985922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20828.313 " "Worst-case setup slack is 20828.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "20828.313               0.000 clk  " "20828.313               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091985944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091985949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734091985953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734091985959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10415.630 " "Worst-case minimum pulse width slack is 10415.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "10415.630               0.000 clk  " "10415.630               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091985962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091985962 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734091986149 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paralell_serial:p2s\|state_q.LEFT_READY " "Node: paralell_serial:p2s\|state_q.LEFT_READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paralell_serial:p2s\|data_paralell_pre\[20\] paralell_serial:p2s\|state_q.LEFT_READY " "Register paralell_serial:p2s\|data_paralell_pre\[20\] is being clocked by paralell_serial:p2s\|state_q.LEFT_READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091986872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091986872 "|top|paralell_serial:p2s|state_q.LEFT_READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_12M:clock_gen_12M\|clk_out " "Node: clk_12M:clock_gen_12M\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paralell_serial:p2s\|state_q.STOP_LEFT clk_12M:clock_gen_12M\|clk_out " "Register paralell_serial:p2s\|state_q.STOP_LEFT is being clocked by clk_12M:clock_gen_12M\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091986872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091986872 "|top|clk_12M:clock_gen_12M|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_400K:clock_gen_400K\|clk_out " "Node: clk_400K:clock_gen_400K\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|config_codec:configcodec\|state_q.DONE clk_400K:clock_gen_400K\|clk_out " "Register audio_codec:codec\|config_codec:configcodec\|state_q.DONE is being clocked by clk_400K:clock_gen_400K\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091986872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091986872 "|top|clk_400K:clock_gen_400K|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 " "Node: audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_codec:codec\|i2c_protocol:i2c\|data_nd_send\[5\] audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1 " "Register audio_codec:codec\|i2c_protocol:i2c\|data_nd_send\[5\] is being clocked by audio_codec:codec\|config_codec:configcodec\|state_q.SEND_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734091986872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734091986872 "|top|audio_codec:codec|config_codec:configcodec|state_q.SEND_1"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734091986873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20828.847 " "Worst-case setup slack is 20828.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "20828.847               0.000 clk  " "20828.847               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091986895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091986897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734091986900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734091986903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10415.638 " "Worst-case minimum pulse width slack is 10415.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "10415.638               0.000 clk  " "10415.638               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734091986905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734091986905 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734091988623 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734091988663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5382 " "Peak virtual memory: 5382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734091988841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 19:13:08 2024 " "Processing ended: Fri Dec 13 19:13:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734091988841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734091988841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734091988841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734091988841 ""}
