{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 18:11:11 2022 " "Info: Processing started: Fri Jul 22 18:11:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A2 isDivisible11 10.069 ns Longest " "Info: Longest tpd from source pin \"A2\" to destination pin \"isDivisible11\" is 10.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns A2 1 PIN PIN_R3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R3; Fanout = 1; PIN Node = 'A2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-1-abbasi-dolatabadi/main/main.bdf" { { 88 72 240 104 "A2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(0.228 ns) 5.838 ns check11:inst8\|inst1~0 2 COMB LCCOMB_X19_Y17_N10 2 " "Info: 2: + IC(4.800 ns) + CELL(0.228 ns) = 5.838 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 2; COMB Node = 'check11:inst8\|inst1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { A2 check11:inst8|inst1~0 } "NODE_NAME" } } { "check11.bdf" "" { Schematic "D:/project-1-abbasi-dolatabadi/main/check11.bdf" { { 480 1080 1144 528 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.346 ns) 6.434 ns check11:inst8\|inst1~1 3 COMB LCCOMB_X19_Y17_N8 1 " "Info: 3: + IC(0.250 ns) + CELL(0.346 ns) = 6.434 ns; Loc. = LCCOMB_X19_Y17_N8; Fanout = 1; COMB Node = 'check11:inst8\|inst1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { check11:inst8|inst1~0 check11:inst8|inst1~1 } "NODE_NAME" } } { "check11.bdf" "" { Schematic "D:/project-1-abbasi-dolatabadi/main/check11.bdf" { { 480 1080 1144 528 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(1.952 ns) 10.069 ns isDivisible11 4 PIN PIN_U12 0 " "Info: 4: + IC(1.683 ns) + CELL(1.952 ns) = 10.069 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 'isDivisible11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { check11:inst8|inst1~1 isDivisible11 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/project-1-abbasi-dolatabadi/main/main.bdf" { { 664 1200 1376 680 "isDivisible11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.336 ns ( 33.13 % ) " "Info: Total cell delay = 3.336 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 66.87 % ) " "Info: Total interconnect delay = 6.733 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.069 ns" { A2 check11:inst8|inst1~0 check11:inst8|inst1~1 isDivisible11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.069 ns" { A2 {} A2~combout {} check11:inst8|inst1~0 {} check11:inst8|inst1~1 {} isDivisible11 {} } { 0.000ns 0.000ns 4.800ns 0.250ns 1.683ns } { 0.000ns 0.810ns 0.228ns 0.346ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 18:11:11 2022 " "Info: Processing ended: Fri Jul 22 18:11:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
