<stg><name>dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_14_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str106)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:1  %in_index_0_i30 = phi i32 [ 0, %hls_label_14_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="in_index_0_i30"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:2  %w_index29 = phi i8 [ 0, %hls_label_14_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="w_index29"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:3  %zext_ln139 = zext i8 %w_index29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:4  %outidx4_addr = getelementptr [144 x i2]* @outidx4, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="outidx4_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i2* %outidx4_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:44  %w5_V_addr = getelementptr [144 x i10]* @w5_V, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="w5_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:45  %w5_V_load = load i10* %w5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop_begin:52  %w_index = add i8 1, %w_index29

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:8  %in_index = add nsw i32 %in_index_0_i30, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:9  %icmp_ln154 = icmp sgt i32 %in_index, 35

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop_end:12  %icmp_ln135 = icmp eq i8 %w_index29, -113

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit:5  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i2* %outidx4_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32">
<![CDATA[
ReuseLoop_begin:6  %trunc_ln145 = trunc i32 %in_index_0_i30 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:7  %kernel_data_V_1_0_load = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:8  %kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:9  %kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:10  %kernel_data_V_1_3_load = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:11  %kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:12  %kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:13  %kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:14  %kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:15  %kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:16  %kernel_data_V_1_9_load = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:17  %kernel_data_V_1_10_load = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:18  %kernel_data_V_1_11_load = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:19  %kernel_data_V_1_12_load = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:20  %kernel_data_V_1_13_load = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:21  %kernel_data_V_1_14_load = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:22  %kernel_data_V_1_15_load = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:23  %kernel_data_V_1_16_load = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:24  %kernel_data_V_1_17_load = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:25  %kernel_data_V_1_18_load = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:26  %kernel_data_V_1_19_load = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:27  %kernel_data_V_1_20_load = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:28  %kernel_data_V_1_21_load = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:29  %kernel_data_V_1_22_load = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:30  %kernel_data_V_1_23_load = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:31  %kernel_data_V_1_24_load = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:32  %kernel_data_V_1_25_load = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:33  %kernel_data_V_1_26_load = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:34  %kernel_data_V_1_27_load = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:35  %kernel_data_V_1_28_load = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:36  %kernel_data_V_1_29_load = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:37  %kernel_data_V_1_30_load = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:38  %kernel_data_V_1_31_load = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:39  %kernel_data_V_1_32_load = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:40  %kernel_data_V_1_33_load = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:41  %kernel_data_V_1_34_load = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:42  %kernel_data_V_1_35_load = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="6">
<![CDATA[
ReuseLoop_begin:43  %tmp = call i16 @_ssdm_op_Mux.ap_auto.36i16.i6(i16 %kernel_data_V_1_0_load, i16 %kernel_data_V_1_1_load, i16 %kernel_data_V_1_2_load, i16 %kernel_data_V_1_3_load, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_6_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load, i16 %kernel_data_V_1_9_load, i16 %kernel_data_V_1_10_load, i16 %kernel_data_V_1_11_load, i16 %kernel_data_V_1_12_load, i16 %kernel_data_V_1_13_load, i16 %kernel_data_V_1_14_load, i16 %kernel_data_V_1_15_load, i16 %kernel_data_V_1_16_load, i16 %kernel_data_V_1_17_load, i16 %kernel_data_V_1_18_load, i16 %kernel_data_V_1_19_load, i16 %kernel_data_V_1_20_load, i16 %kernel_data_V_1_21_load, i16 %kernel_data_V_1_22_load, i16 %kernel_data_V_1_23_load, i16 %kernel_data_V_1_24_load, i16 %kernel_data_V_1_25_load, i16 %kernel_data_V_1_26_load, i16 %kernel_data_V_1_27_load, i16 %kernel_data_V_1_28_load, i16 %kernel_data_V_1_29_load, i16 %kernel_data_V_1_30_load, i16 %kernel_data_V_1_31_load, i16 %kernel_data_V_1_32_load, i16 %kernel_data_V_1_33_load, i16 %kernel_data_V_1_34_load, i16 %kernel_data_V_1_35_load, i6 %trunc_ln145)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:45  %w5_V_load = load i10* %w5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop_end:10  %select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:46  %sext_ln1116 = sext i16 %tmp to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="10">
<![CDATA[
ReuseLoop_begin:47  %sext_ln1118 = sext i10 %w5_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_begin:48  %r_V = mul i26 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_begin:48  %r_V = mul i26 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_begin:48  %r_V = mul i26 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:7  %acc_0_V_020 = phi i16 [ 26, %hls_label_14_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 26, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_0_V_020"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:8  %acc_1_V_019 = phi i16 [ 43, %hls_label_14_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 43, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_1_V_019"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9  %acc_2_V_018 = phi i16 [ 41, %hls_label_14_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 41, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_2_V_018"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10  %acc_3_V_017 = phi i16 [ 31, %hls_label_14_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 31, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_3_V_017"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_begin:49  %trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
ReuseLoop_begin:50  %tmp_s = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %acc_0_V_020, i16 %acc_1_V_019, i16 %acc_2_V_018, i16 %acc_3_V_017, i2 %out_index)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_begin:51  %acc_0_V = add i16 %tmp_s, %trunc_ln1

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_14_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:3  %res_0_V_write_assign28 = phi i16 [ 26, %hls_label_14_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 26, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign28"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:4  %res_1_V_write_assign26 = phi i16 [ 43, %hls_label_14_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 43, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign26"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:5  %res_2_V_write_assign24 = phi i16 [ 41, %hls_label_14_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 41, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign24"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:6  %res_3_V_write_assign22 = phi i16 [ 31, %hls_label_14_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 31, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign22"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:11  br i1 %do_init, label %hls_label_14_end, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_14_end:0  call void (...)* @_ssdm_op_SpecMemCore([144 x i10]* @w5_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="specmemcore_ln107"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_14_end:1  %empty_268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str106, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14_end:2  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_102_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
ReuseLoop_begin:53  switch i2 %out_index, label %branch3.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:0  %acc_3_V_1 = phi i16 [ %acc_0_V, %branch3.i ], [ %acc_3_V_017, %branch2.i ], [ %acc_3_V_017, %branch1.i ], [ %acc_3_V_017, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_3_V_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:1  %acc_2_V_1 = phi i16 [ %acc_2_V_018, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_018, %branch1.i ], [ %acc_2_V_018, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_2_V_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:2  %acc_1_V_1 = phi i16 [ %acc_1_V_019, %branch3.i ], [ %acc_1_V_019, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_019, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:3  %acc_0_V_1 = phi i16 [ %acc_0_V_020, %branch3.i ], [ %acc_0_V_020, %branch2.i ], [ %acc_0_V_020, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:4  %p_0_37_i = phi i16 [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign22, %branch2.i ], [ %res_3_V_write_assign22, %branch1.i ], [ %res_3_V_write_assign22, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_37_i"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:5  %p_0_25_i = phi i16 [ %res_2_V_write_assign24, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign24, %branch1.i ], [ %res_2_V_write_assign24, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_25_i"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:6  %p_0_13_i = phi i16 [ %res_1_V_write_assign26, %branch3.i ], [ %res_1_V_write_assign26, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign26, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_13_i"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:7  %p_0_01_i = phi i16 [ %res_0_V_write_assign28, %branch3.i ], [ %res_0_V_write_assign28, %branch2.i ], [ %res_0_V_write_assign28, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_01_i"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_102_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:13  %empty_267 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:14  br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit:0  %mrv_i = insertvalue { i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit:1  %mrv_1_i = insertvalue { i16, i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit:2  %mrv_2_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit:3  %mrv_3_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_37_i, 3

]]></Node>
<StgValue><ssdm name="mrv_3_i"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.exit:4  call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16 } %mrv_3_i)

]]></Node>
<StgValue><ssdm name="return_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
