INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sim_1/imports/axi4lite/axi4litemanager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteManager
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/imports/axi4lite/axi4litesupporter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteSupporter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/ro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ro
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/virus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module virus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
