Restore Archived Project report for UART_Full_Duplex
Mon Dec  1 23:10:50 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Mon Dec  1 23:10:50 2025 ;
; Revision Name                   ; UART_Full_Duplex                      ;
; Top-level Entity Name           ; UART_Full_Duplex                      ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/Quartus_ITESO/UART_FDuplex_FPGA/QuartusProject/UART_Full_Duplex_finished.qar' into the 'C:/Quartus_ITESO/UART_FDuplex_FPGA/QuartusProject/' directory
Info: Generated report 'UART_Full_Duplex.restore.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/24.1std/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Mon Dec  1 23:10:50 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+-----------------------------------------+
; Files Restored                          ;
+-----------------------------------------+
; File Name                               ;
+-----------------------------------------+
; qar_info.json                           ;
; Sources/BCD_7S.v                        ;
; Sources/BaudRate.v                      ;
; Sources/Counter.v                       ;
; Sources/Delayer.v                       ;
; Sources/FSM_Debouncer.v                 ;
; Sources/FSM_UART_REC.v                  ;
; Sources/FSM_UART_TRANS.v                ;
; Sources/Keypad4x4.v                     ;
; Sources/Pin_Assigment_DE10_Standard.tcl ;
; Sources/RSRegister.v                    ;
; Sources/UART_Full_Duplex.v              ;
; Sources/debouncer.v                     ;
; UART_Full_Duplex.qpf                    ;
; UART_Full_Duplex.qsf                    ;
; assignment_defaults.qdf                 ;
+-----------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


