Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 13:56:36 2023
| Host         : DESKTOP-6DEOV28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Receiver_timing_summary_routed.rpt -pb UART_Receiver_timing_summary_routed.pb -rpx UART_Receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Receiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  111         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (10)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 111 register/latch pins with no clock driven by root clock pin: Clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  254          inf        0.000                      0                  254           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           254 Endpoints
Min Delay           254 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 4.816ns (42.000%)  route 6.651ns (58.000%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE                         0.000     0.000 r  ClockCounter_reg[0]/C
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ClockCounter_reg[0]/Q
                         net (fo=4, routed)           0.965     1.483    ClockCounter[0]
    SLICE_X5Y96          LUT4 (Prop_lut4_I1_O)        0.154     1.637 r  Test2_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.811     2.448    Test2_OBUF_inst_i_7_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.327     2.775 r  Test2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.953     3.728    Test2_OBUF_inst_i_4_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.124     3.852 r  Test2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.636     4.488    Test2_OBUF_inst_i_2_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I4_O)        0.124     4.612 r  Test2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.285     7.898    Test2_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.466 r  Test2_OBUF_inst/O
                         net (fo=0)                   0.000    11.466    Test2
    V11                                                               r  Test2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.670ns  (logic 4.815ns (49.795%)  route 4.855ns (50.205%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[17]/Q
                         net (fo=9, routed)           0.831     1.349    cnt_reg[17]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.153     1.502 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.038     2.541    L1/data4[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.359     2.900 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.985     5.885    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.670 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.670    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 4.557ns (48.489%)  route 4.841ns (51.511%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[17]/Q
                         net (fo=9, routed)           0.831     1.349    cnt_reg[17]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.153     1.502 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.038     2.541    L1/data4[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.331     2.872 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.972     5.843    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.399 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.399    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.389ns  (logic 4.791ns (51.027%)  route 4.598ns (48.973%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[17]/Q
                         net (fo=9, routed)           0.831     1.349    cnt_reg[17]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.153     1.502 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.046     2.549    L1/data4[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.357     2.906 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.720     5.626    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.389 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.389    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 4.536ns (50.904%)  route 4.374ns (49.096%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[17]/Q
                         net (fo=9, routed)           0.831     1.349    cnt_reg[17]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.153     1.502 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.210     2.712    L1/data4[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.331     3.043 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.333     5.376    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.910 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.910    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReceivePort
                            (input port)
  Destination:            Test
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.568ns  (logic 5.018ns (58.570%)  route 3.550ns (41.430%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  ReceivePort (IN)
                         net (fo=0)                   0.000     0.000    ReceivePort
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  ReceivePort_IBUF_inst/O
                         net (fo=2, routed)           3.550     5.032    Test_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.568 r  Test_OBUF_inst/O
                         net (fo=0)                   0.000     8.568    Test
    K15                                                               r  Test (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.552ns (53.609%)  route 3.939ns (46.391%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[17]/Q
                         net (fo=9, routed)           0.831     1.349    cnt_reg[17]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.153     1.502 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.812     2.314    L1/data4[2]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.331     2.645 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.296     4.941    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.492 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.492    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.725ns (57.084%)  route 3.552ns (42.916%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[17]/Q
                         net (fo=9, routed)           0.831     1.349    cnt_reg[17]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.153     1.502 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.812     2.314    L1/data4[2]
    SLICE_X0Y96          LUT4 (Prop_lut4_I2_O)        0.359     2.673 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.909     4.582    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695     8.277 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.277    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.216ns (51.543%)  route 3.964ns (48.457%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[17]/Q
                         net (fo=9, routed)           0.833     1.351    cnt_reg[17]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.124     1.475 r  anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131     4.606    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.180 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.180    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.539ns (56.149%)  route 3.545ns (43.851%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[17]/Q
                         net (fo=9, routed)           0.831     1.349    cnt_reg[17]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.153     1.502 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.046     2.549    L1/data4[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.331     2.880 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.547    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.084 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.084    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/TX_Serial_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=11, routed)          0.131     0.272    UART_Transmitter_Inst/CurrentState[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.317 r  UART_Transmitter_Inst/TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     0.317    UART_Transmitter_Inst/TX_Serial_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  UART_Transmitter_Inst/TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/TX_Active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.240%)  route 0.145ns (43.760%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/Q
                         net (fo=12, routed)          0.145     0.286    UART_Transmitter_Inst/CurrentState[2]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.045     0.331 r  UART_Transmitter_Inst/TX_Active_i_2/O
                         net (fo=1, routed)           0.000     0.331    UART_Transmitter_Inst/TX_Active_i_2_n_0
    SLICE_X0Y85          FDRE                                         r  UART_Transmitter_Inst/TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SerialData_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CurrentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.794%)  route 0.147ns (44.206%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  SerialData_reg/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SerialData_reg/Q
                         net (fo=11, routed)          0.147     0.288    SerialData
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  CurrentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    CurrentState[1]
    SLICE_X2Y100         FDRE                                         r  CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BitCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.596%)  route 0.130ns (38.404%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  CurrentState_reg[0]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.130     0.294    CurrentState_reg_n_0_[0]
    SLICE_X1Y97          LUT6 (Prop_lut6_I4_O)        0.045     0.339 r  BitCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    BitCounter[1]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  BitCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ByteAssembly_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ByteAssembly_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  ByteAssembly_reg[0]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ByteAssembly_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    ByteAssembly[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  ByteAssembly[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ByteAssembly[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  ByteAssembly_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/BitIndex_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/BitIndex_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/BitIndex_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Transmitter_Inst/BitIndex_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    UART_Transmitter_Inst/BitIndex_reg_n_0_[0]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  UART_Transmitter_Inst/BitIndex[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    UART_Transmitter_Inst/BitIndex[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  UART_Transmitter_Inst/BitIndex_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/BitIndex_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/BitIndex_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/BitIndex_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Transmitter_Inst/BitIndex_reg[0]/Q
                         net (fo=7, routed)           0.181     0.322    UART_Transmitter_Inst/BitIndex_reg_n_0_[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.043     0.365 r  UART_Transmitter_Inst/BitIndex[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    UART_Transmitter_Inst/BitIndex[2]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  UART_Transmitter_Inst/BitIndex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/BitIndex_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/BitIndex_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/BitIndex_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Transmitter_Inst/BitIndex_reg[0]/Q
                         net (fo=7, routed)           0.181     0.322    UART_Transmitter_Inst/BitIndex_reg_n_0_[0]
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  UART_Transmitter_Inst/BitIndex[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    UART_Transmitter_Inst/BitIndex[1]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  UART_Transmitter_Inst/BitIndex_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ByteAssembly_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ByteAssembly_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  ByteAssembly_reg[3]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ByteAssembly_reg[3]/Q
                         net (fo=2, routed)           0.183     0.324    ByteAssembly[3]
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  ByteAssembly[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ByteAssembly[3]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  ByteAssembly_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[1]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=11, routed)          0.192     0.333    UART_Transmitter_Inst/CurrentState[1]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.042     0.375 r  UART_Transmitter_Inst/FSM_sequential_CurrentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    UART_Transmitter_Inst/CurrentState__0[1]
    SLICE_X3Y85          FDRE                                         r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------





