Analysis & Synthesis report for quanta2
Tue Apr 10 07:52:35 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0|altsyncram_mt41:auto_generated
 17. Source assignments for Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0|altsyncram_ogj1:auto_generated
 18. Parameter Settings for User Entity Instance: Processor:inst|execute:inst5|mux:b_mux
 19. Parameter Settings for User Entity Instance: Processor:inst|execute:inst5|mux:res_mux
 20. Parameter Settings for User Entity Instance: Processor:inst|execute:inst5|mux:st_mux
 21. Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:control_function
 22. Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:opcode
 23. Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:a
 24. Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:b
 25. Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:jump_address
 26. Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:immediate
 27. Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:write_back_address
 28. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:0:current_register
 29. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:1:current_register
 30. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:2:current_register
 31. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:3:current_register
 32. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:4:current_register
 33. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:5:current_register
 34. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:6:current_register
 35. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:7:current_register
 36. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:8:current_register
 37. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:9:current_register
 38. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:10:current_register
 39. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:11:current_register
 40. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:12:current_register
 41. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:13:current_register
 42. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:14:current_register
 43. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:15:current_register
 44. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:16:current_register
 45. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:17:current_register
 46. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:18:current_register
 47. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:19:current_register
 48. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:20:current_register
 49. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:21:current_register
 50. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:22:current_register
 51. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:23:current_register
 52. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:24:current_register
 53. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:25:current_register
 54. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:26:current_register
 55. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:27:current_register
 56. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:28:current_register
 57. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:29:current_register
 58. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:30:current_register
 59. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:31:current_register
 60. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|mux:mux_a
 61. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|mux:mux_b
 62. Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|mux:mux_c
 63. Parameter Settings for User Entity Instance: Processor:inst|ma_wb:inst28|parallel_register:data
 64. Parameter Settings for User Entity Instance: Processor:inst|ma_wb:inst28|parallel_register:ram_data
 65. Parameter Settings for User Entity Instance: Processor:inst|ma_wb:inst28|parallel_register:write_back_address
 66. Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:opcode
 67. Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:jump_address
 68. Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:result
 69. Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:status
 70. Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:memory_address
 71. Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:write_back_address
 72. Parameter Settings for User Entity Instance: Processor:inst|memory_access:inst3|data_ram:ram
 73. Parameter Settings for User Entity Instance: Processor:inst|f_d:inst24|parallel_register:instruction
 74. Parameter Settings for User Entity Instance: Processor:inst|fetch:inst|parallel_register:pc
 75. Parameter Settings for User Entity Instance: Processor:inst|fetch:inst|mux:mux
 76. Parameter Settings for User Entity Instance: Processor:inst|fetch:inst|instruction_ram:instruction_ram
 77. Parameter Settings for User Entity Instance: Processor:inst|write_back:inst14|mux:res_mux
 78. Parameter Settings for Inferred Entity Instance: Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0
 79. Parameter Settings for Inferred Entity Instance: Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0
 80. altsyncram Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "Processor:inst|fetch:inst|adder:adder"
 82. Port Connectivity Checks: "Processor:inst|execute:inst5|mux:st_mux"
 83. Port Connectivity Checks: "Processor:inst|execute:inst5|alu:alu"
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 10 07:52:35 2018      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; quanta2                                    ;
; Top-level Entity Name              ; quanta2                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,041                                      ;
;     Total combinational functions  ; 2,788                                      ;
;     Dedicated logic registers      ; 1,520                                      ;
; Total registers                    ; 1520                                       ;
; Total pins                         ; 233                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 16,384                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; quanta2            ; quanta2            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; src/stage/Fetch.vhd              ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/Fetch.vhd              ;         ;
; src/component/Register.vhd       ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd       ;         ;
; src/lib/Constants.vhd            ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/lib/Constants.vhd            ;         ;
; src/component/Adder.vhd          ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/Adder.vhd          ;         ;
; src/component/Multiplexer.vhd    ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/Multiplexer.vhd    ;         ;
; src/lib/Types.vhd                ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/lib/Types.vhd                ;         ;
; src/component/InstructionRAM.vhd ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/InstructionRAM.vhd ;         ;
; quanta2.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf                      ;         ;
; src/stage/Decode.vhd             ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/Decode.vhd             ;         ;
; src/component/RegisterFile.vhd   ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/RegisterFile.vhd   ;         ;
; src/stage/Execute.vhd            ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd            ;         ;
; src/component/ALU.vhd            ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/ALU.vhd            ;         ;
; src/component/Shifter.vhd        ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/Shifter.vhd        ;         ;
; src/stage/MemoryAccess.vhd       ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd       ;         ;
; src/component/DataRAM.vhd        ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/DataRAM.vhd        ;         ;
; src/stage/WriteBack.vhd          ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/WriteBack.vhd          ;         ;
; src/component/JumpController.vhd ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/JumpController.vhd ;         ;
; src/component/Controller.vhd     ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd     ;         ;
; src/stage/FD.vhd                 ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/FD.vhd                 ;         ;
; src/stage/DE.vhd                 ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/DE.vhd                 ;         ;
; src/stage/EMA.vhd                ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/EMA.vhd                ;         ;
; src/stage/MAWB.vhd               ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/MAWB.vhd               ;         ;
; src/Processor.bdf                ; yes             ; User Block Diagram/Schematic File      ; C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf                ;         ;
; src/component/BitRegister.vhd    ; yes             ; User VHDL File                         ; C:/Vinicius/quanta/Hardware/quanta2/src/component/BitRegister.vhd    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mt41.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Vinicius/quanta/Hardware/quanta2/db/altsyncram_mt41.tdf           ;         ;
; quanta2inst.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Vinicius/quanta/Hardware/quanta2/quanta2inst.mif                  ;         ;
; db/altsyncram_ogj1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Vinicius/quanta/Hardware/quanta2/db/altsyncram_ogj1.tdf           ;         ;
; quanta2data.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Vinicius/quanta/Hardware/quanta2/quanta2data.mif                  ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,041     ;
;                                             ;           ;
; Total combinational functions               ; 2788      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2335      ;
;     -- 3 input functions                    ; 398       ;
;     -- <=2 input functions                  ; 55        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2788      ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 1520      ;
;     -- Dedicated logic registers            ; 1520      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 233       ;
; Total memory bits                           ; 16384     ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 561       ;
; Total fan-out                               ; 14997     ;
; Average fan-out                             ; 3.10      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Library Name ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; |quanta2                                                       ; 2788 (0)          ; 1520 (0)     ; 16384       ; 0            ; 0       ; 0         ; 233  ; 0            ; |quanta2                                                                                                                  ; work         ;
;    |Processor:inst|                                            ; 2788 (0)          ; 1520 (0)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst                                                                                                   ; work         ;
;       |controller:inst1|                                       ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|controller:inst1                                                                                  ; work         ;
;       |d_e:inst4|                                              ; 0 (0)             ; 134 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4                                                                                         ; work         ;
;          |parallel_bit_register:control_alu|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_bit_register:control_alu                                                       ; work         ;
;          |parallel_bit_register:control_immediate|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_bit_register:control_immediate                                                 ; work         ;
;          |parallel_bit_register:control_ram_data|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_bit_register:control_ram_data                                                  ; work         ;
;          |parallel_bit_register:control_register_write|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_bit_register:control_register_write                                            ; work         ;
;          |parallel_bit_register:control_we|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_bit_register:control_we                                                        ; work         ;
;          |parallel_register:a|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_register:a                                                                     ; work         ;
;          |parallel_register:b|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_register:b                                                                     ; work         ;
;          |parallel_register:control_function|                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_register:control_function                                                      ; work         ;
;          |parallel_register:immediate|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_register:immediate                                                             ; work         ;
;          |parallel_register:jump_address|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_register:jump_address                                                          ; work         ;
;          |parallel_register:opcode|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_register:opcode                                                                ; work         ;
;          |parallel_register:write_back_address|                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|d_e:inst4|parallel_register:write_back_address                                                    ; work         ;
;       |decode:inst2|                                           ; 2057 (0)          ; 1024 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2                                                                                      ; work         ;
;          |register_file:reg_file|                              ; 2057 (41)         ; 1024 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file                                                               ; work         ;
;             |mux:mux_a|                                        ; 672 (672)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|mux:mux_a                                                     ; work         ;
;             |mux:mux_b|                                        ; 672 (672)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|mux:mux_b                                                     ; work         ;
;             |mux:mux_c|                                        ; 672 (672)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|mux:mux_c                                                     ; work         ;
;             |parallel_register:\registers:0:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:0:current_register               ; work         ;
;             |parallel_register:\registers:10:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:10:current_register              ; work         ;
;             |parallel_register:\registers:11:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:11:current_register              ; work         ;
;             |parallel_register:\registers:12:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:12:current_register              ; work         ;
;             |parallel_register:\registers:13:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:13:current_register              ; work         ;
;             |parallel_register:\registers:14:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:14:current_register              ; work         ;
;             |parallel_register:\registers:15:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:15:current_register              ; work         ;
;             |parallel_register:\registers:16:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:16:current_register              ; work         ;
;             |parallel_register:\registers:17:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:17:current_register              ; work         ;
;             |parallel_register:\registers:18:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:18:current_register              ; work         ;
;             |parallel_register:\registers:19:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:19:current_register              ; work         ;
;             |parallel_register:\registers:1:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:1:current_register               ; work         ;
;             |parallel_register:\registers:20:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:20:current_register              ; work         ;
;             |parallel_register:\registers:21:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:21:current_register              ; work         ;
;             |parallel_register:\registers:22:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:22:current_register              ; work         ;
;             |parallel_register:\registers:23:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:23:current_register              ; work         ;
;             |parallel_register:\registers:24:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:24:current_register              ; work         ;
;             |parallel_register:\registers:25:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:25:current_register              ; work         ;
;             |parallel_register:\registers:26:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:26:current_register              ; work         ;
;             |parallel_register:\registers:27:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:27:current_register              ; work         ;
;             |parallel_register:\registers:28:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:28:current_register              ; work         ;
;             |parallel_register:\registers:29:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:29:current_register              ; work         ;
;             |parallel_register:\registers:2:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:2:current_register               ; work         ;
;             |parallel_register:\registers:30:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:30:current_register              ; work         ;
;             |parallel_register:\registers:31:current_register| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:31:current_register              ; work         ;
;             |parallel_register:\registers:3:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:3:current_register               ; work         ;
;             |parallel_register:\registers:4:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:4:current_register               ; work         ;
;             |parallel_register:\registers:5:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:5:current_register               ; work         ;
;             |parallel_register:\registers:6:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:6:current_register               ; work         ;
;             |parallel_register:\registers:7:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:7:current_register               ; work         ;
;             |parallel_register:\registers:8:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:8:current_register               ; work         ;
;             |parallel_register:\registers:9:current_register|  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:9:current_register               ; work         ;
;       |e_ma:inst27|                                            ; 0 (0)             ; 114 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27                                                                                       ; work         ;
;          |parallel_bit_register:control_register_write|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_bit_register:control_register_write                                          ; work         ;
;          |parallel_bit_register:ram_data_select|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_bit_register:ram_data_select                                                 ; work         ;
;          |parallel_bit_register:we|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_bit_register:we                                                              ; work         ;
;          |parallel_register:jump_address|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_register:jump_address                                                        ; work         ;
;          |parallel_register:memory_address|                    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_register:memory_address                                                      ; work         ;
;          |parallel_register:opcode|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_register:opcode                                                              ; work         ;
;          |parallel_register:result|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_register:result                                                              ; work         ;
;          |parallel_register:status|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_register:status                                                              ; work         ;
;          |parallel_register:write_back_address|                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|e_ma:inst27|parallel_register:write_back_address                                                  ; work         ;
;       |execute:inst5|                                          ; 491 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|execute:inst5                                                                                     ; work         ;
;          |alu:alu|                                             ; 321 (185)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|execute:inst5|alu:alu                                                                             ; work         ;
;             |adder:a|                                          ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|execute:inst5|alu:alu|adder:a                                                                     ; work         ;
;             |adder:s|                                          ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|execute:inst5|alu:alu|adder:s                                                                     ; work         ;
;          |mux:b_mux|                                           ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|execute:inst5|mux:b_mux                                                                           ; work         ;
;          |mux:res_mux|                                         ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|execute:inst5|mux:res_mux                                                                         ; work         ;
;          |mux:st_mux|                                          ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|execute:inst5|mux:st_mux                                                                          ; work         ;
;          |shifter:shifter|                                     ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|execute:inst5|shifter:shifter                                                                     ; work         ;
;       |f_d:inst24|                                             ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|f_d:inst24                                                                                        ; work         ;
;          |parallel_register:instruction|                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|f_d:inst24|parallel_register:instruction                                                          ; work         ;
;       |fetch:inst|                                             ; 62 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|fetch:inst                                                                                        ; work         ;
;          |adder:adder|                                         ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|fetch:inst|adder:adder                                                                            ; work         ;
;          |instruction_ram:instruction_ram|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|fetch:inst|instruction_ram:instruction_ram                                                        ; work         ;
;             |altsyncram:memory_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0                                ; work         ;
;                |altsyncram_mt41:auto_generated|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0|altsyncram_mt41:auto_generated ; work         ;
;          |mux:mux|                                             ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|fetch:inst|mux:mux                                                                                ; work         ;
;          |parallel_register:pc|                                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|fetch:inst|parallel_register:pc                                                                   ; work         ;
;       |jump_controller:inst6|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|jump_controller:inst6                                                                             ; work         ;
;       |ma_wb:inst28|                                           ; 16 (0)            ; 71 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|ma_wb:inst28                                                                                      ; work         ;
;          |parallel_bit_register:control_register_write|        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|ma_wb:inst28|parallel_bit_register:control_register_write                                         ; work         ;
;          |parallel_bit_register:ram_data_select|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|ma_wb:inst28|parallel_bit_register:ram_data_select                                                ; work         ;
;          |parallel_register:data|                              ; 16 (16)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|ma_wb:inst28|parallel_register:data                                                               ; work         ;
;          |parallel_register:ram_data|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|ma_wb:inst28|parallel_register:ram_data                                                           ; work         ;
;          |parallel_register:write_back_address|                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|ma_wb:inst28|parallel_register:write_back_address                                                 ; work         ;
;       |memory_access:inst3|                                    ; 97 (43)           ; 113 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|memory_access:inst3                                                                               ; work         ;
;          |data_ram:ram|                                        ; 54 (54)           ; 113 (113)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|memory_access:inst3|data_ram:ram                                                                  ; work         ;
;             |altsyncram:memory_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0                                          ; work         ;
;                |altsyncram_ogj1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0|altsyncram_ogj1:auto_generated           ; work         ;
;       |write_back:inst14|                                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|write_back:inst14                                                                                 ; work         ;
;          |mux:res_mux|                                         ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quanta2|Processor:inst|write_back:inst14|mux:res_mux                                                                     ; work         ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------+
; Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0|altsyncram_mt41:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; quanta2inst.mif ;
; Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0|altsyncram_ogj1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; quanta2data.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-------------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                       ; Free of Timing Hazards ;
+-------------------------------------------------------+-------------------------------------------+------------------------+
; Processor:inst|memory_access:inst3|out_debug_port[31] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[30] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[29] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[28] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[27] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[26] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[25] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[24] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[23] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[22] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[21] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[20] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[19] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[18] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[17] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[16] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[15] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[14] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[13] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[12] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[11] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[10] ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[9]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[8]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[7]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[6]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[5]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[4]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[3]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[2]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[1]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|memory_access:inst3|out_debug_port[0]  ; Processor:inst|memory_access:inst3|Equal0 ; yes                    ;
; Processor:inst|controller:inst1|out_function[0]       ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Processor:inst|controller:inst1|out_function[2]       ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Processor:inst|controller:inst1|out_function[1]       ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Processor:inst|controller:inst1|out_immediate         ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Processor:inst|controller:inst1|out_function[3]       ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Processor:inst|controller:inst1|out_alu               ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Processor:inst|controller:inst1|out_ram_data          ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Processor:inst|controller:inst1|out_we                ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Processor:inst|controller:inst1|out_register_write    ; Processor:inst|controller:inst1|Mux9      ; yes                    ;
; Number of user-specified and inferred latches = 41    ;                                           ;                        ;
+-------------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+-----------------------------------------------------------------------+----------------------------------------+
; Register name                                                         ; Reason for Removal                     ;
+-----------------------------------------------------------------------+----------------------------------------+
; Processor:inst|d_e:inst4|parallel_register:immediate|s_memory[16..31] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 16                                ;                                        ;
+-----------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1520  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                      ;
+-------------------------------------------------------------------------+---------+
; Inverted Register                                                       ; Fan out ;
+-------------------------------------------------------------------------+---------+
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[31]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[29]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[27]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[25]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[23]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[21]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[19]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[17]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[15]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[13]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[11]         ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[9]          ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[7]          ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[5]          ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[3]          ; 1       ;
; Processor:inst|ma_wb:inst28|parallel_register:data|s_memory[1]          ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[80] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[79] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[78] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[76] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[75] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[74] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[72] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[71] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[70] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[68] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[67] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[66] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[64] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[63] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[62] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[60] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[59] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[58] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[56] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[55] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[54] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[52] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[51] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[50] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[48] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[47] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[46] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[44] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[43] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[42] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[40] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[39] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[38] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[36] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[35] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[34] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[32] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[31] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[30] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[28] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[27] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[26] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[24] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[23] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[22] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[20] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[19] ; 1       ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[18] ; 1       ;
; Total number of inverted registers = 64                                 ;         ;
+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                              ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Register Name                                                             ; Megafunction                                                           ; Type ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Processor:inst|fetch:inst|instruction_ram:instruction_ram|out_data[0..31] ; Processor:inst|fetch:inst|instruction_ram:instruction_ram|memory_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------+------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                             ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+
; Register Name                                                           ; RAM Name                                                     ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[0]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[1]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[2]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[3]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[4]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[5]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[6]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[7]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[8]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[9]  ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[10] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[11] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[12] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[13] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[14] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[15] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[16] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[17] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[18] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[19] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[20] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[21] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[22] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[23] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[24] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[25] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[26] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[27] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[28] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[29] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[30] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[31] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[32] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[33] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[34] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[35] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[36] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[37] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[38] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[39] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[40] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[41] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[42] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[43] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[44] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[45] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[46] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[47] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[48] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[49] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[50] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[51] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[52] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[53] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[54] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[55] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[56] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[57] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[58] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[59] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[60] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[61] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[62] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[63] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[64] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[65] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[66] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[67] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[68] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[69] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[70] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[71] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[72] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[73] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[74] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[75] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[76] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[77] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[78] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[79] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0_bypass[80] ; Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0 ;
+-------------------------------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |quanta2|Processor:inst|d_e:inst4|parallel_register:jump_address|s_memory[19] ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |quanta2|Processor:inst|e_ma:inst27|parallel_register:status|s_memory[0]      ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; No         ; |quanta2|Processor:inst|execute:inst5|shifter:shifter|Mux16                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|mux:mux_b|Mux27   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |quanta2|Processor:inst|decode:inst2|register_file:reg_file|mux:mux_a|Mux30   ;
; 13:1               ; 31 bits   ; 248 LEs       ; 186 LEs              ; 62 LEs                 ; No         ; |quanta2|Processor:inst|execute:inst5|alu:alu|Mux30                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0|altsyncram_mt41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0|altsyncram_ogj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|execute:inst5|mux:b_mux ;
+-------------------+-------+---------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                    ;
+-------------------+-------+---------------------------------------------------------+
; g_selection_width ; 1     ; Signed Integer                                          ;
+-------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|execute:inst5|mux:res_mux ;
+-------------------+-------+-----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                      ;
+-------------------+-------+-----------------------------------------------------------+
; g_selection_width ; 1     ; Signed Integer                                            ;
+-------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|execute:inst5|mux:st_mux ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; g_selection_width ; 1     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:control_function ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; g_data_width   ; 4     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:opcode ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_data_width   ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:a ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:b ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:jump_address ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:immediate ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|d_e:inst4|parallel_register:write_back_address ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; g_data_width   ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:0:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:1:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:2:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:3:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:4:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:5:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:6:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:7:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:8:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:9:current_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:10:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:11:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:12:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:13:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:14:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:15:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:16:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:17:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:18:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:19:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:20:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:21:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:22:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:23:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:24:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:25:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:26:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:27:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:28:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:29:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:30:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|parallel_register:\registers:31:current_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|mux:mux_a ;
+-------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------+
; g_selection_width ; 5     ; Signed Integer                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|mux:mux_b ;
+-------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------+
; g_selection_width ; 5     ; Signed Integer                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|decode:inst2|register_file:reg_file|mux:mux_c ;
+-------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------+
; g_selection_width ; 5     ; Signed Integer                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|ma_wb:inst28|parallel_register:data ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|ma_wb:inst28|parallel_register:ram_data ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|ma_wb:inst28|parallel_register:write_back_address ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; g_data_width   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:opcode ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; g_data_width   ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:jump_address ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:result ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:status ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; g_data_width   ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:memory_address ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|e_ma:inst27|parallel_register:write_back_address ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; g_data_width   ; 5     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|memory_access:inst3|data_ram:ram ;
+-----------------+-------+--------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                               ;
+-----------------+-------+--------------------------------------------------------------------+
; g_address_width ; 8     ; Signed Integer                                                     ;
+-----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|f_d:inst24|parallel_register:instruction ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|fetch:inst|parallel_register:pc ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; g_data_width   ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|fetch:inst|mux:mux ;
+-------------------+-------+----------------------------------------------------+
; Parameter Name    ; Value ; Type                                               ;
+-------------------+-------+----------------------------------------------------+
; g_selection_width ; 1     ; Signed Integer                                     ;
+-------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|fetch:inst|instruction_ram:instruction_ram ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; g_addr_width   ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:inst|write_back:inst14|mux:res_mux ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; g_selection_width ; 1     ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; quanta2inst.mif      ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_mt41      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; quanta2data.mif      ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ogj1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                 ;
; Entity Instance                           ; Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:inst|fetch:inst|adder:adder"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_b[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:inst|execute:inst5|mux:st_mux"                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; out_o[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:inst|execute:inst5|alu:alu" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; in_cin ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 233                         ;
; cycloneiii_ff         ; 1520                        ;
;     ENA               ; 32                          ;
;     plain             ; 1488                        ;
; cycloneiii_lcell_comb ; 2789                        ;
;     normal            ; 2789                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 398                         ;
;         4 data inputs ; 2335                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 35.00                       ;
; Average LUT depth     ; 5.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue Apr 10 07:51:49 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quanta2 -c quanta2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/fetch.vhd
    Info (12022): Found design unit 1: fetch-behavioral
    Info (12023): Found entity 1: fetch
Info (12021): Found 2 design units, including 1 entities, in source file src/component/register.vhd
    Info (12022): Found design unit 1: parallel_register-behavioral
    Info (12023): Found entity 1: parallel_register
Info (12021): Found 1 design units, including 0 entities, in source file src/lib/constants.vhd
    Info (12022): Found design unit 1: constants
Info (12021): Found 2 design units, including 1 entities, in source file src/component/adder.vhd
    Info (12022): Found design unit 1: adder-behavioral
    Info (12023): Found entity 1: adder
Warning (12090): Entity "mux" obtained from "src/component/Multiplexer.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file src/component/multiplexer.vhd
    Info (12022): Found design unit 1: mux-behavioral
    Info (12023): Found entity 1: mux
Info (12021): Found 1 design units, including 0 entities, in source file src/lib/types.vhd
    Info (12022): Found design unit 1: types
Info (12021): Found 2 design units, including 1 entities, in source file src/component/instructionram.vhd
    Info (12022): Found design unit 1: instruction_ram-behavioral
    Info (12023): Found entity 1: instruction_ram
Info (12021): Found 1 design units, including 1 entities, in source file quanta2.bdf
    Info (12023): Found entity 1: quanta2
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/decode.vhd
    Info (12022): Found design unit 1: decode-behavioral
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file src/component/registerfile.vhd
    Info (12022): Found design unit 1: register_file-behavioral
    Info (12023): Found entity 1: register_file
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/execute.vhd
    Info (12022): Found design unit 1: execute-behavioral
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file src/component/alu.vhd
    Info (12022): Found design unit 1: alu-behavioral
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file src/component/shifter.vhd
    Info (12022): Found design unit 1: shifter-behavioral
    Info (12023): Found entity 1: shifter
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/memoryaccess.vhd
    Info (12022): Found design unit 1: memory_access-behavioral
    Info (12023): Found entity 1: memory_access
Info (12021): Found 2 design units, including 1 entities, in source file src/component/dataram.vhd
    Info (12022): Found design unit 1: data_ram-behavioral
    Info (12023): Found entity 1: data_ram
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/writeback.vhd
    Info (12022): Found design unit 1: write_back-behavioral
    Info (12023): Found entity 1: write_back
Info (12021): Found 2 design units, including 1 entities, in source file src/component/jumpcontroller.vhd
    Info (12022): Found design unit 1: jump_controller-behavioral
    Info (12023): Found entity 1: jump_controller
Info (12021): Found 2 design units, including 1 entities, in source file src/component/controller.vhd
    Info (12022): Found design unit 1: controller-behavioral
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/fd.vhd
    Info (12022): Found design unit 1: f_d-behavioral
    Info (12023): Found entity 1: f_d
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/de.vhd
    Info (12022): Found design unit 1: d_e-behavioral
    Info (12023): Found entity 1: d_e
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/ema.vhd
    Info (12022): Found design unit 1: e_ma-behavioral
    Info (12023): Found entity 1: e_ma
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/mawb.vhd
    Info (12022): Found design unit 1: ma_wb-behavioral
    Info (12023): Found entity 1: ma_wb
Info (12021): Found 1 design units, including 1 entities, in source file src/processor.bdf
    Info (12023): Found entity 1: Processor
Info (12021): Found 2 design units, including 1 entities, in source file src/component/bitregister.vhd
    Info (12022): Found design unit 1: parallel_bit_register-behavioral
    Info (12023): Found entity 1: parallel_bit_register
Info (12021): Found 2 design units, including 1 entities, in source file src/component/hexdisplay.vhd
    Info (12022): Found design unit 1: hex_display-behavioral
    Info (12023): Found entity 1: hex_display
Info (12021): Found 2 design units, including 1 entities, in source file src/component/forwardunit.vhd
    Info (12022): Found design unit 1: forward_unit-behavioral
    Info (12023): Found entity 1: forward_unit
Info (12127): Elaborating entity "quanta2" for the top level hierarchy
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:inst"
Info (12128): Elaborating entity "execute" for hierarchy "Processor:inst|execute:inst5"
Critical Warning (10920): VHDL Incomplete Partial Association warning at Execute.vhd(105): port or argument "in_i" has 56/64 unassociated elements
Critical Warning (10920): VHDL Incomplete Partial Association warning at Execute.vhd(105): port or argument "out_o" has 28/32 unassociated elements
Info (12129): Elaborating entity "mux" using architecture "A:behavioral" for hierarchy "Processor:inst|execute:inst5|mux:b_mux"
Info (12129): Elaborating entity "shifter" using architecture "A:behavioral" for hierarchy "Processor:inst|execute:inst5|shifter:shifter"
Info (12129): Elaborating entity "alu" using architecture "A:behavioral" for hierarchy "Processor:inst|execute:inst5|alu:alu"
Info (12129): Elaborating entity "adder" using architecture "A:behavioral" for hierarchy "Processor:inst|execute:inst5|alu:alu|adder:a"
Info (12128): Elaborating entity "d_e" for hierarchy "Processor:inst|d_e:inst4"
Info (12129): Elaborating entity "parallel_bit_register" using architecture "A:behavioral" for hierarchy "Processor:inst|d_e:inst4|parallel_bit_register:control_register_write"
Info (12129): Elaborating entity "parallel_register" using architecture "A:behavioral" for hierarchy "Processor:inst|d_e:inst4|parallel_register:control_function"
Info (12129): Elaborating entity "parallel_register" using architecture "A:behavioral" for hierarchy "Processor:inst|d_e:inst4|parallel_register:opcode"
Info (12129): Elaborating entity "parallel_register" using architecture "A:behavioral" for hierarchy "Processor:inst|d_e:inst4|parallel_register:a"
Info (12129): Elaborating entity "parallel_register" using architecture "A:behavioral" for hierarchy "Processor:inst|d_e:inst4|parallel_register:write_back_address"
Info (12128): Elaborating entity "controller" for hierarchy "Processor:inst|controller:inst1"
Warning (10631): VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable "out_register_write", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable "out_we", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable "out_alu", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable "out_immediate", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable "out_function", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable "out_ram_data", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "out_ram_data" at Controller.vhd(31)
Info (10041): Inferred latch for "out_function[0]" at Controller.vhd(31)
Info (10041): Inferred latch for "out_function[1]" at Controller.vhd(31)
Info (10041): Inferred latch for "out_function[2]" at Controller.vhd(31)
Info (10041): Inferred latch for "out_function[3]" at Controller.vhd(31)
Info (10041): Inferred latch for "out_immediate" at Controller.vhd(31)
Info (10041): Inferred latch for "out_alu" at Controller.vhd(31)
Info (10041): Inferred latch for "out_we" at Controller.vhd(31)
Info (10041): Inferred latch for "out_register_write" at Controller.vhd(31)
Info (12128): Elaborating entity "decode" for hierarchy "Processor:inst|decode:inst2"
Warning (10873): Using initial value X (don't care) for net "out_immediate[31..16]" at Decode.vhd(21)
Info (12129): Elaborating entity "register_file" using architecture "A:behavioral" for hierarchy "Processor:inst|decode:inst2|register_file:reg_file"
Info (12129): Elaborating entity "mux" using architecture "A:behavioral" for hierarchy "Processor:inst|decode:inst2|register_file:reg_file|mux:mux_a"
Info (12128): Elaborating entity "ma_wb" for hierarchy "Processor:inst|ma_wb:inst28"
Info (12128): Elaborating entity "e_ma" for hierarchy "Processor:inst|e_ma:inst27"
Info (12128): Elaborating entity "memory_access" for hierarchy "Processor:inst|memory_access:inst3"
Warning (10492): VHDL Process Statement warning at MemoryAccess.vhd(53): signal "in_result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at MemoryAccess.vhd(50): inferring latch(es) for signal or variable "out_debug_port", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "out_debug_port[0]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[1]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[2]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[3]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[4]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[5]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[6]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[7]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[8]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[9]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[10]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[11]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[12]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[13]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[14]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[15]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[16]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[17]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[18]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[19]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[20]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[21]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[22]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[23]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[24]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[25]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[26]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[27]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[28]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[29]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[30]" at MemoryAccess.vhd(50)
Info (10041): Inferred latch for "out_debug_port[31]" at MemoryAccess.vhd(50)
Info (12129): Elaborating entity "data_ram" using architecture "A:behavioral" for hierarchy "Processor:inst|memory_access:inst3|data_ram:ram"
Info (12128): Elaborating entity "f_d" for hierarchy "Processor:inst|f_d:inst24"
Info (12128): Elaborating entity "fetch" for hierarchy "Processor:inst|fetch:inst"
Info (12129): Elaborating entity "instruction_ram" using architecture "A:behavioral" for hierarchy "Processor:inst|fetch:inst|instruction_ram:instruction_ram"
Warning (10541): VHDL Signal Declaration warning at InstructionRAM.vhd(27): used implicit default value for signal "memory" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "jump_controller" for hierarchy "Processor:inst|jump_controller:inst6"
Info (12128): Elaborating entity "write_back" for hierarchy "Processor:inst|write_back:inst14"
Warning (113028): 255 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 1 to 255 are not initialized
Warning (276020): Inferred RAM node "Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Processor:inst|fetch:inst|instruction_ram:instruction_ram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to quanta2inst.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Processor:inst|memory_access:inst3|data_ram:ram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to quanta2data.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "Processor:inst|fetch:inst|instruction_ram:instruction_ram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "quanta2inst.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mt41.tdf
    Info (12023): Found entity 1: altsyncram_mt41
Warning (113028): 245 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 11 to 255 are not initialized
Info (12130): Elaborated megafunction instantiation "Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "Processor:inst|memory_access:inst3|data_ram:ram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "quanta2data.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ogj1.tdf
    Info (12023): Found entity 1: altsyncram_ogj1
Warning (13012): Latch Processor:inst|controller:inst1|out_function[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[28]
Warning (13012): Latch Processor:inst|controller:inst1|out_function[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[28]
Warning (13012): Latch Processor:inst|controller:inst1|out_function[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[27]
Warning (13012): Latch Processor:inst|controller:inst1|out_immediate has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[24]
Warning (13012): Latch Processor:inst|controller:inst1|out_function[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[28]
Warning (13012): Latch Processor:inst|controller:inst1|out_alu has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[28]
Warning (13012): Latch Processor:inst|controller:inst1|out_ram_data has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[24]
Warning (13012): Latch Processor:inst|controller:inst1|out_we has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[24]
Warning (13012): Latch Processor:inst|controller:inst1|out_register_write has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:inst|f_d:inst24|parallel_register:instruction|s_memory[28]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "immediate[31]" is stuck at GND
    Warning (13410): Pin "immediate[30]" is stuck at GND
    Warning (13410): Pin "immediate[29]" is stuck at GND
    Warning (13410): Pin "immediate[28]" is stuck at GND
    Warning (13410): Pin "immediate[27]" is stuck at GND
    Warning (13410): Pin "immediate[26]" is stuck at GND
    Warning (13410): Pin "immediate[25]" is stuck at GND
    Warning (13410): Pin "immediate[24]" is stuck at GND
    Warning (13410): Pin "immediate[23]" is stuck at GND
    Warning (13410): Pin "immediate[22]" is stuck at GND
    Warning (13410): Pin "immediate[21]" is stuck at GND
    Warning (13410): Pin "immediate[20]" is stuck at GND
    Warning (13410): Pin "immediate[19]" is stuck at GND
    Warning (13410): Pin "immediate[18]" is stuck at GND
    Warning (13410): Pin "immediate[17]" is stuck at GND
    Warning (13410): Pin "immediate[16]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4475 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 232 output pins
    Info (21061): Implemented 4178 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 684 megabytes
    Info: Processing ended: Tue Apr 10 07:52:35 2018
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:38


