{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559462764394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559462764404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 16:06:04 2019 " "Processing started: Sun Jun 02 16:06:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559462764404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462764404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10ARM -c DE10ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10ARM -c DE10ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462764405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559462765117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559462765117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HRDATA hrdata AHB2ROM.v(18) " "Verilog HDL Declaration information at AHB2ROM.v(18): object \"HRDATA\" differs only in case from object \"hrdata\" in the same scope" {  } { { "AHB2ROM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/AHB2ROM.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559462775066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb2rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb2rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB2ROM " "Found entity 1: AHB2ROM" {  } { { "AHB2ROM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/AHB2ROM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/top.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10ARM " "Found entity 1: DE10ARM" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/outputstage.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/outputstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputStage " "Found entity 1: OutputStage" {  } { { "arm-soc/OutputStage.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/OutputStage.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/inputstage.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/inputstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputStage " "Found entity 1: InputStage" {  } { { "arm-soc/InputStage.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/InputStage.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/gpio_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/gpio_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_ctrl " "Found entity 1: gpio_ctrl" {  } { { "arm-soc/gpio_ctrl.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/gpio_apbif.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/gpio_apbif.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_apbif " "Found entity 1: gpio_apbif" {  } { { "arm-soc/gpio_apbif.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio_apbif.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "arm-soc/gpio.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cortexm3integrationds.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cortexm3integrationds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM3INTEGRATIONDS " "Found entity 1: CORTEXM3INTEGRATIONDS" {  } { { "arm-soc/CORTEXM3INTEGRATIONDS.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_timer " "Found entity 1: cmsdk_apb_timer" {  } { { "arm-soc/cmsdk_apb_timer.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_timer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_subsystem_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_subsystem_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem_speed " "Found entity 1: cmsdk_apb_subsystem_speed" {  } { { "arm-soc/cmsdk_apb_subsystem_speed.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem_speed.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem " "Found entity 1: cmsdk_apb_subsystem" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "arm-soc/cmsdk_apb_slave_mux.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_dualtimers_frc.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_dualtimers_frc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers_frc " "Found entity 1: cmsdk_apb_dualtimers_frc" {  } { { "arm-soc/cmsdk_apb_dualtimers_frc.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_dualtimers_frc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_dualtimers_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file arm-soc/cmsdk_apb_dualtimers_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_dualtimers.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_dualtimers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers " "Found entity 1: cmsdk_apb_dualtimers" {  } { { "arm-soc/cmsdk_apb_dualtimers.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_dualtimers.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "arm-soc/cmsdk_ahb_to_apb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775339 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_IDLE arm-soc/InputStage.v 118 cmsdk_ahb_bm_output_arb.v(83) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(83): overriding existing definition for macro \"TRN_IDLE\", which was defined in \"arm-soc/InputStage.v\", line 118" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 83 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_BUSY arm-soc/InputStage.v 119 cmsdk_ahb_bm_output_arb.v(84) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(84): overriding existing definition for macro \"TRN_BUSY\", which was defined in \"arm-soc/InputStage.v\", line 119" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_NONSEQ arm-soc/InputStage.v 120 cmsdk_ahb_bm_output_arb.v(85) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(85): overriding existing definition for macro \"TRN_NONSEQ\", which was defined in \"arm-soc/InputStage.v\", line 120" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_SEQ arm-soc/InputStage.v 121 cmsdk_ahb_bm_output_arb.v(86) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(86): overriding existing definition for macro \"TRN_SEQ\", which was defined in \"arm-soc/InputStage.v\", line 121" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_SINGLE arm-soc/InputStage.v 124 cmsdk_ahb_bm_output_arb.v(89) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(89): overriding existing definition for macro \"BUR_SINGLE\", which was defined in \"arm-soc/InputStage.v\", line 124" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR arm-soc/InputStage.v 125 cmsdk_ahb_bm_output_arb.v(90) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(90): overriding existing definition for macro \"BUR_INCR\", which was defined in \"arm-soc/InputStage.v\", line 125" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP4 arm-soc/InputStage.v 126 cmsdk_ahb_bm_output_arb.v(91) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(91): overriding existing definition for macro \"BUR_WRAP4\", which was defined in \"arm-soc/InputStage.v\", line 126" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR4 arm-soc/InputStage.v 127 cmsdk_ahb_bm_output_arb.v(92) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(92): overriding existing definition for macro \"BUR_INCR4\", which was defined in \"arm-soc/InputStage.v\", line 127" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 92 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP8 arm-soc/InputStage.v 128 cmsdk_ahb_bm_output_arb.v(93) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(93): overriding existing definition for macro \"BUR_WRAP8\", which was defined in \"arm-soc/InputStage.v\", line 128" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 93 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR8 arm-soc/InputStage.v 129 cmsdk_ahb_bm_output_arb.v(94) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(94): overriding existing definition for macro \"BUR_INCR8\", which was defined in \"arm-soc/InputStage.v\", line 129" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 94 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP16 arm-soc/InputStage.v 130 cmsdk_ahb_bm_output_arb.v(95) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(95): overriding existing definition for macro \"BUR_WRAP16\", which was defined in \"arm-soc/InputStage.v\", line 130" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 95 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR16 arm-soc/InputStage.v 131 cmsdk_ahb_bm_output_arb.v(96) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(96): overriding existing definition for macro \"BUR_INCR16\", which was defined in \"arm-soc/InputStage.v\", line 131" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 96 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559462775342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_bm_output_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_output_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_bm_output_arb " "Found entity 1: cmsdk_ahb_bm_output_arb" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_bm_decodesi2.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_bm_decodeSI2 " "Found entity 1: cmsdk_ahb_bm_decodeSI2" {  } { { "arm-soc/cmsdk_ahb_bm_decodeSI2.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_bm_decodesi1.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_bm_decodeSI1 " "Found entity 1: cmsdk_ahb_bm_decodeSI1" {  } { { "arm-soc/cmsdk_ahb_bm_decodeSI1.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_bm_decodesi0.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_bm_decodeSI0 " "Found entity 1: cmsdk_ahb_bm_decodeSI0" {  } { { "arm-soc/cmsdk_ahb_bm_decodeSI0.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/busmatrix3x3_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMatrix3x3_lite " "Found entity 1: BusMatrix3x3_lite" {  } { { "arm-soc/BusMatrix3x3_lite.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_lite.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/busmatrix3x3_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMatrix3x3_default_slave " "Found entity 1: BusMatrix3x3_default_slave" {  } { { "arm-soc/BusMatrix3x3_default_slave.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/busmatrix3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMatrix3x3 " "Found entity 1: BusMatrix3x3" {  } { { "arm-soc/BusMatrix3x3.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AHB2MEM.v(54) " "Verilog HDL information at AHB2MEM.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559462775370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/ahb2mem.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/ahb2mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB2MEM " "Found entity 1: AHB2MEM" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462775371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462775371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scanouthclk top.v(543) " "Verilog HDL Implicit Net warning at top.v(543): created implicit net for \"scanouthclk\"" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 543 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10ARM " "Elaborating entity \"DE10ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559462775805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM3INTEGRATIONDS CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION " "Elaborating entity \"CORTEXM3INTEGRATIONDS\" for hierarchy \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\"" {  } { { "arm-soc/top.v" "u_CORTEXM3INTEGRATION" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\"" {  } { { "arm-soc/CORTEXM3INTEGRATIONDS.v" "u_cortexm3ds_logic" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775966 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775966 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775966 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775966 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775967 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775968 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559462775969 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMatrix3x3 BusMatrix3x3:u_BusMatrix3x3 " "Elaborating entity \"BusMatrix3x3\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\"" {  } { { "arm-soc/top.v" "u_BusMatrix3x3" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775976 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK BusMatrix3x3.v(335) " "Output port \"SCANOUTHCLK\" at BusMatrix3x3.v(335) has no driver" {  } { { "arm-soc/BusMatrix3x3.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559462775983 "|DE10ARM|BusMatrix3x3:u_BusMatrix3x3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputStage BusMatrix3x3:u_BusMatrix3x3\|InputStage:u_InputStage_0 " "Elaborating entity \"InputStage\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|InputStage:u_InputStage_0\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_InputStage_0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_bm_decodeSI0 BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0 " "Elaborating entity \"cmsdk_ahb_bm_decodeSI0\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_cmsdk_ahb_bm_decodesi0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMatrix3x3_default_slave BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0\|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave " "Elaborating entity \"BusMatrix3x3_default_slave\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0\|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave\"" {  } { { "arm-soc/cmsdk_ahb_bm_decodeSI0.v" "u_BusMatrix3x3_default_slave" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI0.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_bm_decodeSI1 BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1 " "Elaborating entity \"cmsdk_ahb_bm_decodeSI1\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_cmsdk_ahb_bm_decodesi1" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_bm_decodeSI2 BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2 " "Elaborating entity \"cmsdk_ahb_bm_decodeSI2\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_cmsdk_ahb_bm_decodesi2" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462775998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputStage BusMatrix3x3:u_BusMatrix3x3\|OutputStage:u_outputstage_0 " "Elaborating entity \"OutputStage\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|OutputStage:u_outputstage_0\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_outputstage_0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_bm_output_arb BusMatrix3x3:u_BusMatrix3x3\|OutputStage:u_outputstage_0\|cmsdk_ahb_bm_output_arb:u_output_arb " "Elaborating entity \"cmsdk_ahb_bm_output_arb\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|OutputStage:u_outputstage_0\|cmsdk_ahb_bm_output_arb:u_output_arb\"" {  } { { "arm-soc/OutputStage.v" "u_output_arb" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/OutputStage.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB2MEM AHB2MEM:u_rom " "Elaborating entity \"AHB2MEM\" for hierarchy \"AHB2MEM:u_rom\"" {  } { { "arm-soc/top.v" "u_rom" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_subsystem cmsdk_apb_subsystem:u_apb_subsystem " "Elaborating entity \"cmsdk_apb_subsystem\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\"" {  } { { "arm-soc/top.v" "u_apb_subsystem" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dualtimer2a_int cmsdk_apb_subsystem.v(220) " "Verilog HDL or VHDL warning at cmsdk_apb_subsystem.v(220): object \"dualtimer2a_int\" assigned a value but never read" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462776019 "|DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dualtimer2b_int cmsdk_apb_subsystem.v(221) " "Verilog HDL or VHDL warning at cmsdk_apb_subsystem.v(221): object \"dualtimer2b_int\" assigned a value but never read" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559462776019 "|DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb\"" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "u_ahb_to_apb" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux\"" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "u_apb_slave_mux" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0 " "Elaborating entity \"gpio\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\"" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "gen_apb_gpio_0.u_gpio_0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_apbif cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\|gpio_apbif:x_gpio_apbif " "Elaborating entity \"gpio_apbif\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\|gpio_apbif:x_gpio_apbif\"" {  } { { "arm-soc/gpio.v" "x_gpio_apbif" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\|gpio_ctrl:x_gpio_ctrl " "Elaborating entity \"gpio_ctrl\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\|gpio_ctrl:x_gpio_ctrl\"" {  } { { "arm-soc/gpio.v" "x_gpio_ctrl" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0 " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0\"" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "gen_apb_uart_0.u_apb_uart_0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462776036 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AHB2MEM:u_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AHB2MEM:u_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AHB2MEM:u_sram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AHB2MEM:u_sram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559462832215 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559462832215 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559462832215 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Mult0\"" {  } { { "arm-soc/cortexm3ds_logic.v" "Mult0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559462832225 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Add25\"" {  } { { "arm-soc/cortexm3ds_logic.v" "Add25" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559462832225 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559462832225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AHB2MEM:u_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"AHB2MEM:u_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462832343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AHB2MEM:u_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"AHB2MEM:u_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832344 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559462832344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6kg1 " "Found entity 1: altsyncram_6kg1" {  } { { "db/altsyncram_6kg1.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/altsyncram_6kg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462832444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462832444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462832540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462832540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462832680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462832680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\"" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462832774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0 " "Instantiated megafunction \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832774 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559462832774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462832882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462832882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25\"" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462832965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25 " "Instantiated megafunction \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559462832966 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559462832966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fai " "Found entity 1: add_sub_fai" {  } { { "db/add_sub_fai.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/add_sub_fai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559462833044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462833044 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7 " "Synthesized away node \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7\"" {  } { { "db/mult_tns.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/coding/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } } { "arm-soc/CORTEXM3INTEGRATIONDS.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v" 350 0 0 } } { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 395 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559462833915 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8 " "Synthesized away node \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8\"" {  } { { "db/mult_tns.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/coding/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } } { "arm-soc/CORTEXM3INTEGRATIONDS.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v" 350 0 0 } } { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 395 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559462833915 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559462833915 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559462833915 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559462836298 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1559462836538 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1559462836538 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 475 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6588 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 84611 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6970 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6852 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 84791 -1 0 } } { "arm-soc/BusMatrix3x3_default_slave.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_default_slave.v" 124 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6732 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6611 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6655 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6592 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6564 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6943 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6631 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6759 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 85711 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6578 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6788 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79345 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79351 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79357 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6721 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6853 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6720 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79327 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79363 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6840 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6575 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7053 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7054 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7055 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 84200 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6838 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6758 -1 0 } } { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 370 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 78235 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 78241 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6969 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6966 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6565 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6589 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6553 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6719 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 93639 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6556 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6573 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7027 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 74273 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6637 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6653 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6973 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 84266 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6842 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79387 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79339 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91049 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91055 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91061 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91043 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91067 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 74230 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6972 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 76431 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6619 -1 0 } } { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 511 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7021 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79996 -1 0 } } { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 497 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6743 -1 0 } } { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 168 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559462837274 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559462837275 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559462879024 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559462909836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.map.smsg " "Generated suppressed messages file D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462910508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559462911634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559462911634 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timer1_extin " "No output dependent on input pin \"timer1_extin\"" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559462913030 "|DE10ARM|timer1_extin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559462913030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25987 " "Implemented 25987 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559462913030 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559462913030 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559462913030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25826 " "Implemented 25826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559462913030 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559462913030 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1559462913030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559462913030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559462913107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:08:33 2019 " "Processing ended: Sun Jun 02 16:08:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559462913107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559462913107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:43 " "Total CPU time (on all processors): 00:02:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559462913107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559462913107 ""}
