#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x120b04b10 .scope module, "Sliding_Window_Sequence_Detector_t" "Sliding_Window_Sequence_Detector_t" 2 4;
 .timescale -9 -12;
v0x120b15840_0 .var "clk", 0 0;
v0x120b158e0_0 .net "dec", 0 0, v0x120b15520_0;  1 drivers
v0x120b15990_0 .var "in", 0 0;
v0x120b15a60_0 .var "rst_n", 0 0;
S_0x120b04c80 .scope module, "SWSD" "Sliding_Window_Sequence_Detector" 2 10, 3 3 0, S_0x120b04b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "dec";
P_0x120b04e50 .param/l "S0" 0 3 8, C4<0000>;
P_0x120b04e90 .param/l "S1" 0 3 9, C4<0001>;
P_0x120b04ed0 .param/l "S2" 0 3 10, C4<0010>;
P_0x120b04f10 .param/l "S3" 0 3 11, C4<0011>;
P_0x120b04f50 .param/l "S4" 0 3 12, C4<0100>;
P_0x120b04f90 .param/l "S5" 0 3 13, C4<0101>;
P_0x120b04fd0 .param/l "S6" 0 3 14, C4<0110>;
P_0x120b05010 .param/l "S7" 0 3 15, C4<0111>;
P_0x120b05050 .param/l "S8" 0 3 16, C4<1000>;
v0x120b05470_0 .net "clk", 0 0, v0x120b15840_0;  1 drivers
v0x120b15520_0 .var "dec", 0 0;
v0x120b155c0_0 .net "in", 0 0, v0x120b15990_0;  1 drivers
v0x120b15670_0 .net "rst_n", 0 0, v0x120b15a60_0;  1 drivers
v0x120b15710_0 .var "state", 3 0;
E_0x120b053d0 .event posedge, v0x120b05470_0;
E_0x120b05420 .event anyedge, v0x120b15710_0, v0x120b155c0_0;
    .scope S_0x120b04c80;
T_0 ;
    %wait E_0x120b05420;
    %load/vec4 v0x120b15710_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x120b155c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x120b15520_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x120b04c80;
T_1 ;
    %wait E_0x120b053d0;
    %load/vec4 v0x120b15670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120b15710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120b15520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x120b15710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.22, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_1.23, 8;
T_1.22 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.23, 8;
 ; End of false expr.
    %blend;
T_1.23;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.24, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_1.25, 8;
T_1.24 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_1.25, 8;
 ; End of false expr.
    %blend;
T_1.25;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.26, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_1.27, 8;
T_1.26 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.27, 8;
 ; End of false expr.
    %blend;
T_1.27;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x120b155c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.28, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_1.29, 8;
T_1.28 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.29, 8;
 ; End of false expr.
    %blend;
T_1.29;
    %assign/vec4 v0x120b15710_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x120b04b10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x120b04b10;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x120b15840_0;
    %inv;
    %store/vec4 v0x120b15840_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x120b04b10;
T_4 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15a60_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x120b04b10;
T_5 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15a60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15a60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120b15990_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x120b04b10;
T_6 ;
    %vpi_call 2 59 "$dumpfile", "a1.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x120b04b10 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "a1_Sliding_Window_Sequence_Detector_t.v";
    "./a1_Sliding_Window_Sequence_Detector.v";
