<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e10598"><registerName>pipe2</registerName><registerNameMore><registerNameFull>pipe2</registerNameFull></registerNameMore><registerBody><registerDescription>See field descriptions</registerDescription><registerProperties><registerPropset><addressOffset>0x1c8</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0xF</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e10609"><bitFieldName>pipe_8b10b_enc_din_rev</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Reversing  the endianness of 8b10 encoder data input. </p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10627"><bitFieldName>pipe_8b10b_dec_dout_rev</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Reversing  the endianness of 8b10 decoder data output.</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>1</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10645"><bitFieldName>pipe_8b10b_rxd_byte_rev</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Reversing  the bypes of 8b10b Rx data.</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>2</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10663"><bitFieldName>pipe_8b10b_txd_byte_rev</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Reversing  the bypes of 8b10b Tx data.</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>3</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10681"><bitFieldName>pipe_en_8b10b_rev_reserved</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Enables access to 8b10b data reverse registers.</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10699"><bitFieldName>pipe_com_algn_init_dly</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>delay values for COM aligner to wait to start alignment.</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10718"><bitFieldName>pipelogic_spare0</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>spare register</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10736"><bitFieldName>pipelogic_spare1</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>spare register</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>17</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10754"><bitFieldName>pipelogic_spare2</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>spare register</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>18</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10772"><bitFieldName>pipelogic_spare3</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>spare register</p><p> *	(Hide from Customers)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>19</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e10790"><bitFieldName>pipelogic_control</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>regmap_pipelogic_control[0] =&gt;  High to disable the 2 pipeline registers on pma_rxdata. Intended for SATA mode                                           regmap_pipelogic_control[1] =&gt; High to enable Skp realign logic for PCIe gen45 variable skp.                                           regmap_pipelogic_control[2] =&gt; High to disable the logic that uses EIOS to drive Pipe_rxelecidle (enable by default)                                          regmap_pipelogic_control[3] =&gt;  High to disable the register stage on the Tx side (MAC to PHY), added to fix timing violations (enable by default)                                                                                           regmap_pipelogic_control[4] =&gt;  High to disable the register stage on the Rx side (PHY to MAC), added to fix timing violations (enable by default)                                                                       regmap_pipelogic_control[5] =&gt;  High to disable lfps transmission in p2 and p3 state in usb mode.                                                                                          regmap_pipelogic_control[6] =&gt;   High to disable the logic that uses EIEOS to drive exit from Pipe_rxelecidle  (enable by default)                                                                                                                                        regmap_pipelogic_control[7] =&gt;   High to disable pma_rxvalid override based on EIOS  (enable by default)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>8</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>