

================================================================
== Synthesis Summary Report of 'adders'
================================================================
+ General Information: 
    * Date:           Tue Oct 11 18:07:43 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        LabA_1
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ adders  |     -|  1.46|        0|   0.000|         -|        1|     -|        no|     -|   -|  68 (~0%)|  168 (~0%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 5             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| in1       | ap_none | 32       |
| in2       | ap_none | 32       |
| in3       | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in1      | in        | int      |
| in2      | in        | int      |
| in3      | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                             |
+----------+---------------+----------+-------------------------------------+
| in1      | in1           | port     |                                     |
| in2      | in2           | port     |                                     |
| in3      | in3           | port     |                                     |
| return   | s_axi_control | register | name=ap_return offset=0x10 range=32 |
+----------+---------------+----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+--------------------------------------+
| Type      | Options                    | Location                             |
+-----------+----------------------------+--------------------------------------+
| interface | mode=s_axilite port=return | LabA_1/adders.c:49 in adders, return |
| interface | ap_none port=in3           | LabA_1/adders.c:52 in adders, in3    |
| interface | ap_none port=in2           | LabA_1/adders.c:53 in adders, in2    |
| interface | ap_none port=in1           | LabA_1/adders.c:54 in adders, in1    |
+-----------+----------------------------+--------------------------------------+


