--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DUT_top.twx DUT_top.ncd -o DUT_top.twr DUT_top.pcf

Design file:              DUT_top.ncd
Physical constraint file: DUT_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_FPGA_CLK = PERIOD TIMEGRP "TN_CLKIN" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FPGA_CLK = PERIOD TIMEGRP "TN_CLKIN" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_DUT_top_clock_module_inst/u_DCM_SP/CLKIN
  Logical resource: u_DUT_top_clock_module_inst/u_DCM_SP/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_DUT_top_clock_module_inst/u_DCM_SP_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_DUT_top_clock_module_inst/u_DCM_SP/CLKIN
  Logical resource: u_DUT_top_clock_module_inst/u_DCM_SP/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_DUT_top_clock_module_inst/u_DCM_SP_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: u_DUT_top_clock_module_inst/u_DCM_SP/CLKIN
  Logical resource: u_DUT_top_clock_module_inst/u_DCM_SP/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_DUT_top_clock_module_inst/u_DCM_SP_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_DUT_top_clock_module_inst_dcm_out = PERIOD TIMEGRP      
   "u_DUT_top_clock_module_inst_dcm_out" TS_FPGA_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.123ns.
--------------------------------------------------------------------------------

Paths for end point u_DUT/Counter_Free_Running_out1_23 (SLICE_X34Y68.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_0 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.574 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_0 to u_DUT/Counter_Free_Running_out1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.AQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_0
    SLICE_X34Y63.A5      net (fanout=1)        0.390   u_DUT/Counter_Free_Running_out1<0>
    SLICE_X34Y63.COUT    Topcya                0.379   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_lut<0>_INV_0
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CLK     Tcinck                0.314   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
                                                       u_DUT/Counter_Free_Running_out1_23
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.444ns logic, 0.510ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_3 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.574 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_3 to u_DUT/Counter_Free_Running_out1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.DQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_3
    SLICE_X34Y63.D5      net (fanout=1)        0.363   u_DUT/Counter_Free_Running_out1<3>
    SLICE_X34Y63.COUT    Topcyd                0.261   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1<3>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CLK     Tcinck                0.314   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
                                                       u_DUT/Counter_Free_Running_out1_23
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (1.326ns logic, 0.483ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_1 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.752ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.574 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_1 to u_DUT/Counter_Free_Running_out1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.BQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_1
    SLICE_X34Y63.B5      net (fanout=1)        0.187   u_DUT/Counter_Free_Running_out1<1>
    SLICE_X34Y63.COUT    Topcyb                0.380   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1<1>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CLK     Tcinck                0.314   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
                                                       u_DUT/Counter_Free_Running_out1_23
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (1.445ns logic, 0.307ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DUT/Counter_Free_Running_out1_21 (SLICE_X34Y68.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_0 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.574 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_0 to u_DUT/Counter_Free_Running_out1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.AQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_0
    SLICE_X34Y63.A5      net (fanout=1)        0.390   u_DUT/Counter_Free_Running_out1<0>
    SLICE_X34Y63.COUT    Topcya                0.379   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_lut<0>_INV_0
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CLK     Tcinck                0.304   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
                                                       u_DUT/Counter_Free_Running_out1_21
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.434ns logic, 0.510ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_3 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.574 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_3 to u_DUT/Counter_Free_Running_out1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.DQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_3
    SLICE_X34Y63.D5      net (fanout=1)        0.363   u_DUT/Counter_Free_Running_out1<3>
    SLICE_X34Y63.COUT    Topcyd                0.261   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1<3>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CLK     Tcinck                0.304   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
                                                       u_DUT/Counter_Free_Running_out1_21
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (1.316ns logic, 0.483ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_1 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.742ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.574 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_1 to u_DUT/Counter_Free_Running_out1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.BQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_1
    SLICE_X34Y63.B5      net (fanout=1)        0.187   u_DUT/Counter_Free_Running_out1<1>
    SLICE_X34Y63.COUT    Topcyb                0.380   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1<1>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CLK     Tcinck                0.304   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
                                                       u_DUT/Counter_Free_Running_out1_21
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (1.435ns logic, 0.307ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DUT/Counter_Free_Running_out1_24 (SLICE_X34Y69.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_0 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.571 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_0 to u_DUT/Counter_Free_Running_out1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.AQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_0
    SLICE_X34Y63.A5      net (fanout=1)        0.390   u_DUT/Counter_Free_Running_out1<0>
    SLICE_X34Y63.COUT    Topcya                0.379   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_lut<0>_INV_0
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
    SLICE_X34Y69.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
    SLICE_X34Y69.CLK     Tcinck                0.214   u_DUT/Counter_Free_Running_out1<24>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_xor<24>
                                                       u_DUT/Counter_Free_Running_out1_24
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.420ns logic, 0.513ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_3 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.571 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_3 to u_DUT/Counter_Free_Running_out1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.DQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_3
    SLICE_X34Y63.D5      net (fanout=1)        0.363   u_DUT/Counter_Free_Running_out1<3>
    SLICE_X34Y63.COUT    Topcyd                0.261   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1<3>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
    SLICE_X34Y69.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
    SLICE_X34Y69.CLK     Tcinck                0.214   u_DUT/Counter_Free_Running_out1<24>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_xor<24>
                                                       u_DUT/Counter_Free_Running_out1_24
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (1.302ns logic, 0.486ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DUT/Counter_Free_Running_out1_1 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.731ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.571 - 0.608)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DUT/Counter_Free_Running_out1_1 to u_DUT/Counter_Free_Running_out1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.BQ      Tcko                  0.447   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_1
    SLICE_X34Y63.B5      net (fanout=1)        0.187   u_DUT/Counter_Free_Running_out1<1>
    SLICE_X34Y63.COUT    Topcyb                0.380   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1<1>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.CIN     net (fanout=1)        0.108   u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
    SLICE_X34Y64.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
    SLICE_X34Y65.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<11>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<11>
    SLICE_X34Y66.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<15>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<15>
    SLICE_X34Y67.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<19>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<19>
    SLICE_X34Y68.COUT    Tbyp                  0.076   u_DUT/Counter_Free_Running_out1<23>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
    SLICE_X34Y69.CIN     net (fanout=1)        0.003   u_DUT/Mcount_Counter_Free_Running_out1_cy<23>
    SLICE_X34Y69.CLK     Tcinck                0.214   u_DUT/Counter_Free_Running_out1<24>
                                                       u_DUT/Mcount_Counter_Free_Running_out1_xor<24>
                                                       u_DUT/Counter_Free_Running_out1_24
    -------------------------------------------------  ---------------------------
    Total                                      1.731ns (1.421ns logic, 0.310ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_DUT_top_clock_module_inst_dcm_out = PERIOD TIMEGRP
        "u_DUT_top_clock_module_inst_dcm_out" TS_FPGA_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_DUT/Counter_Free_Running_out1_24 (SLICE_X34Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DUT/Counter_Free_Running_out1_24 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_DUT/Counter_Free_Running_out1_24 to u_DUT/Counter_Free_Running_out1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.AQ      Tcko                  0.234   u_DUT/Counter_Free_Running_out1<24>
                                                       u_DUT/Counter_Free_Running_out1_24
    SLICE_X34Y69.A6      net (fanout=2)        0.025   u_DUT/Counter_Free_Running_out1<24>
    SLICE_X34Y69.CLK     Tah         (-Th)    -0.243   u_DUT/Counter_Free_Running_out1<24>
                                                       u_DUT/Counter_Free_Running_out1<24>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_xor<24>
                                                       u_DUT/Counter_Free_Running_out1_24
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.477ns logic, 0.025ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DUT/Counter_Free_Running_out1_1 (SLICE_X34Y63.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DUT/Counter_Free_Running_out1_1 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_DUT/Counter_Free_Running_out1_1 to u_DUT/Counter_Free_Running_out1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.BQ      Tcko                  0.234   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1_1
    SLICE_X34Y63.B5      net (fanout=1)        0.058   u_DUT/Counter_Free_Running_out1<1>
    SLICE_X34Y63.CLK     Tah         (-Th)    -0.237   u_DUT/Counter_Free_Running_out1<3>
                                                       u_DUT/Counter_Free_Running_out1<1>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<3>
                                                       u_DUT/Counter_Free_Running_out1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DUT/Counter_Free_Running_out1_5 (SLICE_X34Y64.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DUT/Counter_Free_Running_out1_5 (FF)
  Destination:          u_DUT/Counter_Free_Running_out1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_DUT/Counter_Free_Running_out1_5 to u_DUT/Counter_Free_Running_out1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.BQ      Tcko                  0.234   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Counter_Free_Running_out1_5
    SLICE_X34Y64.B5      net (fanout=1)        0.058   u_DUT/Counter_Free_Running_out1<5>
    SLICE_X34Y64.CLK     Tah         (-Th)    -0.237   u_DUT/Counter_Free_Running_out1<7>
                                                       u_DUT/Counter_Free_Running_out1<5>_rt
                                                       u_DUT/Mcount_Counter_Free_Running_out1_cy<7>
                                                       u_DUT/Counter_Free_Running_out1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_DUT_top_clock_module_inst_dcm_out = PERIOD TIMEGRP
        "u_DUT_top_clock_module_inst_dcm_out" TS_FPGA_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: u_DUT_top_clock_module_inst/u_BUFG/I0
  Logical resource: u_DUT_top_clock_module_inst/u_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: u_DUT_top_clock_module_inst/dcm_out
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: u_DUT/Counter_Free_Running_out1<3>/SR
  Logical resource: u_DUT/Counter_Free_Running_out1_0/SR
  Location pin: SLICE_X34Y63.SR
  Clock network: reset
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: u_DUT/Counter_Free_Running_out1<3>/SR
  Logical resource: u_DUT/Counter_Free_Running_out1_1/SR
  Location pin: SLICE_X34Y63.SR
  Clock network: reset
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FPGA_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FPGA_CLK                    |     10.000ns|      5.340ns|      2.123ns|            0|            0|            0|          325|
| TS_u_DUT_top_clock_module_inst|     10.000ns|      2.123ns|          N/A|            0|            0|          325|            0|
| _dcm_out                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN          |    2.123|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 43 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 29 04:06:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



