#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Mar 25 13:19:08 2025
# Process ID: 2884
# Current directory: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19632 C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\VIVADO\DSP_in_VLSI_HW2_pipeline_v2\DSP_in_VLSI_HW2_pipeline_v2.xpr
# Log file: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/vivado.log
# Journal file: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2\vivado.jou
# Running On        :DESKTOP-T5CR5M4
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500
# CPU Frequency     :2995 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16905 MB
# Swap memory       :4288 MB
# Total Virtual     :21193 MB
# Available Virtual :4342 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.660 ; gain = 278.285
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v1/constraint/DSP_in_VLSI_HW2_pipeline.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v1/constraint/DSP_in_VLSI_HW2_pipeline.xdc
add_files -fileset constrs_1 -norecurse C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR
INFO: [VRFC 10-311] analyzing module FIR_subblock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'prev_node' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 4. Module FIR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 4. Module FIR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.FIR_subblock
Compiling module xil_defaultlib.FIR
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_behav.wcfg} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_time_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_behav.wcfg
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_00 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_01 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_02 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_03 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_04 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_05 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_06 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_07 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_08 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_09 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_10 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_11 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_12 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_13 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_14 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_16 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o was not found in the design.
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_time_synth.wcfg
WARNING: Simulation object /testbench/FIR_u0/FilterIn_IBUF was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_00 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_01 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_02 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_03 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_04 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_05 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_06 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_07 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_16 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.660 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.srcs/utils_1/imports/synth_1/FIR.dcp with file C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1/FIR.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Mar 25 13:20:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Device 21-9227] Part: xc7a200tfbg676-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2024.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
Finished Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2783.551 ; gain = 1154.891
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR
INFO: [VRFC 10-311] analyzing module FIR_subblock
INFO: [VRFC 10-311] analyzing module FIR_subblock_0
INFO: [VRFC 10-311] analyzing module FIR_subblock_1
INFO: [VRFC 10-311] analyzing module FIR_subblock_10
INFO: [VRFC 10-311] analyzing module FIR_subblock_11
INFO: [VRFC 10-311] analyzing module FIR_subblock_12
INFO: [VRFC 10-311] analyzing module FIR_subblock_13
INFO: [VRFC 10-311] analyzing module FIR_subblock_14
INFO: [VRFC 10-311] analyzing module FIR_subblock_15
INFO: [VRFC 10-311] analyzing module FIR_subblock_2
INFO: [VRFC 10-311] analyzing module FIR_subblock_3
INFO: [VRFC 10-311] analyzing module FIR_subblock_4
INFO: [VRFC 10-311] analyzing module FIR_subblock_5
INFO: [VRFC 10-311] analyzing module FIR_subblock_6
INFO: [VRFC 10-311] analyzing module FIR_subblock_7
INFO: [VRFC 10-311] analyzing module FIR_subblock_8
INFO: [VRFC 10-311] analyzing module FIR_subblock_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FIR_subblock
Compiling module xil_defaultlib.FIR_subblock_0
Compiling module xil_defaultlib.FIR_subblock_1
Compiling module xil_defaultlib.FIR_subblock_2
Compiling module xil_defaultlib.FIR_subblock_3
Compiling module xil_defaultlib.FIR_subblock_4
Compiling module xil_defaultlib.FIR_subblock_5
Compiling module xil_defaultlib.FIR_subblock_6
Compiling module xil_defaultlib.FIR_subblock_7
Compiling module xil_defaultlib.FIR_subblock_8
Compiling module xil_defaultlib.FIR_subblock_9
Compiling module xil_defaultlib.FIR_subblock_10
Compiling module xil_defaultlib.FIR_subblock_11
Compiling module xil_defaultlib.FIR_subblock_12
Compiling module xil_defaultlib.FIR_subblock_13
Compiling module xil_defaultlib.FIR_subblock_14
Compiling module xil_defaultlib.FIR_subblock_15
Compiling module xil_defaultlib.FIR
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2869.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_time_synth -key {Post-Synthesis:sim_1:Timing:testbench} -tclbatch {testbench.tcl} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_behav.wcfg} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_time_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_behav.wcfg
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_00 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_01 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_02 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_03 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_04 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_05 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_06 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_07 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_08 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_09 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_10 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_11 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_12 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_13 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_14 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_16 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/input_FF was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/valid_in_FF3 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/interconnet was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o was not found in the design.
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_time_synth.wcfg
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_00 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_01 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_02 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_03 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_04 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_05 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_06 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_07 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_16 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2883.344 ; gain = 22.652
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
SIMULATION END
$finish called at time : 18072 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/TESTBED/testbench.v" Line 139
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'write_sdf' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR
INFO: [VRFC 10-311] analyzing module FIR_subblock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'prev_node' [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 4. Module FIR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 4. Module FIR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/RTL/pipeline_FIR/FIR.v" Line 67. Module FIR_subblock doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.FIR_subblock
Compiling module xil_defaultlib.FIR
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_behav.wcfg} -view {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_time_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_behav.wcfg
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_00 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_01 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_02 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_03 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_04 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_05 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_06 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_07 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_08 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_09 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_10 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_11 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_12 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_13 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_14 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_16 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o was not found in the design.
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/waveform/testbench_time_synth.wcfg
WARNING: Simulation object /testbench/FIR_u0/FilterIn_IBUF was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_00 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_01 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_02 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_03 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_04 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_05 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_06 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_07 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_15 was not found in the design.
WARNING: Simulation object /testbench/FIR_u0/pipeline_register_o_16 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2883.922 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.srcs/utils_1/imports/synth_1/FIR.dcp with file C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1/FIR.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
launch_runs synth_1 -jobs 12
[Tue Mar 25 13:43:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2912.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
Finished Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2912.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3830.898 ; gain = 918.156
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
Finished Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3973.660 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.srcs/utils_1/imports/synth_1/FIR.dcp with file C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1/FIR.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Mar 25 13:51:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
close_design
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'close_design' failed due to earlier errors.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3973.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
Finished Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3973.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3973.660 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 95)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 95)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 95)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 95)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.srcs/utils_1/imports/synth_1/FIR.dcp with file C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1/FIR.dcp
launch_runs synth_1 -jobs 12
[Tue Mar 25 13:55:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3973.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc:2]
Finished Parsing XDC File [C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/constraint/DSP_in_VLSI_HW2_pipeline.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3973.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3973.660 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_HW2_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\TESTBED\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\HW2\RTL\pipeline_FIR\FIR.v:]
ERROR: [Common 17-180] Spawn failed: No error
write_sdf: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3973.660 ; gain = 0.000
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_HW2_pipeline_v2/DSP_in_VLSI_..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 95)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW2/VIVADO/DSP_in_VLSI_..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3973.660 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 13:56:59 2025...
