* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 13 2022 14:52:51

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : VPP_VDDQ.count_2_RNIUPFQ6Z0Z_1
T_8_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.N_10
T_7_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g0_1
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.un5_clk_100khz
T_8_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g0_7
T_8_10_input_2_3
T_8_10_wire_logic_cluster/lc_3/in_2

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_7_7_lc_trk_g1_2
T_7_7_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_7_7_lc_trk_g1_2
T_7_7_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g0_7
T_8_8_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_10_8_sp4_h_l_3
T_11_8_lc_trk_g2_3
T_11_8_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_10_8_sp4_h_l_3
T_11_8_lc_trk_g2_3
T_11_8_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_10_8_sp4_h_l_3
T_11_8_lc_trk_g2_3
T_11_8_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_3/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_6/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_3/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g0_7
T_8_8_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_0/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_39
T_7_5_lc_trk_g1_2
T_7_5_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.count_2_1_4
T_7_10_wire_logic_cluster/lc_3/out
T_7_10_sp4_h_l_11
T_10_6_sp4_v_t_40
T_9_8_lc_trk_g0_5
T_9_8_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_1/in_0

End 

Net : VPP_VDDQ.g0_3_a3_0_1
T_7_7_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_38
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_axb_4
T_9_8_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_41
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_3_c_RNIRZ0Z9731
T_8_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_38
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_38
T_8_8_sp4_v_t_46
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_7/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_38
T_8_8_sp4_v_t_46
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.m4_1
T_7_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g1_2
T_7_10_input_2_3
T_7_10_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_8_5_sp4_h_l_9
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_8_5_sp4_h_l_9
T_7_5_lc_trk_g1_1
T_7_5_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_8_5_sp4_h_l_9
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_36
T_8_8_sp4_h_l_1
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g3_2
T_8_8_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_9_6_sp4_h_l_8
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_9
T_10_5_sp4_v_t_38
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_9
T_10_5_sp4_v_t_38
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_9
T_10_5_sp4_v_t_38
T_9_7_lc_trk_g0_3
T_9_7_input_2_7
T_9_7_wire_logic_cluster/lc_7/in_2

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_8_5_sp4_h_l_9
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_8_5_sp4_h_l_9
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_8_5_sp4_h_l_9
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_9_6_sp4_h_l_8
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_9_6_sp4_h_l_8
T_9_6_lc_trk_g0_5
T_9_6_input_2_3
T_9_6_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_9
T_11_9_sp4_h_l_0
T_11_9_lc_trk_g0_5
T_11_9_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_9
T_10_5_sp4_v_t_38
T_9_6_lc_trk_g2_6
T_9_6_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_8_7_lc_trk_g2_5
T_8_7_input_2_7
T_8_7_wire_logic_cluster/lc_7/in_2

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_8_7_lc_trk_g2_5
T_8_7_input_2_3
T_8_7_wire_logic_cluster/lc_3/in_2

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_9_6_sp4_h_l_8
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_9_6_sp4_h_l_8
T_9_6_lc_trk_g0_5
T_9_6_input_2_7
T_9_6_wire_logic_cluster/lc_7/in_2

T_7_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g3_2
T_8_8_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_8_5_sp4_h_l_9
T_7_5_lc_trk_g1_1
T_7_5_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_9
T_10_5_sp4_v_t_38
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.m6_cascade_
T_8_9_wire_logic_cluster/lc_5/ltout
T_8_9_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.curr_state_2Z0Z_1_cascade_
T_8_9_wire_logic_cluster/lc_6/ltout
T_8_9_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.count_2_RNI_0Z0Z_2
T_8_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_axb_1_cascade_
T_8_8_wire_logic_cluster/lc_2/ltout
T_8_8_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER_un4_counter_7_THRU_CO
T_7_7_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_6_7_sp4_v_t_46
T_6_10_lc_trk_g0_6
T_6_10_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_5
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_4/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_3/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_7_3_sp12_v_t_23
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_7_3_sp12_v_t_23
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_6_3_sp4_v_t_47
T_6_5_lc_trk_g3_2
T_6_5_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_6_3_sp4_v_t_47
T_6_5_lc_trk_g3_2
T_6_5_input_2_5
T_6_5_wire_logic_cluster/lc_5/in_2

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_6_3_sp4_v_t_47
T_6_5_lc_trk_g3_2
T_6_5_input_2_3
T_6_5_wire_logic_cluster/lc_3/in_2

T_7_7_wire_logic_cluster/lc_0/out
T_7_3_sp12_v_t_23
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_4/in_3

T_7_7_wire_logic_cluster/lc_0/out
T_7_3_sp12_v_t_23
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_7_7_0_
T_7_7_wire_logic_cluster/carry_in_mux/cout
T_7_7_wire_logic_cluster/lc_0/in_3

End 

Net : COUNTER.un4_counter_6_and
T_5_8_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_43
T_6_6_sp4_h_l_6
T_7_6_lc_trk_g2_6
T_7_6_input_2_6
T_7_6_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.count_2_RNI82TR_0Z0Z_1_cascade_
T_8_8_wire_logic_cluster/lc_3/ltout
T_8_8_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER.counterZ0Z_27
T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_7/in_0

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.count_2_1_1
T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g2_4
T_8_8_input_2_2
T_8_8_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_axb_1
T_8_8_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_40
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.curr_state_2_e_0_RNIJCTQZ0Z_1_cascade_
T_8_8_wire_logic_cluster/lc_5/ltout
T_8_8_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_14
T_8_6_wire_logic_cluster/lc_5/cout
T_8_6_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.count_2_RNIUPFQ6Z0Z_1_cascade_
T_8_10_wire_logic_cluster/lc_6/ltout
T_8_10_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_14_THRU_CO
T_8_6_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.g0_2_a2_8
T_9_9_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_15
T_9_7_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_47
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g1_1
T_9_6_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_47
T_9_7_lc_trk_g2_2
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_47
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_2
T_8_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_2_sp12_v_t_23
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_8_3_sp4_v_t_37
T_7_5_lc_trk_g1_0
T_7_5_input_2_3
T_7_5_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.count_2_1_15_cascade_
T_9_7_wire_logic_cluster/lc_0/ltout
T_9_7_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.N_704_tz
T_9_9_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g2_2
T_8_8_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.curr_state_2_RNIZ0Z_0_cascade_
T_9_9_wire_logic_cluster/lc_1/ltout
T_9_9_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.curr_state_2Z0Z_0_cascade_
T_9_9_wire_logic_cluster/lc_0/ltout
T_9_9_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.m4_0
T_8_10_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g2_7
T_9_9_wire_logic_cluster/lc_0/in_3

End 

Net : COUNTER.counterZ0Z_25
T_5_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_input_2_7
T_5_8_wire_logic_cluster/lc_7/in_2

T_5_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.un4_counter_7_and
T_4_8_wire_logic_cluster/lc_0/out
T_4_6_sp4_v_t_45
T_5_6_sp4_h_l_1
T_7_6_lc_trk_g3_4
T_7_6_input_2_7
T_7_6_wire_logic_cluster/lc_7/in_2

End 

Net : COUNTER.counterZ0Z_30
T_5_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_26
T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_31
T_5_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g3_6
T_4_8_wire_logic_cluster/lc_0/in_1

T_5_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_28
T_5_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g3_3
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counterZ0Z_29
T_5_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_3_c_RNIZ0_cascade_
T_7_9_wire_logic_cluster/lc_1/ltout
T_7_9_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.count_2_1_7
T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_8_5_sp4_v_t_42
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.m4_1_cascade_
T_7_9_wire_logic_cluster/lc_2/ltout
T_7_9_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_6_c_RNI1JAZ0Z31
T_8_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_input_2_6
T_9_5_wire_logic_cluster/lc_6/in_2

T_8_5_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_44
T_8_8_sp4_v_t_37
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_axb_7
T_9_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g3_7
T_8_5_input_2_6
T_8_5_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.count_2_1_7_cascade_
T_9_5_wire_logic_cluster/lc_6/ltout
T_9_5_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.curr_state_2_e_0_RNIJCTQZ0Z_1
T_8_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_46
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_input_2_2
T_9_8_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_5_lc_trk_g3_7
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_8_8_sp4_v_t_43
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_0/cen

T_8_8_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_7
T_9_4_sp4_v_t_42
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_4/cen

T_8_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_7
T_9_4_sp4_v_t_42
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_4/cen

T_8_8_wire_logic_cluster/lc_5/out
T_6_8_sp4_h_l_7
T_9_4_sp4_v_t_42
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_4/cen

T_8_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_46
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_7
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_7/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_7
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_7/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_7
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_7/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_10_sp4_h_l_7
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_10_sp4_h_l_7
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_47
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_3/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_47
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_3/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_47
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_3/cen

T_8_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_46
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_46
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_46
T_9_6_lc_trk_g3_3
T_9_6_wire_logic_cluster/lc_0/cen

T_8_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_46
T_9_6_lc_trk_g3_3
T_9_6_wire_logic_cluster/lc_0/cen

T_8_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_46
T_9_6_lc_trk_g3_3
T_9_6_wire_logic_cluster/lc_0/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_0/cen

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_9_7_sp4_h_l_7
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.curr_state_2Z0Z_1
T_8_9_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g1_6
T_8_8_input_2_5
T_8_8_wire_logic_cluster/lc_5/in_2

T_8_9_wire_logic_cluster/lc_6/out
T_7_9_sp12_h_l_0
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g2_6
T_8_9_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_sp4_h_l_1
T_11_5_sp4_v_t_36
T_11_8_lc_trk_g0_4
T_11_8_input_2_4
T_11_8_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER.un4_counter_1_and
T_6_5_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g3_6
T_7_6_input_2_1
T_7_6_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.counterZ0Z_7
T_5_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g1_6
T_6_5_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.un4_counter_3_and
T_4_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_2
T_7_6_lc_trk_g2_7
T_7_6_input_2_3
T_7_6_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counterZ0Z_12
T_5_6_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g2_3
T_4_6_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.N_1_i_cascade_
T_6_6_wire_logic_cluster/lc_5/ltout
T_6_6_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.un12_clk_100khz_1
T_5_9_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_38
T_6_6_sp4_h_l_8
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_5/in_3

End 

Net : PCH_PWRGD.countZ0Z_2
T_4_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_1_c_RNIOCSCZ0
T_6_7_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_47
T_3_9_sp4_h_l_10
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_1/in_3

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_5/in_3

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/in_3

End 

Net : PCH_PWRGD.un2_count_1_axb_1
T_4_8_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_44
T_5_7_sp4_h_l_2
T_6_7_lc_trk_g3_2
T_6_7_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_5/in_3

End 

Net : PCH_PWRGD.curr_state_e_0_RNIDTNO4Z0Z_0
T_4_7_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_8_5_sp4_v_t_39
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_2/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_8_5_sp4_v_t_39
T_7_8_lc_trk_g2_7
T_7_8_input_2_7
T_7_8_wire_logic_cluster/lc_7/in_2

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_6_9_lc_trk_g3_0
T_6_9_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_8_5_sp4_v_t_39
T_7_8_lc_trk_g2_7
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_6/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_6_lc_trk_g1_7
T_6_6_wire_logic_cluster/lc_1/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_1/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_6_lc_trk_g1_7
T_6_6_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_7_sp4_v_t_45
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_5/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_1/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_8_5_sp4_v_t_39
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_1/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_1/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_6_9_lc_trk_g3_0
T_6_9_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_0_7_span4_horz_35
T_3_7_sp4_h_l_7
T_6_3_sp4_v_t_42
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_4/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_0_7_span4_horz_35
T_3_7_sp4_h_l_7
T_6_3_sp4_v_t_42
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_0_7_span4_horz_35
T_3_7_sp4_h_l_7
T_6_3_sp4_v_t_42
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_7_sp4_v_t_39
T_6_11_sp4_v_t_47
T_6_7_sp4_v_t_43
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_7_sp4_v_t_45
T_3_7_sp4_h_l_2
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_1/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_7_sp4_v_t_45
T_3_7_sp4_h_l_2
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_1/cen

T_4_7_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_41
T_6_8_sp4_h_l_10
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_6/cen

T_4_7_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_41
T_6_8_sp4_h_l_10
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_6/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_7_sp4_v_t_39
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_7_sp4_v_t_39
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_7_sp4_v_t_39
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_7_sp4_v_t_39
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_7_sp4_v_t_39
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_5/cen

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_7_sp4_v_t_39
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_5/cen

T_4_7_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_41
T_6_8_sp4_h_l_10
T_5_4_sp4_v_t_38
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_0/cen

T_4_7_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_41
T_6_8_sp4_h_l_10
T_5_4_sp4_v_t_38
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_0/cen

T_4_7_wire_logic_cluster/lc_0/out
T_4_3_sp12_v_t_23
T_4_10_lc_trk_g3_3
T_4_10_wire_logic_cluster/lc_2/cen

T_4_7_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_45
T_5_9_sp4_h_l_8
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_7_sp4_v_t_39
T_6_11_lc_trk_g0_2
T_6_11_wire_logic_cluster/lc_2/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_1
T_6_7_wire_logic_cluster/lc_0/cout
T_6_7_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.count_en_1_cascade_
T_6_10_wire_logic_cluster/lc_2/ltout
T_6_10_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.count_2_sqmuxa_4_0
T_5_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.curr_state_e_0_RNIS04T1_0Z0Z_0
T_6_10_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_47
T_4_7_sp4_h_l_10
T_4_7_lc_trk_g0_7
T_4_7_wire_logic_cluster/lc_0/in_3

End 

Net : N_725_i_cascade_
T_5_10_wire_logic_cluster/lc_3/ltout
T_5_10_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.curr_state_e_0_RNIDTNO4Z0Z_0_cascade_
T_4_7_wire_logic_cluster/lc_0/ltout
T_4_7_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.un12_clk_100khz_8
T_6_9_wire_logic_cluster/lc_7/out
T_6_4_sp12_v_t_22
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.N_1_i
T_6_6_wire_logic_cluster/lc_5/out
T_7_6_sp4_h_l_10
T_6_6_sp4_v_t_47
T_5_10_lc_trk_g2_2
T_5_10_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_43
T_4_9_sp4_h_l_6
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_2/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_43
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_3/in_0

T_6_6_wire_logic_cluster/lc_5/out
T_7_6_sp4_h_l_10
T_10_6_sp4_v_t_38
T_9_8_lc_trk_g1_3
T_9_8_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_7_6_sp4_h_l_10
T_6_6_sp4_v_t_47
T_3_10_sp4_h_l_10
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_43
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_7_6_sp4_h_l_10
T_6_6_sp4_v_t_47
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_7_6_sp4_h_l_10
T_6_6_sp4_v_t_47
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_4_6_sp4_h_l_7
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_5/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_39
T_3_8_sp4_h_l_7
T_4_8_lc_trk_g2_7
T_4_8_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g2_5
T_6_6_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_7_6_sp4_h_l_10
T_6_6_sp4_v_t_47
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_2/in_0

End 

Net : PCH_PWRGD.countZ0Z_15
T_6_11_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_44
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_41
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_14_c_RNICCRZ0Z7
T_6_8_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_44
T_6_11_lc_trk_g0_1
T_6_11_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g0_6
T_6_9_wire_logic_cluster/lc_5/in_3

End 

Net : PCH_PWRGD.curr_state_7_1_cascade_
T_5_10_wire_logic_cluster/lc_1/ltout
T_5_10_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.curr_state_e_0_RNIS04T1Z0Z_0
T_7_7_wire_logic_cluster/lc_2/out
T_5_7_sp4_h_l_1
T_4_7_lc_trk_g0_1
T_4_7_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_2
T_4_7_wire_logic_cluster/lc_1/out
T_4_7_sp4_h_l_7
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_14
T_6_8_wire_logic_cluster/lc_5/cout
T_6_8_wire_logic_cluster/lc_6/in_3

End 

Net : PCH_PWRGD.curr_stateZ0Z_1_cascade_
T_5_10_wire_logic_cluster/lc_2/ltout
T_5_10_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counterZ0Z_13
T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD.countZ0Z_0
T_4_8_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_41
T_6_7_sp4_h_l_4
T_6_7_lc_trk_g1_1
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_41
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_3/in_1

T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_0
T_7_8_sp4_h_l_8
T_6_8_sp4_v_t_39
T_6_9_lc_trk_g3_7
T_6_9_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_8
T_5_5_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g1_7
T_6_5_input_2_2
T_6_5_wire_logic_cluster/lc_2/in_2

T_5_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g3_7
T_5_5_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.un4_counter_2_and
T_6_5_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g2_2
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

End 

Net : COUNTER.counterZ0Z_15
T_5_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g3_6
T_4_6_input_2_1
T_4_6_wire_logic_cluster/lc_1/in_2

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g1_6
T_5_6_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.countZ0Z_10
T_4_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_9_c_RNI0T4DZ0
T_6_8_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_42
T_3_9_sp4_h_l_7
T_4_9_lc_trk_g3_7
T_4_9_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_46
T_4_10_sp4_h_l_4
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_42
T_3_9_sp4_h_l_7
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_10
T_4_9_wire_logic_cluster/lc_4/out
T_4_8_sp4_v_t_40
T_5_8_sp4_h_l_10
T_6_8_lc_trk_g2_2
T_6_8_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.un4_counter_4_and
T_4_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_4
T_7_6_lc_trk_g3_1
T_7_6_input_2_4
T_7_6_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER.counterZ0Z_19
T_5_7_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g1_2
T_5_7_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_24
T_5_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g1_7
T_5_8_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_14
T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_1/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_16
T_5_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_18
T_5_7_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_11
T_5_6_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.un4_counter_5_and
T_4_6_wire_logic_cluster/lc_3/out
T_5_6_sp4_h_l_6
T_7_6_lc_trk_g2_3
T_7_6_input_2_5
T_7_6_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.counterZ0Z_22
T_5_7_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_17
T_5_7_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g3_0
T_5_7_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counterZ0Z_9
T_5_6_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g3_0
T_6_5_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counterZ0Z_23
T_5_7_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_21
T_5_7_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_input_2_3
T_4_6_wire_logic_cluster/lc_3/in_2

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counterZ0Z_10
T_5_6_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_5
T_6_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_6/in_0

T_6_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_4/in_1

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g2_5
T_6_5_wire_logic_cluster/lc_5/in_0

End 

Net : COUNTER.counterZ0Z_20
T_5_7_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counterZ0Z_6
T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_6/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_5/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_3/in_0

End 

Net : COUNTER.counterZ0Z_1
T_6_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g2_0
T_6_5_input_2_6
T_6_5_wire_logic_cluster/lc_6/in_2

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_input_2_0
T_5_5_wire_logic_cluster/lc_0/in_2

T_6_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g2_0
T_6_5_input_2_0
T_6_5_wire_logic_cluster/lc_0/in_2

End 

Net : COUNTER.counterZ0Z_2
T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g0_4
T_7_5_input_2_4
T_7_5_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER.un4_counter_0_and
T_7_5_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g0_6
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

End 

Net : COUNTER.counterZ0Z_0
T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_sp4_h_l_10
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_6_5_sp4_h_l_10
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_input_2_1
T_7_5_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.counterZ0Z_4
T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_input_2_6
T_7_5_wire_logic_cluster/lc_6/in_2

T_7_5_wire_logic_cluster/lc_5/out
T_6_5_sp4_h_l_2
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2_RNI82TR_0Z0Z_1
T_8_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g2_3
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_0
T_8_10_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_44
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_3/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_44
T_6_6_sp4_h_l_3
T_9_2_sp4_v_t_38
T_8_5_lc_trk_g2_6
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

End 

Net : COUNTER.counterZ0Z_3
T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g3_2
T_7_5_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g3_2
T_7_5_wire_logic_cluster/lc_2/in_1

End 

Net : PCH_PWRGD.un12_clk_100khz_11
T_7_8_wire_logic_cluster/lc_1/out
T_7_5_sp4_v_t_42
T_6_6_lc_trk_g3_2
T_6_6_wire_logic_cluster/lc_5/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_2_c_RNIB9TJZ0Z1
T_7_7_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_7
T_7_8_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_44
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_6_c_RNITM1DZ0
T_6_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_5/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_3/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_5_c_RNIVFZ0Z931
T_8_5_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_42
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g0_1
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

T_8_5_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_42
T_8_8_sp4_v_t_47
T_7_10_lc_trk_g0_1
T_7_10_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_5/out
T_8_5_sp12_h_l_1
T_7_5_lc_trk_g0_1
T_7_5_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_axb_6
T_7_5_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_input_2_5
T_8_5_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2_1_6
T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_7/out
T_7_0_span12_vert_22
T_7_9_lc_trk_g3_6
T_7_9_input_2_1
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_2_c_RNIPETCZ0
T_6_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_4_7_sp4_h_l_1
T_7_7_sp4_v_t_43
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.un2_count_1_axb_3
T_7_8_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_2/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_3_c_RNIQGUCZ0
T_6_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_5/in_0

T_6_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_38
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_1/in_0

T_6_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_38
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_4
T_6_9_wire_logic_cluster/lc_0/out
T_6_6_sp4_v_t_40
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_4_c_RNIRIVCZ0
T_6_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g1_4
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

T_6_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_5/in_0

End 

Net : PCH_PWRGD.un2_count_1_axb_5
T_7_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g2_5
T_6_7_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD_N_3
T_4_9_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_38
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_0/in_0

End 

Net : N_725_i
T_5_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_7/in_3

T_5_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_5_c_RNISK0DZ0
T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_5/in_0

End 

Net : PCH_PWRGD.countZ0Z_6_cascade_
T_5_9_wire_logic_cluster/lc_6/ltout
T_5_9_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.countZ0Z_6
T_5_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_37
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.g0_0_0_cascade_
T_8_10_wire_logic_cluster/lc_3/ltout
T_8_10_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.curr_stateZ0Z_0
T_5_9_wire_logic_cluster/lc_3/out
T_5_9_sp4_h_l_11
T_8_5_sp4_v_t_40
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_4/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_46
T_4_9_lc_trk_g3_6
T_4_9_wire_logic_cluster/lc_6/in_3

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_sp4_h_l_11
T_4_5_sp4_v_t_41
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_6/in_3

T_5_9_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_46
T_6_10_sp4_h_l_11
T_9_6_sp4_v_t_40
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_sp4_h_l_11
T_4_5_sp4_v_t_41
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g3_3
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.curr_state_e_0Z0Z_0
T_9_8_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_46
T_6_9_sp4_h_l_4
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_3/in_1

End 

Net : clk_100Khz_signalkeep
T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp12_h_l_1
T_11_8_lc_trk_g0_5
T_11_8_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_5_9_sp4_h_l_3
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp12_h_l_1
T_5_8_sp12_v_t_22
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp12_h_l_1
T_5_8_sp12_v_t_22
T_5_7_sp4_v_t_46
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp12_h_l_1
T_5_8_sp12_v_t_22
T_5_7_sp4_v_t_46
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp12_h_l_1
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.curr_state_2_e_0_RNINUSCZ0Z_1
T_11_8_wire_logic_cluster/lc_4/out
T_9_8_sp4_h_l_5
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_4
T_5_7_sp4_h_l_4
T_7_7_lc_trk_g3_1
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_4
T_5_7_sp4_h_l_4
T_7_7_lc_trk_g2_1
T_7_7_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.g0_2_a2_9_cascade_
T_8_10_wire_logic_cluster/lc_5/ltout
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.g0_2_a2_7
T_8_9_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_11
T_8_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_46
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g3_7
T_9_5_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g3_7
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_46
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMDZ0
T_9_5_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_input_2_7
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.count_fb_1_1
T_4_9_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_2/out
T_0_9_span12_horz_4
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_0/in_0

T_4_9_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_36
T_5_8_sp4_h_l_1
T_7_8_lc_trk_g2_4
T_7_8_input_2_2
T_7_8_wire_logic_cluster/lc_2/in_2

T_4_9_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_36
T_5_8_sp4_h_l_1
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_7/in_1

T_4_9_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_36
T_5_8_sp4_h_l_1
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_5/in_3

T_4_9_wire_logic_cluster/lc_2/out
T_4_6_sp4_v_t_44
T_5_6_sp4_h_l_9
T_6_6_lc_trk_g2_1
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

T_4_9_wire_logic_cluster/lc_2/out
T_4_6_sp4_v_t_44
T_5_6_sp4_h_l_9
T_6_6_lc_trk_g2_1
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_4_9_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_36
T_5_8_sp4_h_l_1
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_2/out
T_4_6_sp4_v_t_44
T_5_6_sp4_h_l_9
T_6_6_lc_trk_g2_1
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.un12_clk_100khz_10_1_cascade_
T_6_6_wire_logic_cluster/lc_3/ltout
T_6_6_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.un12_clk_100khz_10_cascade_
T_6_6_wire_logic_cluster/lc_4/ltout
T_6_6_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_10_c_RNI84NZ0Z7
T_6_8_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_44
T_6_6_lc_trk_g2_4
T_6_6_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_44
T_6_6_lc_trk_g2_4
T_6_6_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_44
T_6_6_lc_trk_g2_4
T_6_6_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_11
T_6_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_47
T_6_8_lc_trk_g1_2
T_6_8_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.g0_2_a2_1
T_8_9_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_46
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_5/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_8
T_7_7_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_47
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_1/in_3

T_7_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g1_7
T_7_7_input_2_6
T_7_7_wire_logic_cluster/lc_6/in_2

T_7_7_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_47
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_47
T_8_2_sp4_v_t_47
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.count_2_1_8_cascade_
T_7_7_wire_logic_cluster/lc_6/ltout
T_7_7_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_9
T_8_7_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_43
T_8_7_lc_trk_g3_3
T_8_7_input_2_4
T_8_7_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_43
T_8_9_lc_trk_g3_3
T_8_9_input_2_2
T_8_9_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEFZ0Z7_cascade_
T_8_7_wire_logic_cluster/lc_4/ltout
T_8_7_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_8_c_RNIVQ3DZ0
T_6_8_wire_logic_cluster/lc_0/out
T_6_5_sp4_v_t_40
T_6_6_lc_trk_g2_0
T_6_6_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_5_8_sp4_h_l_8
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_0/out
T_5_8_sp4_h_l_8
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_9
T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_7_c_RNIUO2DZ0
T_6_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_3/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_43
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_8
T_6_6_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.count_2_sqmuxa_cascade_
T_4_9_wire_logic_cluster/lc_3/ltout
T_4_9_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.count_rst_13
T_4_8_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_39
T_5_6_sp4_h_l_7
T_6_6_lc_trk_g2_7
T_6_6_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD.countZ0Z_0_cascade_
T_4_8_wire_logic_cluster/lc_4/ltout
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.countZ0Z_12
T_6_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_7/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g3_7
T_6_8_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.curr_state_2_RNIZ0Z_0
T_9_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_5/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_7
T_12_5_sp4_v_t_42
T_11_8_lc_trk_g3_2
T_11_8_input_2_7
T_11_8_wire_logic_cluster/lc_7/in_2

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_7
T_12_5_sp4_v_t_42
T_11_8_lc_trk_g3_2
T_11_8_input_2_5
T_11_8_wire_logic_cluster/lc_5/in_2

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_7
T_12_5_sp4_v_t_42
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_2/in_1

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_7
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_0/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_7
T_12_5_sp4_v_t_42
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.N_6
T_7_7_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_40
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_10
T_9_8_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g1_1
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_39
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_3
T_8_8_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g1_1
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g3_1
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g1_1
T_8_9_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_0_span12_vert_17
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.count_2_1_5
T_8_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g0_0
T_9_7_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_5
T_9_7_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_42
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g3_5
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_42
T_8_9_lc_trk_g3_2
T_8_9_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_5/out
T_9_3_sp4_v_t_47
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGGZ0Z7_cascade_
T_9_8_wire_logic_cluster/lc_0/ltout
T_9_8_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.count_2_1_3_cascade_
T_8_8_wire_logic_cluster/lc_0/ltout
T_8_8_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.count_2_sqmuxa
T_4_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_6/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_8_sp4_v_t_38
T_5_8_sp4_h_l_3
T_6_8_lc_trk_g3_3
T_6_8_wire_logic_cluster/lc_7/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_5/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_7_5_sp4_v_t_46
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_7_5_sp4_v_t_40
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_0/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_7_5_sp4_v_t_40
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_7_5_sp4_v_t_46
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_6_sp4_v_t_46
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_5/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_6_sp4_v_t_46
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_6/in_3

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_5/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_2/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_47
T_4_8_lc_trk_g2_2
T_4_8_wire_logic_cluster/lc_7/in_3

T_4_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g2_3
T_5_10_wire_logic_cluster/lc_0/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_5/in_3

T_4_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_0/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_6_sp4_v_t_46
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_7_9_sp4_v_t_41
T_6_11_lc_trk_g0_4
T_6_11_input_2_2
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_0_cascade_
T_8_10_wire_logic_cluster/lc_4/ltout
T_8_10_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_11_c_RNI96OZ0Z7
T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_3_7_sp4_h_l_9
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_6/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g0_3
T_6_8_input_2_7
T_6_8_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFNDZ0
T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g1_6
T_9_5_input_2_3
T_9_5_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_12_cascade_
T_9_5_wire_logic_cluster/lc_3/ltout
T_9_5_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.N_9
T_8_11_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_6/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_5_cascade_
T_9_7_wire_logic_cluster/lc_5/ltout
T_9_7_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_1
T_7_9_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_38
T_7_9_lc_trk_g2_6
T_7_9_input_2_4
T_7_9_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_39
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_1/in_0

End 

Net : VPP_VDDQ.delayed_vddq_ok_RNOZ0
T_11_8_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_46
T_12_7_sp4_h_l_4
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_5/s_r

End 

Net : PCH_PWRGD.un2_count_1_cry_12_c_RNIA8PZ0Z7
T_6_8_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.un2_count_1_axb_13
T_5_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQZ0Z7
T_6_8_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_input_2_6
T_6_9_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.countZ0Z_14
T_6_9_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g0_6
T_6_8_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.un1_clk_100khz_1
T_11_8_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g0_5
T_11_7_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.delayed_vddq_ok_en
T_11_8_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_6/in_3

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g1_2
T_11_8_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_1_cascade_
T_4_8_wire_logic_cluster/lc_6/ltout
T_4_8_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.count_rst_13_cascade_
T_4_8_wire_logic_cluster/lc_5/ltout
T_4_8_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IODZ0_cascade_
T_9_6_wire_logic_cluster/lc_3/ltout
T_9_6_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_13_cascade_
T_9_6_wire_logic_cluster/lc_4/ltout
T_9_6_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_14_cascade_
T_9_6_wire_logic_cluster/lc_1/ltout
T_9_6_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPDZ0_cascade_
T_9_6_wire_logic_cluster/lc_0/ltout
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_9_cascade_
T_8_7_wire_logic_cluster/lc_5/ltout
T_8_7_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.count_0_2
T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_1/in_1

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g1_2
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.count_0_sqmuxa_0_iso
T_6_10_wire_logic_cluster/lc_5/out
T_6_3_sp12_v_t_22
T_6_4_sp4_v_t_44
T_7_8_sp4_h_l_9
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_6_3_sp12_v_t_22
T_6_4_sp4_v_t_44
T_7_8_sp4_h_l_9
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_6
T_6_10_sp4_h_l_8
T_5_6_sp4_v_t_45
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_6
T_6_10_sp4_h_l_8
T_5_6_sp4_v_t_45
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_6
T_6_10_sp4_h_l_8
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_6
T_6_10_sp4_h_l_8
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_7_10_sp4_h_l_10
T_10_6_sp4_v_t_47
T_7_6_sp4_h_l_4
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_7_10_sp4_h_l_10
T_10_6_sp4_v_t_47
T_7_6_sp4_h_l_4
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_6
T_6_10_sp4_h_l_8
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_6_3_sp12_v_t_22
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_6_3_sp12_v_t_22
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_6_3_sp12_v_t_22
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_6_3_sp12_v_t_22
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g3_5
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g3_5
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_5/s_r

End 

Net : PCH_PWRGD.delayed_vccin_ok_e_1
T_4_9_wire_logic_cluster/lc_6/out
T_4_8_sp4_v_t_44
T_4_4_sp4_v_t_37
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_7/in_3

T_4_9_wire_logic_cluster/lc_6/out
T_4_8_sp4_v_t_44
T_4_4_sp4_v_t_37
T_4_6_lc_trk_g2_0
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

End 

Net : PCH_PWRGD.curr_stateZ0Z_1
T_5_10_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_41
T_5_2_sp4_v_t_37
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_6_10_sp4_h_l_4
T_9_6_sp4_v_t_41
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_5_10_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_2/in_3

End 

Net : PCH_PWRGD.curr_state_e_sn_1
T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2_0_15
T_9_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.count_0_15
T_6_9_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_42
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.curr_state_2Z0Z_0
T_9_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g1_0
T_8_10_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.curr_state_2_0_0
T_9_10_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_10_THRU_CO
T_8_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_45
T_9_5_lc_trk_g2_0
T_9_5_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_45
T_9_5_lc_trk_g2_0
T_9_5_input_2_2
T_9_5_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_10
T_8_6_wire_logic_cluster/lc_1/cout
T_8_6_wire_logic_cluster/lc_2/in_3

Net : PCH_PWRGD.un2_count_1_cry_9
T_6_8_wire_logic_cluster/lc_0/cout
T_6_8_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.N_3_i
T_6_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_0
T_5_10_lc_trk_g0_5
T_5_10_wire_logic_cluster/lc_1/in_0

T_6_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_0
T_4_6_sp4_v_t_37
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_6/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_44
T_4_6_sp4_h_l_3
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_44
T_4_6_sp4_h_l_3
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_7/in_0

T_6_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_8
T_10_6_sp4_v_t_39
T_9_8_lc_trk_g1_2
T_9_8_input_2_3
T_9_8_wire_logic_cluster/lc_3/in_2

T_6_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_44
T_4_6_sp4_h_l_3
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD_RSMRSTn_1_fast
T_7_11_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_3/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_9
T_8_6_wire_logic_cluster/lc_0/cout
T_8_6_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_9_THRU_CO
T_8_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_43
T_9_7_sp4_v_t_43
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g1_1
T_8_7_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_7_cZ0
T_8_5_wire_logic_cluster/lc_6/cout
T_8_5_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_7_cZ0_THRU_CO
T_8_5_wire_logic_cluster/lc_7/out
T_9_3_sp4_v_t_42
T_6_7_sp4_h_l_0
T_7_7_lc_trk_g2_0
T_7_7_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_7/out
T_8_4_sp4_v_t_46
T_8_7_lc_trk_g0_6
T_8_7_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_8_6_0_
T_8_6_wire_logic_cluster/carry_in_mux/cout
T_8_6_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_8_THRU_CO
T_8_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.curr_state_0_1
T_4_6_wire_logic_cluster/lc_5/out
T_3_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_6_cZ0
T_8_5_wire_logic_cluster/lc_5/cout
T_8_5_wire_logic_cluster/lc_6/in_3

Net : PCH_PWRGD.un2_count_1_cry_6
T_6_7_wire_logic_cluster/lc_5/cout
T_6_7_wire_logic_cluster/lc_6/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_4_cZ0
T_8_5_wire_logic_cluster/lc_3/cout
T_8_5_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_4_cZ0_THRU_CO
T_8_5_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_16
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_36
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_4
T_6_7_wire_logic_cluster/lc_3/cout
T_6_7_wire_logic_cluster/lc_4/in_3

Net : PCH_PWRGD.un2_count_1_cry_5
T_6_7_wire_logic_cluster/lc_4/cout
T_6_7_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.un2_count_1_cry_3
T_6_7_wire_logic_cluster/lc_2/cout
T_6_7_wire_logic_cluster/lc_3/in_3

Net : PCH_PWRGD.un2_count_1_cry_2
T_6_7_wire_logic_cluster/lc_1/cout
T_6_7_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_11
T_8_6_wire_logic_cluster/lc_2/cout
T_8_6_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_11_THRU_CO
T_8_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_2_cZ0
T_8_5_wire_logic_cluster/lc_1/cout
T_8_5_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_2_cZ0_THRU_CO
T_8_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_37
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_10
T_6_8_wire_logic_cluster/lc_1/cout
T_6_8_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_3_cZ0
T_8_5_wire_logic_cluster/lc_2/cout
T_8_5_wire_logic_cluster/lc_3/in_3

Net : bfn_6_8_0_
T_6_8_wire_logic_cluster/carry_in_mux/cout
T_6_8_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.count_2_0_2
T_9_7_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_6/in_0

End 

Net : rsmrstn
T_7_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_5
T_0_12_span4_horz_8
T_4_8_sp4_v_t_45
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_5
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_6/in_0

T_7_12_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_40
T_7_15_sp4_v_t_36
T_3_17_span4_horz_r_0
T_3_17_lc_trk_g1_0
T_3_17_wire_io_cluster/io_1/D_OUT_0

T_7_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_5
T_0_12_span4_horz_8
T_4_8_sp4_v_t_45
T_4_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_0/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_11
T_6_8_wire_logic_cluster/lc_2/cout
T_6_8_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.count_2_RNI25V3Z0Z_1
T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_7
T_9_5_wire_logic_cluster/lc_5/out
T_8_5_sp4_h_l_2
T_7_5_sp4_v_t_39
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_4/in_1

T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_5/out
T_9_3_sp4_v_t_39
T_9_7_sp4_v_t_47
T_8_11_lc_trk_g2_2
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_7
T_6_7_wire_logic_cluster/lc_6/cout
T_6_7_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_5_cZ0
T_8_5_wire_logic_cluster/lc_4/cout
T_8_5_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_13
T_8_6_wire_logic_cluster/lc_4/cout
T_8_6_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_13_THRU_CO
T_8_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_6
T_7_10_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_40
T_8_4_sp4_v_t_40
T_7_5_lc_trk_g3_0
T_7_5_wire_logic_cluster/lc_0/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_12
T_8_6_wire_logic_cluster/lc_3/cout
T_8_6_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_12_THRU_CO
T_8_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_4
T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_4/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_43
T_8_8_sp4_h_l_11
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_2/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_13
T_6_8_wire_logic_cluster/lc_4/cout
T_6_8_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.un2_count_1_cry_12
T_6_8_wire_logic_cluster/lc_3/cout
T_6_8_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_1_cZ0_THRU_CO
T_8_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_46
T_9_7_lc_trk_g1_3
T_9_7_input_2_4
T_9_7_wire_logic_cluster/lc_4/in_2

T_8_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g3_1
T_7_5_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_1_cZ0
T_8_5_wire_logic_cluster/lc_0/cout
T_8_5_wire_logic_cluster/lc_1/in_3

Net : G_10
T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_9_14_sp4_h_l_0
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_7_9_sp12_v_t_23
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_10_11_sp4_v_t_39
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_44
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_38
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_38
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_38
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_11_sp4_v_t_38
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_9_14_sp4_h_l_0
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_9_14_sp4_h_l_3
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_9_14_sp4_h_l_0
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_9_14_sp4_h_l_6
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_9_14_sp4_h_l_6
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_9_14_sp4_h_l_6
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_9_14_sp4_h_l_6
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_10_11_sp4_v_t_39
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_9_14_sp4_h_l_0
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_37
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_0/in_0

End 

Net : RSMRST_PWRGD.N_15_1
T_7_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_44
T_5_15_sp4_h_l_2
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_0/cen

End 

Net : G_12
T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_7_15_lc_trk_g1_4
T_7_15_wire_logic_cluster/lc_4/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_14_sp4_h_l_9
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_14_sp4_h_l_9
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_14_sp4_h_l_9
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_14_sp4_h_l_9
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_14_sp4_h_l_9
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_14_sp4_h_l_9
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_44
T_4_14_sp4_h_l_9
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_36
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/s_r

End 

Net : VPP_VDDQ.curr_state_2_e_0Z0Z_1
T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_6/in_0

End 

Net : VPP_VDDQ.curr_state_RNIGALD7Z0Z_0
T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_5_14_sp4_h_l_4
T_8_14_sp4_v_t_44
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_5_14_sp4_h_l_4
T_8_14_sp4_v_t_44
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_5_14_sp4_h_l_4
T_8_14_sp4_v_t_44
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_5_14_sp4_h_l_4
T_8_14_sp4_v_t_44
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_5_14_sp4_h_l_4
T_8_14_sp4_v_t_44
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_5_14_sp4_h_l_4
T_8_14_sp4_v_t_44
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_5_14_sp4_h_l_4
T_8_14_sp4_v_t_44
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g0_1
T_9_15_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_1/out
T_5_14_sp12_h_l_1
T_9_14_sp4_h_l_4
T_8_14_sp4_v_t_41
T_8_16_lc_trk_g2_4
T_8_16_wire_logic_cluster/lc_5/s_r

End 

Net : PCH_PWRGD.count_0_0
T_4_10_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_47
T_4_8_lc_trk_g3_7
T_4_8_input_2_4
T_4_8_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.N_15_0
T_9_15_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_44
T_8_16_lc_trk_g0_2
T_8_16_wire_logic_cluster/lc_0/cen

End 

Net : PCH_PWRGD.countZ0Z_1
T_4_8_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_6/in_1

T_4_8_wire_logic_cluster/lc_7/out
T_3_8_sp4_h_l_6
T_6_4_sp4_v_t_43
T_6_6_lc_trk_g2_6
T_6_6_input_2_2
T_6_6_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.count_0_10
T_5_10_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g2_0
T_4_9_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_37
T_4_9_lc_trk_g2_5
T_4_9_input_2_5
T_4_9_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.delayed_vddq_pwrgd_0_cascade_
T_9_14_wire_logic_cluster/lc_4/ltout
T_9_14_wire_logic_cluster/lc_5/in_2

End 

Net : G_66
T_7_7_wire_logic_cluster/lc_1/out
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_input_2_6
T_4_6_wire_logic_cluster/lc_6/in_2

T_7_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_2
T_11_7_sp4_v_t_42
T_11_11_sp4_v_t_42
T_11_7_sp4_v_t_38
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_0/cen

T_7_7_wire_logic_cluster/lc_1/out
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

T_7_7_wire_logic_cluster/lc_1/out
T_6_7_sp4_h_l_10
T_10_7_sp4_h_l_1
T_9_7_sp4_v_t_42
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/cen

T_7_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_2
T_11_7_sp4_v_t_42
T_11_8_lc_trk_g2_2
T_11_8_wire_logic_cluster/lc_2/in_0

T_7_7_wire_logic_cluster/lc_1/out
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_7/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_6_7_sp4_h_l_10
T_10_7_sp4_h_l_1
T_9_7_sp4_v_t_42
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_4/cen

T_7_7_wire_logic_cluster/lc_1/out
T_6_7_sp4_h_l_10
T_5_3_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_0/in_0

End 

Net : COUNTER_un4_counter_7_THRU_CO_cascade_
T_7_7_wire_logic_cluster/lc_0/ltout
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.count_0_6
T_5_9_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_42
T_5_9_lc_trk_g2_2
T_5_9_input_2_6
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.un6_count
T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_10_14_sp4_h_l_2
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_10_14_sp4_h_l_2
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.un6_count_9
T_7_14_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_36
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.countZ0Z_10
T_8_15_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g2_2
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_8_15_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.countZ0Z_9
T_8_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_2/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.un6_count_10
T_7_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_44
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.count_2_0_0
T_8_10_wire_logic_cluster/lc_2/out
T_8_10_sp4_h_l_9
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.countZ0Z_8
T_8_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g3_0
T_7_15_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g3_0
T_8_15_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.countZ0Z_11
T_8_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g3_3
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.countZ0Z_4
T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g0_1
T_6_10_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.un6_count_8
T_7_15_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g1_6
T_7_14_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.countZ0Z_12
T_8_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g2_4
T_7_15_wire_logic_cluster/lc_6/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g3_4
T_8_15_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.countZ0Z_14
T_8_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g1_6
T_8_15_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.countZ0Z_15
T_8_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g2_0
T_7_15_input_2_6
T_7_15_wire_logic_cluster/lc_6/in_2

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.countZ0Z_13
T_8_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g2_5
T_7_15_wire_logic_cluster/lc_6/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.countZ0Z_7
T_7_8_wire_logic_cluster/lc_3/out
T_7_8_sp4_h_l_11
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_sp4_h_l_11
T_6_8_sp4_v_t_40
T_6_10_lc_trk_g3_5
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

End 

Net : PCH_PWRGD.curr_state_e_rn_0_1_cascade_
T_4_6_wire_logic_cluster/lc_4/ltout
T_4_6_wire_logic_cluster/lc_5/in_2

End 

Net : G_10_cascade_
T_7_11_wire_logic_cluster/lc_2/ltout
T_7_11_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.countZ0Z_3
T_6_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ.un1_vddq_pwrgdZ0
T_9_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_6/in_0

T_9_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : vccst_en
T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_6/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_2/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_0_13_span12_horz_7
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_6/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_11_sp4_v_t_41
T_4_11_sp4_h_l_4
T_0_11_span4_horz_18
T_0_11_lc_trk_g0_2
T_0_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : VPP_VDDQ.delayed_vddq_pwrgd_1_sqmuxa
T_9_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_1/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_input_2_2
T_9_14_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.countZ0Z_5
T_7_8_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_40
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_37
T_4_10_sp4_h_l_5
T_6_10_lc_trk_g2_0
T_6_10_wire_logic_cluster/lc_0/in_0

End 

Net : RSMRST_PWRGD_un1_curr_state_0_sqmuxa_0_cascade_
T_7_13_wire_logic_cluster/lc_1/ltout
T_7_13_wire_logic_cluster/lc_2/in_2

End 

Net : RSMRST_PWRGD.N_1_i_cascade_
T_7_13_wire_logic_cluster/lc_0/ltout
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : RSMRST_PWRGD.un4_count_8
T_6_12_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_0/in_0

End 

Net : RSMRST_PWRGD.countZ0Z_9
T_6_14_wire_logic_cluster/lc_1/out
T_6_11_sp4_v_t_42
T_6_12_lc_trk_g3_2
T_6_12_input_2_5
T_6_12_wire_logic_cluster/lc_5/in_2

T_6_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g3_1
T_6_14_wire_logic_cluster/lc_1/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_5
T_6_13_wire_logic_cluster/lc_5/out
T_7_13_sp4_h_l_10
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_5/in_1

T_6_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_5/in_1

End 

Net : RSMRST_PWRGD.un4_count_11
T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

End 

Net : VPP_VDDQ.countZ0Z_6
T_8_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.countZ0Z_2
T_8_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.countZ0Z_1
T_8_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.countZ0Z_0
T_8_14_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_2/in_3

T_8_14_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_0/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_4
T_6_13_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g1_4
T_6_12_wire_logic_cluster/lc_5/in_0

T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_11
T_6_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g0_3
T_7_14_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g1_3
T_6_14_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.un4_count_10
T_7_14_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g0_5
T_7_13_wire_logic_cluster/lc_0/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_6
T_6_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_5/in_0

T_6_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g1_6
T_6_13_wire_logic_cluster/lc_6/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_2
T_6_13_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g0_2
T_6_12_wire_logic_cluster/lc_5/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_8
T_6_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_5/in_1

T_6_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_wire_logic_cluster/lc_0/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_12
T_6_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_input_2_5
T_7_14_wire_logic_cluster/lc_5/in_2

T_6_14_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g3_4
T_6_14_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_7
T_6_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g0_7
T_7_13_input_2_5
T_7_13_wire_logic_cluster/lc_5/in_2

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_7/in_1

End 

Net : RSMRST_PWRGD.un4_count_9
T_7_14_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g1_2
T_7_13_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.countZ0Z_14
T_6_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_2/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g1_6
T_6_14_wire_logic_cluster/lc_6/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_1
T_6_13_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_5/in_3

T_6_13_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_1/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_10
T_6_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_5/in_3

T_6_14_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g1_2
T_6_14_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_13
T_6_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_2/in_1

T_6_14_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g1_5
T_6_14_wire_logic_cluster/lc_5/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_3
T_6_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_5/in_3

T_6_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_15
T_6_15_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g2_0
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

T_6_15_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g1_0
T_6_15_wire_logic_cluster/lc_0/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_0
T_6_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_2/in_3

T_6_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.countZ0Z_9
T_4_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g3_2
T_4_8_input_2_1
T_4_8_wire_logic_cluster/lc_1/in_2

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_7_4_sp4_v_t_38
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_2/in_0

End 

Net : PCH_PWRGD.count_0_12
T_4_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_37
T_6_8_sp4_h_l_0
T_6_8_lc_trk_g0_5
T_6_8_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.un6_count_11_cascade_
T_7_14_wire_logic_cluster/lc_6/ltout
T_7_14_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.countZ0Z_5
T_8_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.countZ0Z_4
T_8_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.countZ0Z_7
T_8_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g3_7
T_7_14_input_2_6
T_7_14_wire_logic_cluster/lc_6/in_2

T_8_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g3_7
T_8_14_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counter_1_cry_30
T_5_8_wire_logic_cluster/lc_5/cout
T_5_8_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.countZ0Z_3
T_8_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.un1_curr_state13_0
T_9_13_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g0_0
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_8_16_0_
T_8_16_wire_logic_cluster/carry_in_mux/cout
T_8_16_wire_logic_cluster/lc_0/in_3

End 

Net : PCH_PWRGD.countZ0Z_11
T_6_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_2/in_3

End 

Net : COUNTER.counter_1_cry_29
T_5_8_wire_logic_cluster/lc_4/cout
T_5_8_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.count_RNI7J2BZ0Z_3
T_6_10_wire_logic_cluster/lc_0/out
T_7_7_sp4_v_t_41
T_7_8_lc_trk_g2_1
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

End 

Net : RSMRST_PWRGD.un1_curr_state10_0
T_7_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g3_7
T_6_13_input_2_0
T_6_13_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g2_7
T_6_13_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.curr_stateZ0Z_0
T_7_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_1/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_5/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_4/in_0

T_7_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_6_15_0_
T_6_15_wire_logic_cluster/carry_in_mux/cout
T_6_15_wire_logic_cluster/lc_0/in_3

End 

Net : COUNTER.counter_1_cry_28
T_5_8_wire_logic_cluster/lc_3/cout
T_5_8_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.curr_stateZ0Z_1
T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_45
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counter_1_cry_27
T_5_8_wire_logic_cluster/lc_2/cout
T_5_8_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_23
T_5_7_wire_logic_cluster/lc_6/cout
T_5_7_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.un1_curr_state12_0
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_4/in_3

End 

Net : COUNTER.counter_1_cry_26
T_5_8_wire_logic_cluster/lc_1/cout
T_5_8_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_count_1_cry_13
T_8_15_wire_logic_cluster/lc_5/cout
T_8_15_wire_logic_cluster/lc_6/in_3

Net : COUNTER.counter_1_cry_22
T_5_7_wire_logic_cluster/lc_5/cout
T_5_7_wire_logic_cluster/lc_6/in_3

Net : COUNTER.counter_1_cry_25
T_5_8_wire_logic_cluster/lc_0/cout
T_5_8_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.un1_count_1_cry_12
T_8_15_wire_logic_cluster/lc_4/cout
T_8_15_wire_logic_cluster/lc_5/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_13
T_6_14_wire_logic_cluster/lc_5/cout
T_6_14_wire_logic_cluster/lc_6/in_3

Net : COUNTER.counter_1_cry_21
T_5_7_wire_logic_cluster/lc_4/cout
T_5_7_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.curr_stateZ0Z_1
T_9_14_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_44
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

T_9_14_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_44
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_7/in_1

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_6
T_8_14_wire_logic_cluster/lc_6/cout
T_8_14_wire_logic_cluster/lc_7/in_3

Net : bfn_5_8_0_
T_5_8_wire_logic_cluster/carry_in_mux/cout
T_5_8_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.un1_count_1_cry_11
T_8_15_wire_logic_cluster/lc_3/cout
T_8_15_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_12
T_6_14_wire_logic_cluster/lc_4/cout
T_6_14_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.countZ0Z_8
T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counter_1_cry_20
T_5_7_wire_logic_cluster/lc_3/cout
T_5_7_wire_logic_cluster/lc_4/in_3

Net : PCH_PWRGD.count_RNIO6IJZ0Z_1
T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_5
T_8_14_wire_logic_cluster/lc_5/cout
T_8_14_wire_logic_cluster/lc_6/in_3

Net : VPP_VDDQ.count_2_0_9
T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_10
T_8_15_wire_logic_cluster/lc_2/cout
T_8_15_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.count_2_0_8
T_8_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_7/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_11
T_6_14_wire_logic_cluster/lc_3/cout
T_6_14_wire_logic_cluster/lc_4/in_3

Net : COUNTER.counter_1_cry_19
T_5_7_wire_logic_cluster/lc_2/cout
T_5_7_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.un1_count_1_cry_4
T_8_14_wire_logic_cluster/lc_4/cout
T_8_14_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.curr_stateZ1Z_0
T_9_13_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.N_3_i_cascade_
T_6_10_wire_logic_cluster/lc_4/ltout
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.un1_count_1_cry_9
T_8_15_wire_logic_cluster/lc_1/cout
T_8_15_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.delayed_vddq_pwrgd_1_sqmuxa_cascade_
T_9_14_wire_logic_cluster/lc_3/ltout
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : RSMRST_PWRGD.N_6_cascade_
T_7_13_wire_logic_cluster/lc_3/ltout
T_7_13_wire_logic_cluster/lc_4/in_2

End 

Net : RSMRST_PWRGD.N_1_i
T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_13_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_5/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_10
T_6_14_wire_logic_cluster/lc_2/cout
T_6_14_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_18
T_5_7_wire_logic_cluster/lc_1/cout
T_5_7_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_count_1_cry_3
T_8_14_wire_logic_cluster/lc_3/cout
T_8_14_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_1_cry_8
T_8_15_wire_logic_cluster/lc_0/cout
T_8_15_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_9
T_6_14_wire_logic_cluster/lc_1/cout
T_6_14_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_17
T_5_7_wire_logic_cluster/lc_0/cout
T_5_7_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.i3_mux_0_cascade_
T_7_12_wire_logic_cluster/lc_5/ltout
T_7_12_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.un1_count_1_cry_2
T_8_14_wire_logic_cluster/lc_2/cout
T_8_14_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.count_2_0_10
T_8_7_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_8_15_0_
T_8_15_wire_logic_cluster/carry_in_mux/cout
T_8_15_wire_logic_cluster/lc_0/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_8
T_6_14_wire_logic_cluster/lc_0/cout
T_6_14_wire_logic_cluster/lc_1/in_3

Net : bfn_5_7_0_
T_5_7_wire_logic_cluster/carry_in_mux/cout
T_5_7_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.un1_count_1_cry_1
T_8_14_wire_logic_cluster/lc_1/cout
T_8_14_wire_logic_cluster/lc_2/in_3

Net : bfn_6_14_0_
T_6_14_wire_logic_cluster/carry_in_mux/cout
T_6_14_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.un1_count_1_cry_0
T_8_14_wire_logic_cluster/lc_0/cout
T_8_14_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_2
T_5_5_wire_logic_cluster/lc_1/cout
T_5_5_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_2_THRU_CO
T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.curr_state12_cascade_
T_9_14_wire_logic_cluster/lc_0/ltout
T_9_14_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.counter_1_cry_3_THRU_CO
T_5_5_wire_logic_cluster/lc_3/out
T_5_5_sp4_h_l_11
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_5/in_3

End 

Net : COUNTER.counter_1_cry_3
T_5_5_wire_logic_cluster/lc_2/cout
T_5_5_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.count_2_0_11
T_9_5_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_7/in_0

End 

Net : COUNTER.counter_1_cry_15
T_5_6_wire_logic_cluster/lc_6/cout
T_5_6_wire_logic_cluster/lc_7/in_3

Net : COUNTER.counter_1_cry_1_THRU_CO
T_5_5_wire_logic_cluster/lc_1/out
T_5_5_sp4_h_l_7
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_4/in_0

End 

Net : COUNTER.counter_1_cry_1
T_5_5_wire_logic_cluster/lc_0/cout
T_5_5_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_6
T_6_13_wire_logic_cluster/lc_6/cout
T_6_13_wire_logic_cluster/lc_7/in_3

Net : COUNTER.counter_1_cry_14
T_5_6_wire_logic_cluster/lc_5/cout
T_5_6_wire_logic_cluster/lc_6/in_3

Net : COUNTER.counter_1_cry_5
T_5_5_wire_logic_cluster/lc_4/cout
T_5_5_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counter_1_cry_5_THRU_CO
T_5_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_5
T_6_13_wire_logic_cluster/lc_5/cout
T_6_13_wire_logic_cluster/lc_6/in_3

Net : COUNTER.counter_1_cry_13
T_5_6_wire_logic_cluster/lc_4/cout
T_5_6_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counter_1_cry_4
T_5_5_wire_logic_cluster/lc_3/cout
T_5_5_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un9_clk_100khz_4_1
T_7_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.counter_1_cry_4_THRU_CO
T_5_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2_0_3
T_9_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.count_0_14
T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.count_0_13
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g2_4
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

End 

Net : RSMRST_PWRGD.un1_count_1_cry_4
T_6_13_wire_logic_cluster/lc_4/cout
T_6_13_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counter_1_cry_12
T_5_6_wire_logic_cluster/lc_3/cout
T_5_6_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_3
T_6_13_wire_logic_cluster/lc_3/cout
T_6_13_wire_logic_cluster/lc_4/in_3

Net : COUNTER.counter_1_cry_11
T_5_6_wire_logic_cluster/lc_2/cout
T_5_6_wire_logic_cluster/lc_3/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_2
T_6_13_wire_logic_cluster/lc_2/cout
T_6_13_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_10
T_5_6_wire_logic_cluster/lc_1/cout
T_5_6_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_vddq_pwrgdZ0_cascade_
T_9_13_wire_logic_cluster/lc_6/ltout
T_9_13_wire_logic_cluster/lc_7/in_2

End 

Net : RSMRST_PWRGD.un1_count_1_cry_1
T_6_13_wire_logic_cluster/lc_1/cout
T_6_13_wire_logic_cluster/lc_2/in_3

Net : RSMRST_PWRGD.curr_state10
T_7_12_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_3/in_0

End 

Net : COUNTER.counter_1_cry_9
T_5_6_wire_logic_cluster/lc_0/cout
T_5_6_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_0
T_6_13_wire_logic_cluster/lc_0/cout
T_6_13_wire_logic_cluster/lc_1/in_3

Net : bfn_5_6_0_
T_5_6_wire_logic_cluster/carry_in_mux/cout
T_5_6_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.count_2_0_5
T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g1_6
T_9_7_wire_logic_cluster/lc_5/in_0

End 

Net : VPP_VDDQ.curr_state11
T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_5/in_0

End 

Net : COUNTER.counter_1_cry_7
T_5_5_wire_logic_cluster/lc_6/cout
T_5_5_wire_logic_cluster/lc_7/in_3

Net : COUNTER.counter_1_cry_6
T_5_5_wire_logic_cluster/lc_5/cout
T_5_5_wire_logic_cluster/lc_6/in_3

Net : RSMRST_PWRGD.curr_state10_cascade_
T_7_12_wire_logic_cluster/lc_3/ltout
T_7_12_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.count_2_0_14
T_9_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.count_2_0_12
T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.count_2_0_13
T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g2_5
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.delayed_vddq_pwrgdZ0
T_9_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g2_5
T_9_14_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.delayed_vddq_ok_0
T_11_7_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g2_6
T_11_7_input_2_6
T_11_7_wire_logic_cluster/lc_6/in_2

T_11_7_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_6/in_3

End 

Net : PCH_PWRGD.delayed_vccin_ok_0
T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g0_7
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.count_2_1_2
T_7_5_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_39
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_6/in_3

End 

Net : PCH_PWRGD.m4_cascade_
T_5_9_wire_logic_cluster/lc_2/ltout
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.delayed_vccin_okZ0
T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_12
T_9_5_wire_logic_cluster/lc_3/out
T_9_4_sp12_v_t_22
T_9_6_lc_trk_g3_5
T_9_6_input_2_6
T_9_6_wire_logic_cluster/lc_6/in_2

T_9_5_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_3/out
T_9_4_sp12_v_t_22
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_3/out
T_9_4_sp12_v_t_22
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_3/in_3

End 

Net : PCH_PWRGD.count_en_1
T_6_10_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_45
T_8_7_sp4_h_l_1
T_7_7_lc_trk_g1_1
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.un1_clk_100khz_1_cascade_
T_11_8_wire_logic_cluster/lc_5/ltout
T_11_8_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_13
T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_9_9_lc_trk_g1_5
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_3/in_1

End 

Net : CONSTANT_ONE_NET
T_6_12_wire_logic_cluster/lc_1/out
T_6_10_sp4_v_t_47
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_7/in_1

T_6_12_wire_logic_cluster/lc_1/out
T_5_12_sp4_h_l_10
T_8_12_sp4_v_t_47
T_8_15_lc_trk_g1_7
T_8_15_wire_logic_cluster/lc_7/in_1

T_6_12_wire_logic_cluster/lc_1/out
T_5_12_sp4_h_l_10
T_0_12_span4_horz_1
T_0_8_span4_vert_t_12
T_0_10_lc_trk_g1_0
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : VPP_VDDQ.count_2Z0Z_14
T_9_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g3_1
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_9_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_3_sp12_v_t_22
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_3_sp12_v_t_22
T_9_9_lc_trk_g2_5
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.count_0_sqmuxa_0Z0Z_1_cascade_
T_6_10_wire_logic_cluster/lc_1/ltout
T_6_10_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.countZ0Z_14_cascade_
T_6_9_wire_logic_cluster/lc_6/ltout
T_6_9_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.count_2_RNIZ0Z_3_cascade_
T_8_9_wire_logic_cluster/lc_3/ltout
T_8_9_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.countZ0Z_13
T_5_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.un9_clk_100khz_14_1_cascade_
T_8_9_wire_logic_cluster/lc_2/ltout
T_8_9_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.delayed_vddq_okZ0
T_11_8_wire_logic_cluster/lc_6/out
T_11_8_sp4_h_l_1
T_10_4_sp4_v_t_36
T_7_4_sp4_h_l_7
T_6_4_lc_trk_g1_7
T_6_4_wire_logic_cluster/lc_3/in_3

End 

Net : VPP_VDDQ.N_1_i_12
T_9_9_wire_logic_cluster/lc_3/out
T_3_9_sp12_h_l_1
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_2/in_0

End 

Net : fpga_osc
T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_46
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_46
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_46
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_4_5_sp4_h_l_9
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_4_5_sp4_h_l_9
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_6_6_lc_trk_g3_1
T_6_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_6_6_lc_trk_g3_1
T_6_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_36
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_6_7_sp4_h_l_5
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_6_7_sp4_h_l_5
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_6_7_sp4_h_l_5
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_6_7_sp4_h_l_5
T_9_3_sp4_v_t_40
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_6_7_sp4_h_l_5
T_9_3_sp4_v_t_40
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_6_7_sp4_h_l_5
T_9_3_sp4_v_t_40
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_40
T_8_8_sp4_h_l_5
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_45
T_8_7_sp4_h_l_8
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_45
T_8_7_sp4_h_l_8
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_45
T_8_7_sp4_h_l_8
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_lc_trk_g1_1
T_7_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_lc_trk_g1_1
T_7_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_4_9_sp4_h_l_5
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_4_9_sp4_h_l_5
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_4_9_sp4_h_l_5
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_4_9_sp4_h_l_5
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_lc_trk_g0_0
T_7_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_6_7_sp4_h_l_5
T_10_7_sp4_h_l_8
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_4_8_sp4_h_l_4
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_4_8_sp4_h_l_4
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_7_sp4_v_t_37
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_44
T_5_7_sp4_v_t_40
T_5_10_lc_trk_g0_0
T_5_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_7_9_sp4_v_t_37
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_45
T_8_7_sp4_h_l_8
T_11_7_sp4_v_t_45
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_4_0_span4_horz_r_0
T_4_0_span4_vert_25
T_4_3_sp4_v_t_44
T_4_7_sp4_v_t_40
T_4_10_lc_trk_g0_0
T_4_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_37
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_7_9_sp4_v_t_37
T_8_13_sp4_h_l_0
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_7_3_sp4_v_t_41
T_7_7_sp4_v_t_37
T_7_11_sp4_v_t_45
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_13_sp4_v_t_37
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_13_sp4_v_t_37
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_13_sp4_v_t_37
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_13_sp4_v_t_37
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_13_sp4_v_t_37
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_13_sp4_v_t_37
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_13_sp4_v_t_37
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_8_14_sp4_h_l_1
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_sp4_v_t_36
T_8_14_sp4_h_l_1
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_0_span4_vert_1
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_40
T_6_9_sp4_h_l_11
T_9_9_sp4_v_t_41
T_9_13_sp4_v_t_41
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_3/clk

End 

Net : pch_pwrok
T_4_5_wire_logic_cluster/lc_0/out
T_4_5_sp4_h_l_5
T_7_1_sp4_v_t_40
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_40
T_0_2_span4_horz_11
T_0_2_lc_trk_g1_3
T_0_2_wire_io_cluster/io_0/D_OUT_0

T_4_5_wire_logic_cluster/lc_0/out
T_0_5_span12_horz_0
T_12_5_sp12_v_t_23
T_12_11_sp4_v_t_39
T_13_15_span4_horz_2
T_13_15_lc_trk_g1_2
T_13_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : rsmrst_pwrgd_signal
T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_40
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_40
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_40
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_40
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_40
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_40
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_7/in_0

End 

Net : VCCIN_PWRGD.un10_outputZ0Z_0
T_7_12_wire_logic_cluster/lc_0/out
T_4_12_sp12_h_l_0
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_4/in_0

End 

Net : slp_s3n
T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_11
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_0/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_11
T_7_8_sp4_v_t_46
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_1/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_11
T_7_8_sp4_v_t_46
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_4/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_8_12_sp4_h_l_11
T_4_12_sp4_h_l_7
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_6/in_3

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_9_sp12_v_t_23
T_0_9_span12_horz_3
T_5_9_sp4_h_l_7
T_4_9_lc_trk_g0_7
T_4_9_input_2_7
T_4_9_wire_logic_cluster/lc_7/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_5_sp12_v_t_23
T_0_5_span12_horz_3
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_0/in_0

End 

Net : slp_s4n
T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_13_sp4_v_t_41
T_5_13_sp4_h_l_9
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_6/in_0

End 

Net : slp_susn
T_9_17_wire_io_cluster/io_0/D_IN_0
T_8_17_span4_horz_r_0
T_8_13_sp4_v_t_36
T_8_9_sp4_v_t_44
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_4/in_3

T_9_17_wire_io_cluster/io_0/D_IN_0
T_7_17_span4_horz_r_0
T_7_13_sp4_v_t_36
T_7_9_sp4_v_t_44
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_7/in_0

End 

Net : v1p8a_ok
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span4_horz_12
T_4_12_sp4_h_l_4
T_7_8_sp4_v_t_41
T_7_11_lc_trk_g1_1
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span4_horz_12
T_4_12_sp4_h_l_4
T_7_8_sp4_v_t_41
T_8_8_sp4_h_l_4
T_12_8_sp4_h_l_0
T_13_4_span4_vert_t_14
T_13_6_lc_trk_g0_2
T_13_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : v33a_enn
T_6_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_10
T_0_10_lc_trk_g0_2
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : v33a_ok
T_13_15_wire_io_cluster/io_0/D_IN_0
T_12_15_sp4_h_l_5
T_11_11_sp4_v_t_47
T_8_11_sp4_h_l_10
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_4/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_12_15_sp4_h_l_5
T_11_11_sp4_v_t_47
T_8_11_sp4_h_l_10
T_4_11_sp4_h_l_10
T_0_11_span4_horz_19
T_0_11_span4_vert_t_15
T_0_14_lc_trk_g1_7
T_0_14_wire_io_cluster/io_0/D_OUT_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_12_15_sp4_h_l_5
T_11_11_sp4_v_t_47
T_8_11_sp4_h_l_10
T_4_11_sp4_h_l_10
T_0_11_span4_horz_19
T_0_7_span4_vert_t_15
T_0_3_span4_vert_t_15
T_0_5_lc_trk_g0_3
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : v33s_ok
T_13_14_wire_io_cluster/io_0/D_IN_0
T_13_14_span4_horz_8
T_12_10_sp4_v_t_45
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_4/in_3

End 

Net : v5a_ok
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_8
T_8_5_sp12_v_t_23
T_8_9_sp4_v_t_41
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_4/in_1

End 

Net : v5s_enn
T_4_12_wire_logic_cluster/lc_6/out
T_0_12_span12_horz_12
T_0_12_lc_trk_g0_4
T_0_12_wire_io_cluster/io_0/D_OUT_0

T_4_12_wire_logic_cluster/lc_6/out
T_4_11_sp4_v_t_44
T_0_11_span4_horz_9
T_0_11_lc_trk_g0_1
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : v5s_ok
T_13_6_wire_io_cluster/io_1/D_IN_0
T_13_6_span4_horz_4
T_12_6_sp4_v_t_41
T_12_10_sp4_v_t_42
T_12_12_lc_trk_g3_7
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

End 

Net : vccin_en
T_12_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_0
T_10_12_sp4_v_t_43
T_10_16_sp4_v_t_43
T_10_17_lc_trk_g0_3
T_10_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vccst_cpu_ok
T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_47
T_12_7_sp4_v_t_47
T_12_11_sp4_v_t_47
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_4/in_1

End 

Net : vccst_pwrgd
T_6_4_wire_logic_cluster/lc_3/out
T_6_0_span12_vert_13
T_6_0_lc_trk_g0_5
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : vddq_en
T_1_13_wire_logic_cluster/lc_6/out
T_1_7_sp12_v_t_23
T_1_17_lc_trk_g1_4
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vddq_ok
T_13_14_wire_io_cluster/io_1/D_IN_0
T_10_14_sp4_h_l_1
T_9_10_sp4_v_t_43
T_9_13_lc_trk_g1_3
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_13_14_wire_io_cluster/io_1/D_IN_0
T_10_14_sp4_h_l_1
T_9_10_sp4_v_t_43
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_6/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_47
T_11_9_lc_trk_g1_7
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_8_10_sp4_h_l_2
T_9_10_lc_trk_g3_2
T_9_10_input_2_7
T_9_10_wire_logic_cluster/lc_7/in_2

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_40
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/in_3

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_40
T_11_8_lc_trk_g3_5
T_11_8_input_2_2
T_11_8_wire_logic_cluster/lc_2/in_2

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_40
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_4/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_40
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_6/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_40
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_7/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_8_10_sp4_h_l_8
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_7/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_10_14_sp4_h_l_1
T_9_10_sp4_v_t_43
T_9_6_sp4_v_t_39
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_2/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_12_14_sp4_h_l_9
T_11_10_sp4_v_t_39
T_11_6_sp4_v_t_47
T_11_7_lc_trk_g3_7
T_11_7_wire_logic_cluster/lc_6/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_10_14_sp4_h_l_1
T_9_10_sp4_v_t_43
T_9_6_sp4_v_t_39
T_8_9_lc_trk_g2_7
T_8_9_input_2_5
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : vpp_en
T_9_13_wire_logic_cluster/lc_2/out
T_10_13_sp4_h_l_4
T_13_13_lc_trk_g0_1
T_13_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : vpp_ok
T_0_13_wire_io_cluster/io_1/D_IN_0
T_1_13_lc_trk_g0_2
T_1_13_wire_logic_cluster/lc_6/in_0

End 

Net : vr_ready_vccin
T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_7/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_6_9_sp12_v_t_23
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_1/in_0

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span12_horz_12
T_6_9_sp12_v_t_23
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_4/in_1

End 

