// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/11/2025 02:24:47"

// 
// Device: Altera 10M08DAF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS_Monociclo (
	clock,
	reset,
	PC_out,
	ALU_out,
	d_mem_out);
input 	clock;
input 	reset;
output 	[31:0] PC_out;
output 	[31:0] ALU_out;
output 	[31:0] d_mem_out;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[0]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[3]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[4]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[5]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[6]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[8]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[9]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[10]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[11]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[12]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[13]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[16]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[18]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[19]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[20]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[21]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[22]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[23]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[24]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[25]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[26]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[27]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[28]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[29]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[30]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[31]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[0]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[1]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[3]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[4]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[5]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[8]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[9]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[10]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[11]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[12]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[13]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[14]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[15]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[16]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[17]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[18]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[19]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[20]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[21]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[23]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[24]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[25]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[26]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[27]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[28]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[29]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[31]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \PC_out[0]~output_o ;
wire \PC_out[1]~output_o ;
wire \PC_out[2]~output_o ;
wire \PC_out[3]~output_o ;
wire \PC_out[4]~output_o ;
wire \PC_out[5]~output_o ;
wire \PC_out[6]~output_o ;
wire \PC_out[7]~output_o ;
wire \PC_out[8]~output_o ;
wire \PC_out[9]~output_o ;
wire \PC_out[10]~output_o ;
wire \PC_out[11]~output_o ;
wire \PC_out[12]~output_o ;
wire \PC_out[13]~output_o ;
wire \PC_out[14]~output_o ;
wire \PC_out[15]~output_o ;
wire \PC_out[16]~output_o ;
wire \PC_out[17]~output_o ;
wire \PC_out[18]~output_o ;
wire \PC_out[19]~output_o ;
wire \PC_out[20]~output_o ;
wire \PC_out[21]~output_o ;
wire \PC_out[22]~output_o ;
wire \PC_out[23]~output_o ;
wire \PC_out[24]~output_o ;
wire \PC_out[25]~output_o ;
wire \PC_out[26]~output_o ;
wire \PC_out[27]~output_o ;
wire \PC_out[28]~output_o ;
wire \PC_out[29]~output_o ;
wire \PC_out[30]~output_o ;
wire \PC_out[31]~output_o ;
wire \ALU_out[0]~output_o ;
wire \ALU_out[1]~output_o ;
wire \ALU_out[2]~output_o ;
wire \ALU_out[3]~output_o ;
wire \ALU_out[4]~output_o ;
wire \ALU_out[5]~output_o ;
wire \ALU_out[6]~output_o ;
wire \ALU_out[7]~output_o ;
wire \ALU_out[8]~output_o ;
wire \ALU_out[9]~output_o ;
wire \ALU_out[10]~output_o ;
wire \ALU_out[11]~output_o ;
wire \ALU_out[12]~output_o ;
wire \ALU_out[13]~output_o ;
wire \ALU_out[14]~output_o ;
wire \ALU_out[15]~output_o ;
wire \ALU_out[16]~output_o ;
wire \ALU_out[17]~output_o ;
wire \ALU_out[18]~output_o ;
wire \ALU_out[19]~output_o ;
wire \ALU_out[20]~output_o ;
wire \ALU_out[21]~output_o ;
wire \ALU_out[22]~output_o ;
wire \ALU_out[23]~output_o ;
wire \ALU_out[24]~output_o ;
wire \ALU_out[25]~output_o ;
wire \ALU_out[26]~output_o ;
wire \ALU_out[27]~output_o ;
wire \ALU_out[28]~output_o ;
wire \ALU_out[29]~output_o ;
wire \ALU_out[30]~output_o ;
wire \ALU_out[31]~output_o ;
wire \d_mem_out[0]~output_o ;
wire \d_mem_out[1]~output_o ;
wire \d_mem_out[2]~output_o ;
wire \d_mem_out[3]~output_o ;
wire \d_mem_out[4]~output_o ;
wire \d_mem_out[5]~output_o ;
wire \d_mem_out[6]~output_o ;
wire \d_mem_out[7]~output_o ;
wire \d_mem_out[8]~output_o ;
wire \d_mem_out[9]~output_o ;
wire \d_mem_out[10]~output_o ;
wire \d_mem_out[11]~output_o ;
wire \d_mem_out[12]~output_o ;
wire \d_mem_out[13]~output_o ;
wire \d_mem_out[14]~output_o ;
wire \d_mem_out[15]~output_o ;
wire \d_mem_out[16]~output_o ;
wire \d_mem_out[17]~output_o ;
wire \d_mem_out[18]~output_o ;
wire \d_mem_out[19]~output_o ;
wire \d_mem_out[20]~output_o ;
wire \d_mem_out[21]~output_o ;
wire \d_mem_out[22]~output_o ;
wire \d_mem_out[23]~output_o ;
wire \d_mem_out[24]~output_o ;
wire \d_mem_out[25]~output_o ;
wire \d_mem_out[26]~output_o ;
wire \d_mem_out[27]~output_o ;
wire \d_mem_out[28]~output_o ;
wire \d_mem_out[29]~output_o ;
wire \d_mem_out[30]~output_o ;
wire \d_mem_out[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \imen|memoria_ROM~118_combout ;
wire \imen|memoria_ROM~122_combout ;
wire \imen|memoria_ROM~119_combout ;
wire \imen|memoria_ROM~120_combout ;
wire \imen|memoria_ROM~121_combout ;
wire \imen|memoria_ROM~123_combout ;
wire \somador_pc4|somador_out[5]~7 ;
wire \somador_pc4|somador_out[6]~8_combout ;
wire \imen|memoria_ROM~105_combout ;
wire \imen|memoria_ROM~101_combout ;
wire \imen|memoria_ROM~102_combout ;
wire \imen|memoria_ROM~103_combout ;
wire \imen|memoria_ROM~104_combout ;
wire \imen|memoria_ROM~106_combout ;
wire \somador_pc4|somador_out[4]~4_combout ;
wire \somador_pc4|somador_out[2]~1 ;
wire \somador_pc4|somador_out[3]~2_combout ;
wire \somador_pc4|somador_out[2]~0_combout ;
wire \pc|PC[2]~31 ;
wire \pc|PC[3]~33 ;
wire \pc|PC[4]~35 ;
wire \pc|PC[5]~37 ;
wire \pc|PC[6]~38_combout ;
wire \imen|memoria_ROM~80_combout ;
wire \imen|memoria_ROM~91_combout ;
wire \imen|memoria_ROM~92_combout ;
wire \imen|memoria_ROM~1_combout ;
wire \imen|memoria_ROM~15_combout ;
wire \imen|memoria_ROM~14_combout ;
wire \imen|memoria_ROM~16_combout ;
wire \imen|memoria_ROM~17_combout ;
wire \imen|memoria_ROM~18_combout ;
wire \imen|memoria_ROM~3_combout ;
wire \imen|memoria_ROM~5_combout ;
wire \imen|memoria_ROM~4_combout ;
wire \imen|memoria_ROM~6_combout ;
wire \imen|memoria_ROM~7_combout ;
wire \uc|Decoder0~1_combout ;
wire \ula_ctrl|Mux0~3_combout ;
wire \ula_ctrl|Mux0~4_combout ;
wire \ula_ctrl|Mux0~8_combout ;
wire \ula_ctrl|Mux0~7_combout ;
wire \ula_ctrl|Mux0~6_combout ;
wire \ula_ctrl|Mux0~9_combout ;
wire \ula_ctrl|WideOr7~0_combout ;
wire \ula_ctrl|Mux3~3_combout ;
wire \ula_ctrl|Mux3~13_combout ;
wire \ula_ctrl|Mux1~12_combout ;
wire \uc|WideOr4~4_combout ;
wire \uc|WideOr2~3_combout ;
wire \ula_ctrl|Mux3~14_combout ;
wire \imen|memoria_ROM~53_combout ;
wire \imen|memoria_ROM~57_combout ;
wire \imen|memoria_ROM~54_combout ;
wire \imen|memoria_ROM~55_combout ;
wire \imen|memoria_ROM~56_combout ;
wire \imen|memoria_ROM~130_combout ;
wire \uc|WideOr1~3_combout ;
wire \uc|WideOr1~4_combout ;
wire \uc|WideOr1~8_combout ;
wire \uc|WideOr1~7_combout ;
wire \uc|WideOr3~4_combout ;
wire \uc|WideOr3~10_combout ;
wire \uc|WideOr3~9_combout ;
wire \ula_ctrl|Mux3~15_combout ;
wire \ula_ctrl|Mux3~12_combout ;
wire \imen|memoria_ROM~83_combout ;
wire \imen|memoria_ROM~82_combout ;
wire \imen|memoria_ROM~84_combout ;
wire \ula_ctrl|Mux2~8_combout ;
wire \ula_ctrl|Mux2~5_combout ;
wire \ula_ctrl|Mux2~6_combout ;
wire \ula_ctrl|Mux2~10_combout ;
wire \ula_ctrl|Mux2~9_combout ;
wire \ula_ctrl|Mux2~11_combout ;
wire \ula_ctrl|Mux1~3_combout ;
wire \ula_ctrl|Mux1~14_combout ;
wire \ula_ctrl|WideOr3~0_combout ;
wire \ula_ctrl|Mux1~13_combout ;
wire \ula|Mux25~19_combout ;
wire \ula|Mux25~20_combout ;
wire \ula|Mux19~3_combout ;
wire \ula|Mux19~4_combout ;
wire \imen|memoria_ROM~0_combout ;
wire \imen|memoria_ROM~2_combout ;
wire \imen|memoria_ROM~12_combout ;
wire \imen|memoria_ROM~13_combout ;
wire \imen|memoria_ROM~8_combout ;
wire \imen|memoria_ROM~9_combout ;
wire \imen|memoria_ROM~10_combout ;
wire \imen|memoria_ROM~11_combout ;
wire \regfile|Equal1~0_combout ;
wire \regfile|Equal1~1_combout ;
wire \imen|memoria_ROM~94_combout ;
wire \imen|memoria_ROM~93_combout ;
wire \imen|memoria_ROM~95_combout ;
wire \imen|memoria_ROM~45_combout ;
wire \imen|memoria_ROM~126_combout ;
wire \imen|memoria_ROM~46_combout ;
wire \imen|memoria_ROM~47_combout ;
wire \imen|memoria_ROM~48_combout ;
wire \imen|memoria_ROM~127_combout ;
wire \uc|Decoder0~0_combout ;
wire \imen|memoria_ROM~20_combout ;
wire \imen|memoria_ROM~49_combout ;
wire \imen|memoria_ROM~50_combout ;
wire \imen|memoria_ROM~128_combout ;
wire \imen|memoria_ROM~51_combout ;
wire \imen|memoria_ROM~19_combout ;
wire \imen|memoria_ROM~52_combout ;
wire \imen|memoria_ROM~129_combout ;
wire \uc|WideOr0~0_combout ;
wire \imen|memoria_ROM~41_combout ;
wire \imen|memoria_ROM~42_combout ;
wire \imen|memoria_ROM~43_combout ;
wire \imen|memoria_ROM~40_combout ;
wire \imen|memoria_ROM~44_combout ;
wire \uc|WideOr0~1_combout ;
wire \mux_in_2_ALU|saida[31]~16_combout ;
wire \imen|memoria_ROM~28_combout ;
wire \imen|memoria_ROM~24_combout ;
wire \imen|memoria_ROM~26_combout ;
wire \imen|memoria_ROM~25_combout ;
wire \imen|memoria_ROM~27_combout ;
wire \imen|memoria_ROM~29_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \imen|memoria_ROM~30_combout ;
wire \imen|memoria_ROM~34_combout ;
wire \imen|memoria_ROM~32_combout ;
wire \imen|memoria_ROM~31_combout ;
wire \imen|memoria_ROM~33_combout ;
wire \imen|memoria_ROM~35_combout ;
wire \uc|Decoder0~4_combout ;
wire \uc|Decoder0~3_combout ;
wire \uc|Decoder0~5_combout ;
wire \uc|Decoder0~6_combout ;
wire \uc|Decoder0~7_combout ;
wire \imen|memoria_ROM~76_combout ;
wire \imen|memoria_ROM~77_combout ;
wire \imen|memoria_ROM~78_combout ;
wire \imen|memoria_ROM~79_combout ;
wire \imen|memoria_ROM~81_combout ;
wire \imen|memoria_ROM~59_combout ;
wire \imen|memoria_ROM~58_combout ;
wire \imen|memoria_ROM~60_combout ;
wire \imen|memoria_ROM~61_combout ;
wire \imen|memoria_ROM~62_combout ;
wire \mux_dest_reg|saida[4]~2_combout ;
wire \imen|memoria_ROM~71_combout ;
wire \imen|memoria_ROM~63_combout ;
wire \imen|memoria_ROM~69_combout ;
wire \imen|memoria_ROM~68_combout ;
wire \imen|memoria_ROM~70_combout ;
wire \imen|memoria_ROM~72_combout ;
wire \imen|memoria_ROM~21_combout ;
wire \imen|memoria_ROM~22_combout ;
wire \imen|memoria_ROM~23_combout ;
wire \mux_dest_reg|saida[2]~0_combout ;
wire \imen|memoria_ROM~66_combout ;
wire \imen|memoria_ROM~64_combout ;
wire \imen|memoria_ROM~65_combout ;
wire \imen|memoria_ROM~67_combout ;
wire \uc|WideOr5~3_combout ;
wire \uc|WideOr5~7_combout ;
wire \uc|WideOr5~6_combout ;
wire \regfile|Decoder0~146_combout ;
wire \imen|memoria_ROM~38_combout ;
wire \imen|memoria_ROM~36_combout ;
wire \imen|memoria_ROM~37_combout ;
wire \imen|memoria_ROM~39_combout ;
wire \imen|memoria_ROM~73_combout ;
wire \imen|memoria_ROM~74_combout ;
wire \imen|memoria_ROM~75_combout ;
wire \mux_dest_reg|saida[1]~1_combout ;
wire \regfile|Decoder0~147_combout ;
wire \regfile|Decoder0~168_combout ;
wire \regfile|regs[25][12]~q ;
wire \mux_dest_reg|saida[0]~3_combout ;
wire \regfile|Decoder0~172_combout ;
wire \regfile|Decoder0~150_combout ;
wire \regfile|regs[29][12]~q ;
wire \regfile|Decoder0~144_combout ;
wire \regfile|Decoder0~145_combout ;
wire \regfile|regs[21][12]~q ;
wire \regfile|Decoder0~148_combout ;
wire \regfile|Decoder0~149_combout ;
wire \regfile|regs[17][12]~q ;
wire \mux_in_2_ALU|saida[12]~437_combout ;
wire \mux_in_2_ALU|saida[12]~438_combout ;
wire \regfile|regs[23][12]~feeder_combout ;
wire \regfile|Decoder0~35_combout ;
wire \regfile|Decoder0~176_combout ;
wire \regfile|regs[23][12]~q ;
wire \regfile|regs[19][12]~feeder_combout ;
wire \regfile|Decoder0~59_combout ;
wire \regfile|Decoder0~177_combout ;
wire \regfile|regs[19][12]~q ;
wire \mux_in_2_ALU|saida[12]~444_combout ;
wire \regfile|Decoder0~151_combout ;
wire \regfile|Decoder0~158_combout ;
wire \regfile|regs[27][12]~q ;
wire \regfile|Decoder0~153_combout ;
wire \regfile|Decoder0~159_combout ;
wire \regfile|regs[31][12]~q ;
wire \mux_in_2_ALU|saida[12]~445_combout ;
wire \regfile|regs[20][12]~feeder_combout ;
wire \regfile|Decoder0~155_combout ;
wire \regfile|regs[20][12]~q ;
wire \regfile|Decoder0~157_combout ;
wire \regfile|regs[28][12]~q ;
wire \regfile|Decoder0~171_combout ;
wire \regfile|regs[24][12]~q ;
wire \regfile|Decoder0~173_combout ;
wire \regfile|Decoder0~156_combout ;
wire \regfile|regs[16][12]~q ;
wire \mux_in_2_ALU|saida[12]~441_combout ;
wire \mux_in_2_ALU|saida[12]~442_combout ;
wire \regfile|Decoder0~23_combout ;
wire \regfile|Decoder0~174_combout ;
wire \regfile|regs[22][12]~q ;
wire \regfile|Decoder0~154_combout ;
wire \regfile|regs[30][12]~q ;
wire \regfile|Decoder0~152_combout ;
wire \regfile|regs[26][12]~q ;
wire \regfile|Decoder0~175_combout ;
wire \regfile|regs[18][12]~q ;
wire \mux_in_2_ALU|saida[12]~439_combout ;
wire \mux_in_2_ALU|saida[12]~440_combout ;
wire \mux_in_2_ALU|saida[12]~443_combout ;
wire \mux_in_2_ALU|saida[12]~446_combout ;
wire \mux_in_2_ALU|saida[31]~3_combout ;
wire \mux_in_2_ALU|saida[31]~713_combout ;
wire \uc|WideOr0~2_combout ;
wire \regfile|Decoder0~184_combout ;
wire \regfile|Decoder0~185_combout ;
wire \regfile|regs[9][12]~q ;
wire \regfile|Decoder0~71_combout ;
wire \regfile|Decoder0~178_combout ;
wire \regfile|regs[10][12]~q ;
wire \regfile|Decoder0~164_combout ;
wire \regfile|regs[8][12]~q ;
wire \mux_in_2_ALU|saida[12]~426_combout ;
wire \mux_in_2_ALU|saida[12]~427_combout ;
wire \regfile|Decoder0~92_combout ;
wire \regfile|Decoder0~180_combout ;
wire \regfile|regs[14][12]~q ;
wire \regfile|Decoder0~104_combout ;
wire \regfile|Decoder0~181_combout ;
wire \regfile|regs[13][12]~q ;
wire \regfile|Decoder0~135_combout ;
wire \regfile|Decoder0~183_combout ;
wire \regfile|regs[12][12]~q ;
wire \mux_in_2_ALU|saida[12]~433_combout ;
wire \regfile|Decoder0~169_combout ;
wire \regfile|Decoder0~167_combout ;
wire \regfile|regs[15][12]~q ;
wire \mux_in_2_ALU|saida[12]~434_combout ;
wire \regfile|Decoder0~160_combout ;
wire \regfile|regs[6][12]~q ;
wire \regfile|Decoder0~163_combout ;
wire \regfile|regs[7][12]~q ;
wire \regfile|regs[5][12]~feeder_combout ;
wire \regfile|Decoder0~161_combout ;
wire \regfile|regs[5][12]~q ;
wire \regfile|Decoder0~162_combout ;
wire \regfile|regs[4][12]~q ;
wire \mux_in_2_ALU|saida[12]~428_combout ;
wire \mux_in_2_ALU|saida[12]~429_combout ;
wire \regfile|Decoder0~170_combout ;
wire \regfile|Decoder0~166_combout ;
wire \regfile|regs[2][12]~q ;
wire \regfile|Decoder0~165_combout ;
wire \regfile|regs[3][12]~q ;
wire \regfile|Decoder0~83_combout ;
wire \regfile|Decoder0~179_combout ;
wire \regfile|regs[1][12]~q ;
wire \mux_in_2_ALU|saida[12]~430_combout ;
wire \mux_in_2_ALU|saida[12]~431_combout ;
wire \mux_in_2_ALU|saida[12]~432_combout ;
wire \mux_in_2_ALU|saida[12]~435_combout ;
wire \mux_in_2_ALU|saida[12]~436_combout ;
wire \mux_in_2_ALU|saida[12]~447_combout ;
wire \regfile|ReadData1[12]~239_combout ;
wire \regfile|ReadData1[12]~240_combout ;
wire \regfile|ReadData1[12]~232_combout ;
wire \regfile|ReadData1[12]~233_combout ;
wire \regfile|ReadData1[12]~234_combout ;
wire \regfile|ReadData1[12]~235_combout ;
wire \regfile|ReadData1[12]~236_combout ;
wire \regfile|ReadData1[12]~237_combout ;
wire \regfile|ReadData1[12]~238_combout ;
wire \regfile|ReadData1[12]~241_combout ;
wire \regfile|ReadData1[12]~691_combout ;
wire \regfile|regs[31][11]~q ;
wire \regfile|regs[23][11]~q ;
wire \regfile|regs[19][11]~feeder_combout ;
wire \regfile|regs[19][11]~q ;
wire \regfile|regs[27][11]~feeder_combout ;
wire \regfile|regs[27][11]~q ;
wire \regfile|ReadData1[11]~344_combout ;
wire \regfile|ReadData1[11]~345_combout ;
wire \regfile|regs[29][11]~q ;
wire \regfile|regs[21][11]~q ;
wire \regfile|regs[17][11]~q ;
wire \regfile|regs[25][11]~q ;
wire \regfile|ReadData1[11]~337_combout ;
wire \regfile|ReadData1[11]~338_combout ;
wire \regfile|regs[30][11]~feeder_combout ;
wire \regfile|regs[30][11]~q ;
wire \regfile|regs[26][11]~feeder_combout ;
wire \regfile|regs[26][11]~q ;
wire \regfile|regs[18][11]~feeder_combout ;
wire \regfile|regs[18][11]~q ;
wire \regfile|regs[22][11]~feeder_combout ;
wire \regfile|regs[22][11]~q ;
wire \regfile|ReadData1[11]~339_combout ;
wire \regfile|ReadData1[11]~340_combout ;
wire \regfile|regs[24][11]~feeder_combout ;
wire \regfile|regs[24][11]~q ;
wire \regfile|regs[28][11]~feeder_combout ;
wire \regfile|regs[28][11]~q ;
wire \regfile|regs[16][11]~feeder_combout ;
wire \regfile|regs[16][11]~q ;
wire \regfile|regs[20][11]~feeder_combout ;
wire \regfile|regs[20][11]~q ;
wire \regfile|ReadData1[11]~341_combout ;
wire \regfile|ReadData1[11]~342_combout ;
wire \regfile|ReadData1[11]~343_combout ;
wire \regfile|ReadData1[11]~346_combout ;
wire \regfile|ReadData1[11]~692_combout ;
wire \regfile|regs[6][11]~q ;
wire \regfile|regs[5][11]~q ;
wire \regfile|regs[4][11]~q ;
wire \mux_in_2_ALU|saida[11]~448_combout ;
wire \regfile|regs[7][11]~q ;
wire \mux_in_2_ALU|saida[11]~449_combout ;
wire \regfile|regs[15][11]~q ;
wire \regfile|regs[13][11]~q ;
wire \regfile|regs[12][11]~q ;
wire \mux_in_2_ALU|saida[11]~455_combout ;
wire \mux_in_2_ALU|saida[11]~456_combout ;
wire \regfile|regs[2][11]~q ;
wire \regfile|regs[3][11]~q ;
wire \regfile|regs[1][11]~q ;
wire \mux_in_2_ALU|saida[11]~452_combout ;
wire \mux_in_2_ALU|saida[11]~453_combout ;
wire \regfile|regs[9][11]~q ;
wire \regfile|Decoder0~123_combout ;
wire \regfile|Decoder0~182_combout ;
wire \regfile|regs[11][11]~q ;
wire \regfile|regs[8][11]~q ;
wire \regfile|regs[10][11]~q ;
wire \mux_in_2_ALU|saida[11]~450_combout ;
wire \mux_in_2_ALU|saida[11]~451_combout ;
wire \mux_in_2_ALU|saida[11]~454_combout ;
wire \mux_in_2_ALU|saida[11]~457_combout ;
wire \mux_in_2_ALU|saida[11]~458_combout ;
wire \mux_in_2_ALU|saida[11]~466_combout ;
wire \mux_in_2_ALU|saida[11]~467_combout ;
wire \mux_in_2_ALU|saida[11]~459_combout ;
wire \mux_in_2_ALU|saida[11]~460_combout ;
wire \mux_in_2_ALU|saida[11]~463_combout ;
wire \mux_in_2_ALU|saida[11]~464_combout ;
wire \mux_in_2_ALU|saida[11]~461_combout ;
wire \mux_in_2_ALU|saida[11]~462_combout ;
wire \mux_in_2_ALU|saida[11]~465_combout ;
wire \mux_in_2_ALU|saida[11]~468_combout ;
wire \mux_in_2_ALU|saida[11]~469_combout ;
wire \regfile|regs[13][10]~q ;
wire \regfile|regs[12][10]~q ;
wire \mux_in_2_ALU|saida[10]~477_combout ;
wire \regfile|regs[15][10]~q ;
wire \mux_in_2_ALU|saida[10]~478_combout ;
wire \regfile|regs[11][10]~q ;
wire \regfile|regs[9][10]~feeder_combout ;
wire \regfile|regs[9][10]~q ;
wire \regfile|regs[8][10]~feeder_combout ;
wire \regfile|regs[8][10]~q ;
wire \regfile|regs[10][10]~q ;
wire \mux_in_2_ALU|saida[10]~470_combout ;
wire \mux_in_2_ALU|saida[10]~471_combout ;
wire \regfile|regs[2][10]~q ;
wire \regfile|regs[3][10]~q ;
wire \regfile|regs[1][10]~q ;
wire \mux_in_2_ALU|saida[10]~474_combout ;
wire \mux_in_2_ALU|saida[10]~475_combout ;
wire \regfile|regs[6][10]~q ;
wire \regfile|regs[7][10]~q ;
wire \regfile|regs[5][10]~q ;
wire \regfile|regs[4][10]~q ;
wire \mux_in_2_ALU|saida[10]~472_combout ;
wire \mux_in_2_ALU|saida[10]~473_combout ;
wire \mux_in_2_ALU|saida[10]~476_combout ;
wire \mux_in_2_ALU|saida[10]~479_combout ;
wire \mux_in_2_ALU|saida[10]~480_combout ;
wire \regfile|regs[21][10]~feeder_combout ;
wire \regfile|regs[21][10]~q ;
wire \regfile|regs[17][10]~q ;
wire \mux_in_2_ALU|saida[10]~481_combout ;
wire \regfile|regs[29][10]~q ;
wire \regfile|regs[25][10]~q ;
wire \mux_in_2_ALU|saida[10]~482_combout ;
wire \regfile|regs[31][10]~q ;
wire \regfile|regs[27][10]~q ;
wire \regfile|regs[19][10]~feeder_combout ;
wire \regfile|regs[19][10]~q ;
wire \regfile|regs[23][10]~feeder_combout ;
wire \regfile|regs[23][10]~q ;
wire \mux_in_2_ALU|saida[10]~488_combout ;
wire \mux_in_2_ALU|saida[10]~489_combout ;
wire \regfile|regs[30][10]~q ;
wire \regfile|regs[22][10]~q ;
wire \regfile|regs[26][10]~q ;
wire \regfile|regs[18][10]~q ;
wire \mux_in_2_ALU|saida[10]~483_combout ;
wire \mux_in_2_ALU|saida[10]~484_combout ;
wire \regfile|regs[20][10]~q ;
wire \regfile|regs[28][10]~feeder_combout ;
wire \regfile|regs[28][10]~q ;
wire \regfile|regs[16][10]~q ;
wire \regfile|regs[24][10]~q ;
wire \mux_in_2_ALU|saida[10]~485_combout ;
wire \mux_in_2_ALU|saida[10]~486_combout ;
wire \mux_in_2_ALU|saida[10]~487_combout ;
wire \mux_in_2_ALU|saida[10]~490_combout ;
wire \mux_in_2_ALU|saida[10]~491_combout ;
wire \regfile|regs[15][9]~q ;
wire \regfile|regs[12][9]~q ;
wire \regfile|regs[13][9]~q ;
wire \regfile|ReadData1[9]~375_combout ;
wire \regfile|ReadData1[9]~376_combout ;
wire \regfile|regs[2][9]~q ;
wire \regfile|regs[1][9]~q ;
wire \regfile|regs[3][9]~q ;
wire \regfile|ReadData1[9]~372_combout ;
wire \regfile|ReadData1[9]~373_combout ;
wire \regfile|regs[11][9]~q ;
wire \regfile|regs[9][9]~q ;
wire \regfile|regs[8][9]~q ;
wire \regfile|regs[10][9]~q ;
wire \regfile|ReadData1[9]~370_combout ;
wire \regfile|ReadData1[9]~371_combout ;
wire \regfile|ReadData1[9]~374_combout ;
wire \regfile|regs[6][9]~q ;
wire \regfile|regs[7][9]~feeder_combout ;
wire \regfile|regs[7][9]~q ;
wire \regfile|regs[4][9]~q ;
wire \regfile|regs[5][9]~q ;
wire \regfile|ReadData1[9]~368_combout ;
wire \regfile|ReadData1[9]~369_combout ;
wire \regfile|ReadData1[9]~377_combout ;
wire \regfile|regs[31][9]~q ;
wire \regfile|regs[23][9]~q ;
wire \regfile|regs[19][9]~q ;
wire \regfile|regs[27][9]~q ;
wire \regfile|ReadData1[9]~365_combout ;
wire \regfile|ReadData1[9]~366_combout ;
wire \regfile|regs[21][9]~q ;
wire \regfile|regs[29][9]~feeder_combout ;
wire \regfile|regs[29][9]~q ;
wire \regfile|regs[17][9]~q ;
wire \regfile|regs[25][9]~feeder_combout ;
wire \regfile|regs[25][9]~q ;
wire \regfile|ReadData1[9]~358_combout ;
wire \regfile|ReadData1[9]~359_combout ;
wire \regfile|regs[28][9]~q ;
wire \regfile|regs[24][9]~feeder_combout ;
wire \regfile|regs[24][9]~q ;
wire \regfile|regs[16][9]~feeder_combout ;
wire \regfile|regs[16][9]~q ;
wire \regfile|regs[20][9]~feeder_combout ;
wire \regfile|regs[20][9]~q ;
wire \regfile|ReadData1[9]~362_combout ;
wire \regfile|ReadData1[9]~363_combout ;
wire \regfile|regs[30][9]~feeder_combout ;
wire \regfile|regs[30][9]~q ;
wire \regfile|regs[26][9]~q ;
wire \regfile|regs[18][9]~q ;
wire \regfile|regs[22][9]~q ;
wire \regfile|ReadData1[9]~360_combout ;
wire \regfile|ReadData1[9]~361_combout ;
wire \regfile|ReadData1[9]~364_combout ;
wire \regfile|ReadData1[9]~367_combout ;
wire \regfile|ReadData1[9]~694_combout ;
wire \regfile|regs[29][8]~q ;
wire \regfile|regs[25][8]~q ;
wire \regfile|regs[17][8]~q ;
wire \regfile|regs[21][8]~feeder_combout ;
wire \regfile|regs[21][8]~q ;
wire \regfile|ReadData1[8]~400_combout ;
wire \regfile|ReadData1[8]~401_combout ;
wire \regfile|regs[19][8]~q ;
wire \regfile|regs[23][8]~q ;
wire \regfile|ReadData1[8]~407_combout ;
wire \regfile|regs[27][8]~q ;
wire \regfile|regs[31][8]~q ;
wire \regfile|ReadData1[8]~408_combout ;
wire \regfile|regs[28][8]~q ;
wire \regfile|regs[20][8]~q ;
wire \regfile|regs[16][8]~feeder_combout ;
wire \regfile|regs[16][8]~q ;
wire \regfile|regs[24][8]~feeder_combout ;
wire \regfile|regs[24][8]~q ;
wire \regfile|ReadData1[8]~404_combout ;
wire \regfile|ReadData1[8]~405_combout ;
wire \regfile|regs[30][8]~q ;
wire \regfile|regs[22][8]~q ;
wire \regfile|regs[18][8]~q ;
wire \regfile|regs[26][8]~q ;
wire \regfile|ReadData1[8]~402_combout ;
wire \regfile|ReadData1[8]~403_combout ;
wire \regfile|ReadData1[8]~406_combout ;
wire \regfile|ReadData1[8]~409_combout ;
wire \regfile|ReadData1[8]~695_combout ;
wire \regfile|regs[14][8]~q ;
wire \regfile|regs[13][8]~q ;
wire \regfile|regs[12][8]~q ;
wire \mux_in_2_ALU|saida[8]~521_combout ;
wire \mux_in_2_ALU|saida[8]~522_combout ;
wire \regfile|regs[11][8]~q ;
wire \regfile|regs[9][8]~q ;
wire \regfile|regs[10][8]~q ;
wire \regfile|regs[8][8]~q ;
wire \mux_in_2_ALU|saida[8]~514_combout ;
wire \mux_in_2_ALU|saida[8]~515_combout ;
wire \regfile|regs[6][8]~q ;
wire \regfile|regs[7][8]~q ;
wire \regfile|regs[5][8]~q ;
wire \regfile|regs[4][8]~q ;
wire \mux_in_2_ALU|saida[8]~516_combout ;
wire \mux_in_2_ALU|saida[8]~517_combout ;
wire \regfile|regs[2][8]~q ;
wire \regfile|regs[3][8]~q ;
wire \regfile|regs[1][8]~q ;
wire \mux_in_2_ALU|saida[8]~518_combout ;
wire \mux_in_2_ALU|saida[8]~519_combout ;
wire \mux_in_2_ALU|saida[8]~520_combout ;
wire \mux_in_2_ALU|saida[8]~523_combout ;
wire \mux_in_2_ALU|saida[8]~524_combout ;
wire \mux_in_2_ALU|saida[8]~532_combout ;
wire \mux_in_2_ALU|saida[8]~533_combout ;
wire \mux_in_2_ALU|saida[8]~525_combout ;
wire \mux_in_2_ALU|saida[8]~526_combout ;
wire \mux_in_2_ALU|saida[8]~529_combout ;
wire \mux_in_2_ALU|saida[8]~530_combout ;
wire \mux_in_2_ALU|saida[8]~527_combout ;
wire \mux_in_2_ALU|saida[8]~528_combout ;
wire \mux_in_2_ALU|saida[8]~531_combout ;
wire \mux_in_2_ALU|saida[8]~534_combout ;
wire \mux_in_2_ALU|saida[8]~535_combout ;
wire \regfile|ReadData1[9]~378_combout ;
wire \regfile|ReadData1[10]~386_combout ;
wire \regfile|ReadData1[10]~387_combout ;
wire \regfile|ReadData1[10]~379_combout ;
wire \regfile|ReadData1[10]~380_combout ;
wire \regfile|ReadData1[10]~381_combout ;
wire \regfile|ReadData1[10]~382_combout ;
wire \regfile|ReadData1[10]~383_combout ;
wire \regfile|ReadData1[10]~384_combout ;
wire \regfile|ReadData1[10]~385_combout ;
wire \regfile|ReadData1[10]~388_combout ;
wire \regfile|ReadData1[10]~399_combout ;
wire \ula|ShiftRight3~16_combout ;
wire \ula|Mux25~7_combout ;
wire \ula|Mux25~35_combout ;
wire \regfile|regs[23][7]~q ;
wire \regfile|regs[31][7]~q ;
wire \regfile|regs[19][7]~feeder_combout ;
wire \regfile|regs[19][7]~q ;
wire \regfile|regs[27][7]~feeder_combout ;
wire \regfile|regs[27][7]~q ;
wire \regfile|ReadData1[7]~260_combout ;
wire \regfile|ReadData1[7]~261_combout ;
wire \regfile|regs[29][7]~q ;
wire \regfile|regs[21][7]~q ;
wire \regfile|regs[25][7]~feeder_combout ;
wire \regfile|regs[25][7]~q ;
wire \regfile|regs[17][7]~q ;
wire \regfile|ReadData1[7]~253_combout ;
wire \regfile|ReadData1[7]~254_combout ;
wire \regfile|regs[30][7]~q ;
wire \regfile|regs[26][7]~q ;
wire \regfile|regs[18][7]~q ;
wire \regfile|regs[22][7]~q ;
wire \regfile|ReadData1[7]~255_combout ;
wire \regfile|ReadData1[7]~256_combout ;
wire \regfile|regs[28][7]~q ;
wire \regfile|regs[24][7]~q ;
wire \regfile|regs[16][7]~q ;
wire \regfile|regs[20][7]~q ;
wire \regfile|ReadData1[7]~257_combout ;
wire \regfile|ReadData1[7]~258_combout ;
wire \regfile|ReadData1[7]~259_combout ;
wire \regfile|ReadData1[7]~262_combout ;
wire \regfile|regs[7][7]~q ;
wire \regfile|regs[6][7]~q ;
wire \regfile|regs[4][7]~q ;
wire \regfile|regs[5][7]~q ;
wire \regfile|ReadData1[7]~263_combout ;
wire \regfile|ReadData1[7]~264_combout ;
wire \regfile|regs[15][7]~q ;
wire \regfile|regs[12][7]~q ;
wire \regfile|regs[13][7]~q ;
wire \regfile|ReadData1[7]~270_combout ;
wire \regfile|ReadData1[7]~271_combout ;
wire \regfile|regs[2][7]~q ;
wire \regfile|regs[1][7]~q ;
wire \regfile|regs[3][7]~q ;
wire \regfile|ReadData1[7]~267_combout ;
wire \regfile|ReadData1[7]~268_combout ;
wire \regfile|regs[11][7]~q ;
wire \regfile|regs[9][7]~q ;
wire \regfile|regs[8][7]~q ;
wire \regfile|regs[10][7]~q ;
wire \regfile|ReadData1[7]~265_combout ;
wire \regfile|ReadData1[7]~266_combout ;
wire \regfile|ReadData1[7]~269_combout ;
wire \regfile|ReadData1[7]~272_combout ;
wire \regfile|ReadData1[7]~696_combout ;
wire \regfile|regs[11][6]~q ;
wire \regfile|regs[8][6]~q ;
wire \regfile|regs[10][6]~q ;
wire \regfile|ReadData1[6]~305_combout ;
wire \regfile|regs[9][6]~q ;
wire \regfile|ReadData1[6]~306_combout ;
wire \regfile|regs[15][6]~q ;
wire \regfile|regs[14][6]~q ;
wire \regfile|regs[12][6]~q ;
wire \regfile|regs[13][6]~q ;
wire \regfile|ReadData1[6]~312_combout ;
wire \regfile|ReadData1[6]~313_combout ;
wire \regfile|regs[2][6]~q ;
wire \regfile|regs[1][6]~q ;
wire \regfile|regs[3][6]~q ;
wire \regfile|ReadData1[6]~309_combout ;
wire \regfile|ReadData1[6]~310_combout ;
wire \regfile|regs[7][6]~q ;
wire \regfile|regs[6][6]~feeder_combout ;
wire \regfile|regs[6][6]~q ;
wire \regfile|regs[4][6]~q ;
wire \regfile|regs[5][6]~feeder_combout ;
wire \regfile|regs[5][6]~q ;
wire \regfile|ReadData1[6]~307_combout ;
wire \regfile|ReadData1[6]~308_combout ;
wire \regfile|ReadData1[6]~311_combout ;
wire \regfile|ReadData1[6]~314_combout ;
wire \regfile|ReadData1[6]~697_combout ;
wire \mux_in_2_ALU|saida[6]~584_combout ;
wire \mux_in_2_ALU|saida[6]~585_combout ;
wire \mux_in_2_ALU|saida[6]~582_combout ;
wire \mux_in_2_ALU|saida[6]~583_combout ;
wire \mux_in_2_ALU|saida[6]~586_combout ;
wire \mux_in_2_ALU|saida[6]~580_combout ;
wire \mux_in_2_ALU|saida[6]~581_combout ;
wire \mux_in_2_ALU|saida[6]~587_combout ;
wire \mux_in_2_ALU|saida[6]~588_combout ;
wire \mux_in_2_ALU|saida[6]~589_combout ;
wire \mux_in_2_ALU|saida[6]~590_combout ;
wire \regfile|regs[25][6]~q ;
wire \regfile|regs[29][6]~q ;
wire \regfile|regs[17][6]~q ;
wire \regfile|regs[21][6]~feeder_combout ;
wire \regfile|regs[21][6]~q ;
wire \mux_in_2_ALU|saida[6]~591_combout ;
wire \mux_in_2_ALU|saida[6]~592_combout ;
wire \regfile|regs[27][6]~feeder_combout ;
wire \regfile|regs[27][6]~q ;
wire \regfile|regs[23][6]~feeder_combout ;
wire \regfile|regs[23][6]~q ;
wire \regfile|regs[19][6]~feeder_combout ;
wire \regfile|regs[19][6]~q ;
wire \mux_in_2_ALU|saida[6]~598_combout ;
wire \mux_in_2_ALU|saida[6]~599_combout ;
wire \regfile|regs[20][6]~q ;
wire \regfile|regs[28][6]~q ;
wire \regfile|regs[16][6]~q ;
wire \regfile|regs[24][6]~q ;
wire \mux_in_2_ALU|saida[6]~595_combout ;
wire \mux_in_2_ALU|saida[6]~596_combout ;
wire \regfile|regs[30][6]~q ;
wire \regfile|regs[22][6]~q ;
wire \regfile|regs[26][6]~feeder_combout ;
wire \regfile|regs[26][6]~q ;
wire \regfile|regs[18][6]~q ;
wire \mux_in_2_ALU|saida[6]~593_combout ;
wire \mux_in_2_ALU|saida[6]~594_combout ;
wire \mux_in_2_ALU|saida[6]~597_combout ;
wire \mux_in_2_ALU|saida[6]~600_combout ;
wire \mux_in_2_ALU|saida[6]~601_combout ;
wire \regfile|ReadData1[7]~273_combout ;
wire \ula|ShiftRight3~13_combout ;
wire \regfile|regs[6][5]~q ;
wire \regfile|regs[7][5]~q ;
wire \regfile|regs[5][5]~feeder_combout ;
wire \regfile|regs[5][5]~q ;
wire \regfile|regs[4][5]~q ;
wire \mux_in_2_ALU|saida[5]~536_combout ;
wire \mux_in_2_ALU|saida[5]~537_combout ;
wire \regfile|regs[14][5]~feeder_combout ;
wire \regfile|regs[14][5]~q ;
wire \regfile|regs[13][5]~q ;
wire \regfile|regs[12][5]~q ;
wire \mux_in_2_ALU|saida[5]~543_combout ;
wire \regfile|regs[15][5]~q ;
wire \mux_in_2_ALU|saida[5]~544_combout ;
wire \regfile|regs[9][5]~q ;
wire \regfile|regs[11][5]~feeder_combout ;
wire \regfile|regs[11][5]~q ;
wire \regfile|regs[10][5]~q ;
wire \regfile|regs[8][5]~feeder_combout ;
wire \regfile|regs[8][5]~q ;
wire \mux_in_2_ALU|saida[5]~538_combout ;
wire \mux_in_2_ALU|saida[5]~539_combout ;
wire \regfile|regs[1][5]~q ;
wire \regfile|regs[3][5]~q ;
wire \mux_in_2_ALU|saida[5]~540_combout ;
wire \regfile|regs[2][5]~q ;
wire \mux_in_2_ALU|saida[5]~541_combout ;
wire \mux_in_2_ALU|saida[5]~542_combout ;
wire \mux_in_2_ALU|saida[5]~545_combout ;
wire \mux_in_2_ALU|saida[5]~546_combout ;
wire \regfile|regs[23][5]~feeder_combout ;
wire \regfile|regs[23][5]~q ;
wire \regfile|regs[19][5]~feeder_combout ;
wire \regfile|regs[19][5]~q ;
wire \regfile|regs[27][5]~feeder_combout ;
wire \regfile|regs[27][5]~q ;
wire \mux_in_2_ALU|saida[5]~554_combout ;
wire \mux_in_2_ALU|saida[5]~555_combout ;
wire \regfile|regs[21][5]~feeder_combout ;
wire \regfile|regs[21][5]~q ;
wire \regfile|regs[29][5]~q ;
wire \regfile|regs[25][5]~feeder_combout ;
wire \regfile|regs[25][5]~q ;
wire \regfile|regs[17][5]~q ;
wire \mux_in_2_ALU|saida[5]~547_combout ;
wire \mux_in_2_ALU|saida[5]~548_combout ;
wire \regfile|regs[26][5]~q ;
wire \regfile|regs[30][5]~feeder_combout ;
wire \regfile|regs[30][5]~q ;
wire \regfile|regs[22][5]~q ;
wire \regfile|regs[18][5]~q ;
wire \mux_in_2_ALU|saida[5]~549_combout ;
wire \mux_in_2_ALU|saida[5]~550_combout ;
wire \regfile|regs[24][5]~q ;
wire \regfile|regs[28][5]~feeder_combout ;
wire \regfile|regs[28][5]~q ;
wire \regfile|regs[20][5]~q ;
wire \regfile|regs[16][5]~feeder_combout ;
wire \regfile|regs[16][5]~q ;
wire \mux_in_2_ALU|saida[5]~551_combout ;
wire \mux_in_2_ALU|saida[5]~552_combout ;
wire \mux_in_2_ALU|saida[5]~553_combout ;
wire \mux_in_2_ALU|saida[5]~556_combout ;
wire \mux_in_2_ALU|saida[5]~557_combout ;
wire \mux_valor_write_data|saida[4]~97_combout ;
wire \regfile|regs[25][4]~q ;
wire \regfile|regs[29][4]~q ;
wire \regfile|regs[21][4]~feeder_combout ;
wire \regfile|regs[21][4]~q ;
wire \regfile|regs[17][4]~q ;
wire \regfile|ReadData1[4]~316_combout ;
wire \regfile|ReadData1[4]~317_combout ;
wire \regfile|regs[27][4]~q ;
wire \regfile|regs[31][4]~feeder_combout ;
wire \regfile|regs[31][4]~q ;
wire \regfile|regs[23][4]~q ;
wire \regfile|regs[19][4]~feeder_combout ;
wire \regfile|regs[19][4]~q ;
wire \regfile|ReadData1[4]~323_combout ;
wire \regfile|ReadData1[4]~324_combout ;
wire \regfile|regs[20][4]~q ;
wire \regfile|regs[28][4]~q ;
wire \regfile|regs[24][4]~q ;
wire \regfile|regs[16][4]~feeder_combout ;
wire \regfile|regs[16][4]~q ;
wire \regfile|ReadData1[4]~320_combout ;
wire \regfile|ReadData1[4]~321_combout ;
wire \regfile|regs[30][4]~feeder_combout ;
wire \regfile|regs[30][4]~q ;
wire \regfile|regs[22][4]~feeder_combout ;
wire \regfile|regs[22][4]~q ;
wire \regfile|regs[26][4]~q ;
wire \regfile|regs[18][4]~q ;
wire \regfile|ReadData1[4]~318_combout ;
wire \regfile|ReadData1[4]~319_combout ;
wire \regfile|ReadData1[4]~322_combout ;
wire \regfile|ReadData1[4]~325_combout ;
wire \regfile|regs[11][4]~feeder_combout ;
wire \regfile|regs[11][4]~q ;
wire \regfile|regs[9][4]~feeder_combout ;
wire \regfile|regs[9][4]~q ;
wire \regfile|regs[10][4]~q ;
wire \regfile|regs[8][4]~q ;
wire \regfile|ReadData1[4]~326_combout ;
wire \regfile|ReadData1[4]~327_combout ;
wire \regfile|regs[14][4]~feeder_combout ;
wire \regfile|regs[14][4]~q ;
wire \regfile|regs[15][4]~q ;
wire \regfile|regs[12][4]~feeder_combout ;
wire \regfile|regs[12][4]~q ;
wire \regfile|regs[13][4]~q ;
wire \regfile|ReadData1[4]~333_combout ;
wire \regfile|ReadData1[4]~334_combout ;
wire \regfile|regs[2][4]~feeder_combout ;
wire \regfile|regs[2][4]~q ;
wire \regfile|regs[1][4]~feeder_combout ;
wire \regfile|regs[1][4]~q ;
wire \regfile|regs[3][4]~feeder_combout ;
wire \regfile|regs[3][4]~q ;
wire \regfile|ReadData1[4]~330_combout ;
wire \regfile|ReadData1[4]~331_combout ;
wire \regfile|regs[6][4]~q ;
wire \regfile|regs[7][4]~q ;
wire \regfile|regs[5][4]~q ;
wire \regfile|regs[4][4]~q ;
wire \regfile|ReadData1[4]~328_combout ;
wire \regfile|ReadData1[4]~329_combout ;
wire \regfile|ReadData1[4]~332_combout ;
wire \regfile|ReadData1[4]~335_combout ;
wire \regfile|ReadData1[4]~699_combout ;
wire \mux_in_2_ALU|saida[4]~709_combout ;
wire \mux_in_2_ALU|saida[4]~710_combout ;
wire \mux_in_2_ALU|saida[4]~702_combout ;
wire \mux_in_2_ALU|saida[4]~703_combout ;
wire \mux_in_2_ALU|saida[4]~706_combout ;
wire \mux_in_2_ALU|saida[4]~707_combout ;
wire \mux_in_2_ALU|saida[4]~704_combout ;
wire \mux_in_2_ALU|saida[4]~705_combout ;
wire \mux_in_2_ALU|saida[4]~708_combout ;
wire \mux_in_2_ALU|saida[4]~711_combout ;
wire \mux_in_2_ALU|saida[4]~698_combout ;
wire \mux_in_2_ALU|saida[4]~699_combout ;
wire \mux_in_2_ALU|saida[4]~691_combout ;
wire \mux_in_2_ALU|saida[4]~692_combout ;
wire \mux_in_2_ALU|saida[4]~693_combout ;
wire \mux_in_2_ALU|saida[4]~694_combout ;
wire \mux_in_2_ALU|saida[4]~695_combout ;
wire \mux_in_2_ALU|saida[4]~696_combout ;
wire \mux_in_2_ALU|saida[4]~697_combout ;
wire \mux_in_2_ALU|saida[4]~700_combout ;
wire \mux_in_2_ALU|saida[4]~701_combout ;
wire \mux_in_2_ALU|saida[4]~712_combout ;
wire \regfile|regs[21][3]~q ;
wire \regfile|regs[29][3]~q ;
wire \regfile|regs[25][3]~q ;
wire \regfile|regs[17][3]~q ;
wire \regfile|ReadData1[3]~106_combout ;
wire \regfile|ReadData1[3]~107_combout ;
wire \regfile|regs[30][3]~q ;
wire \regfile|regs[26][3]~q ;
wire \regfile|regs[22][3]~q ;
wire \regfile|regs[18][3]~q ;
wire \regfile|ReadData1[3]~108_combout ;
wire \regfile|ReadData1[3]~109_combout ;
wire \regfile|regs[24][3]~q ;
wire \regfile|regs[28][3]~q ;
wire \regfile|regs[16][3]~feeder_combout ;
wire \regfile|regs[16][3]~q ;
wire \regfile|regs[20][3]~feeder_combout ;
wire \regfile|regs[20][3]~q ;
wire \regfile|ReadData1[3]~110_combout ;
wire \regfile|ReadData1[3]~111_combout ;
wire \regfile|ReadData1[3]~112_combout ;
wire \regfile|regs[23][3]~q ;
wire \regfile|regs[31][3]~q ;
wire \regfile|regs[19][3]~q ;
wire \regfile|regs[27][3]~q ;
wire \regfile|ReadData1[3]~113_combout ;
wire \regfile|ReadData1[3]~114_combout ;
wire \regfile|ReadData1[3]~115_combout ;
wire \regfile|regs[14][3]~feeder_combout ;
wire \regfile|regs[14][3]~q ;
wire \regfile|regs[15][3]~q ;
wire \regfile|regs[12][3]~feeder_combout ;
wire \regfile|regs[12][3]~q ;
wire \regfile|regs[13][3]~q ;
wire \regfile|ReadData1[3]~123_combout ;
wire \regfile|ReadData1[3]~124_combout ;
wire \regfile|regs[6][3]~q ;
wire \regfile|regs[4][3]~q ;
wire \regfile|regs[5][3]~q ;
wire \regfile|ReadData1[3]~116_combout ;
wire \regfile|ReadData1[3]~117_combout ;
wire \regfile|regs[3][3]~q ;
wire \regfile|regs[1][3]~q ;
wire \regfile|ReadData1[3]~120_combout ;
wire \regfile|regs[2][3]~feeder_combout ;
wire \regfile|regs[2][3]~q ;
wire \regfile|ReadData1[3]~121_combout ;
wire \regfile|regs[11][3]~q ;
wire \regfile|regs[9][3]~q ;
wire \regfile|regs[10][3]~q ;
wire \regfile|regs[8][3]~q ;
wire \regfile|ReadData1[3]~118_combout ;
wire \regfile|ReadData1[3]~119_combout ;
wire \regfile|ReadData1[3]~122_combout ;
wire \regfile|ReadData1[3]~125_combout ;
wire \regfile|ReadData1[3]~700_combout ;
wire \regfile|regs[14][2]~q ;
wire \regfile|regs[15][2]~q ;
wire \regfile|regs[13][2]~q ;
wire \regfile|regs[12][2]~q ;
wire \mux_in_2_ALU|saida[2]~630_combout ;
wire \mux_in_2_ALU|saida[2]~631_combout ;
wire \regfile|regs[9][2]~q ;
wire \regfile|regs[11][2]~q ;
wire \regfile|regs[10][2]~q ;
wire \regfile|regs[8][2]~q ;
wire \mux_in_2_ALU|saida[2]~623_combout ;
wire \mux_in_2_ALU|saida[2]~624_combout ;
wire \regfile|regs[3][2]~q ;
wire \regfile|regs[1][2]~q ;
wire \mux_in_2_ALU|saida[2]~627_combout ;
wire \regfile|regs[2][2]~feeder_combout ;
wire \regfile|regs[2][2]~q ;
wire \mux_in_2_ALU|saida[2]~628_combout ;
wire \regfile|regs[6][2]~feeder_combout ;
wire \regfile|regs[6][2]~q ;
wire \regfile|regs[7][2]~q ;
wire \regfile|regs[4][2]~q ;
wire \regfile|regs[5][2]~q ;
wire \mux_in_2_ALU|saida[2]~625_combout ;
wire \mux_in_2_ALU|saida[2]~626_combout ;
wire \mux_in_2_ALU|saida[2]~629_combout ;
wire \mux_in_2_ALU|saida[2]~632_combout ;
wire \mux_in_2_ALU|saida[2]~633_combout ;
wire \regfile|regs[29][2]~q ;
wire \regfile|regs[17][2]~q ;
wire \regfile|regs[21][2]~feeder_combout ;
wire \regfile|regs[21][2]~q ;
wire \mux_in_2_ALU|saida[2]~634_combout ;
wire \mux_in_2_ALU|saida[2]~635_combout ;
wire \regfile|regs[27][2]~q ;
wire \regfile|regs[31][2]~q ;
wire \regfile|regs[23][2]~q ;
wire \regfile|regs[19][2]~q ;
wire \mux_in_2_ALU|saida[2]~641_combout ;
wire \mux_in_2_ALU|saida[2]~642_combout ;
wire \regfile|regs[20][2]~feeder_combout ;
wire \regfile|regs[20][2]~q ;
wire \regfile|regs[28][2]~q ;
wire \regfile|regs[16][2]~q ;
wire \regfile|regs[24][2]~feeder_combout ;
wire \regfile|regs[24][2]~q ;
wire \mux_in_2_ALU|saida[2]~638_combout ;
wire \mux_in_2_ALU|saida[2]~639_combout ;
wire \regfile|regs[18][2]~q ;
wire \regfile|regs[22][2]~feeder_combout ;
wire \regfile|regs[22][2]~q ;
wire \regfile|regs[26][2]~feeder_combout ;
wire \regfile|regs[26][2]~q ;
wire \regfile|regs[30][2]~feeder_combout ;
wire \regfile|regs[30][2]~q ;
wire \mux_in_2_ALU|saida[2]~636_combout ;
wire \mux_in_2_ALU|saida[2]~637_combout ;
wire \mux_in_2_ALU|saida[2]~640_combout ;
wire \mux_in_2_ALU|saida[2]~643_combout ;
wire \mux_in_2_ALU|saida[2]~644_combout ;
wire \regfile|regs[23][1]~feeder_combout ;
wire \regfile|regs[23][1]~q ;
wire \regfile|regs[19][1]~q ;
wire \regfile|regs[27][1]~q ;
wire \mux_in_2_ALU|saida[1]~663_combout ;
wire \regfile|regs[31][1]~q ;
wire \mux_in_2_ALU|saida[1]~664_combout ;
wire \regfile|regs[29][1]~q ;
wire \regfile|regs[21][1]~q ;
wire \regfile|regs[25][1]~feeder_combout ;
wire \regfile|regs[25][1]~q ;
wire \regfile|regs[17][1]~q ;
wire \mux_in_2_ALU|saida[1]~656_combout ;
wire \mux_in_2_ALU|saida[1]~657_combout ;
wire \regfile|regs[26][1]~q ;
wire \regfile|regs[30][1]~q ;
wire \regfile|regs[22][1]~q ;
wire \regfile|regs[18][1]~q ;
wire \mux_in_2_ALU|saida[1]~658_combout ;
wire \mux_in_2_ALU|saida[1]~659_combout ;
wire \regfile|regs[24][1]~feeder_combout ;
wire \regfile|regs[24][1]~q ;
wire \regfile|regs[28][1]~q ;
wire \regfile|regs[16][1]~feeder_combout ;
wire \regfile|regs[16][1]~q ;
wire \regfile|regs[20][1]~q ;
wire \mux_in_2_ALU|saida[1]~660_combout ;
wire \mux_in_2_ALU|saida[1]~661_combout ;
wire \mux_in_2_ALU|saida[1]~662_combout ;
wire \mux_in_2_ALU|saida[1]~665_combout ;
wire \regfile|regs[14][1]~q ;
wire \regfile|regs[13][1]~q ;
wire \regfile|regs[12][1]~q ;
wire \mux_in_2_ALU|saida[1]~652_combout ;
wire \mux_in_2_ALU|saida[1]~653_combout ;
wire \regfile|regs[7][1]~feeder_combout ;
wire \regfile|regs[7][1]~q ;
wire \regfile|regs[6][1]~feeder_combout ;
wire \regfile|regs[6][1]~q ;
wire \regfile|regs[5][1]~feeder_combout ;
wire \regfile|regs[5][1]~q ;
wire \regfile|regs[4][1]~feeder_combout ;
wire \regfile|regs[4][1]~q ;
wire \mux_in_2_ALU|saida[1]~645_combout ;
wire \mux_in_2_ALU|saida[1]~646_combout ;
wire \regfile|regs[9][1]~q ;
wire \regfile|regs[11][1]~q ;
wire \regfile|regs[10][1]~q ;
wire \regfile|regs[8][1]~q ;
wire \mux_in_2_ALU|saida[1]~647_combout ;
wire \mux_in_2_ALU|saida[1]~648_combout ;
wire \regfile|regs[2][1]~q ;
wire \regfile|regs[1][1]~feeder_combout ;
wire \regfile|regs[1][1]~q ;
wire \regfile|regs[3][1]~feeder_combout ;
wire \regfile|regs[3][1]~q ;
wire \mux_in_2_ALU|saida[1]~649_combout ;
wire \mux_in_2_ALU|saida[1]~650_combout ;
wire \mux_in_2_ALU|saida[1]~651_combout ;
wire \mux_in_2_ALU|saida[1]~654_combout ;
wire \mux_in_2_ALU|saida[1]~655_combout ;
wire \mux_in_2_ALU|saida[1]~666_combout ;
wire \regfile|regs[14][0]~feeder_combout ;
wire \regfile|regs[14][0]~q ;
wire \regfile|regs[15][0]~q ;
wire \regfile|regs[13][0]~q ;
wire \regfile|regs[12][0]~q ;
wire \mux_in_2_ALU|saida[0]~609_combout ;
wire \mux_in_2_ALU|saida[0]~610_combout ;
wire \regfile|regs[6][0]~q ;
wire \regfile|regs[7][0]~q ;
wire \regfile|regs[5][0]~q ;
wire \regfile|regs[4][0]~q ;
wire \mux_in_2_ALU|saida[0]~604_combout ;
wire \mux_in_2_ALU|saida[0]~605_combout ;
wire \regfile|regs[2][0]~q ;
wire \regfile|regs[3][0]~feeder_combout ;
wire \regfile|regs[3][0]~q ;
wire \regfile|regs[1][0]~q ;
wire \mux_in_2_ALU|saida[0]~606_combout ;
wire \mux_in_2_ALU|saida[0]~607_combout ;
wire \mux_in_2_ALU|saida[0]~608_combout ;
wire \regfile|regs[9][0]~q ;
wire \regfile|regs[11][0]~q ;
wire \regfile|regs[8][0]~q ;
wire \regfile|regs[10][0]~q ;
wire \mux_in_2_ALU|saida[0]~602_combout ;
wire \mux_in_2_ALU|saida[0]~603_combout ;
wire \mux_in_2_ALU|saida[0]~611_combout ;
wire \regfile|regs[27][0]~feeder_combout ;
wire \regfile|regs[27][0]~q ;
wire \regfile|regs[23][0]~feeder_combout ;
wire \regfile|regs[23][0]~q ;
wire \mux_in_2_ALU|saida[0]~620_combout ;
wire \regfile|regs[31][0]~q ;
wire \mux_in_2_ALU|saida[0]~621_combout ;
wire \regfile|regs[25][0]~feeder_combout ;
wire \regfile|regs[25][0]~q ;
wire \regfile|regs[29][0]~q ;
wire \regfile|regs[21][0]~feeder_combout ;
wire \regfile|regs[21][0]~q ;
wire \regfile|regs[17][0]~q ;
wire \mux_in_2_ALU|saida[0]~613_combout ;
wire \mux_in_2_ALU|saida[0]~614_combout ;
wire \regfile|regs[22][0]~q ;
wire \regfile|regs[18][0]~q ;
wire \regfile|regs[30][0]~q ;
wire \regfile|regs[26][0]~q ;
wire \mux_in_2_ALU|saida[0]~615_combout ;
wire \mux_in_2_ALU|saida[0]~616_combout ;
wire \regfile|regs[16][0]~feeder_combout ;
wire \regfile|regs[16][0]~q ;
wire \regfile|regs[20][0]~q ;
wire \regfile|regs[28][0]~q ;
wire \regfile|regs[24][0]~feeder_combout ;
wire \regfile|regs[24][0]~q ;
wire \mux_in_2_ALU|saida[0]~617_combout ;
wire \mux_in_2_ALU|saida[0]~618_combout ;
wire \mux_in_2_ALU|saida[0]~619_combout ;
wire \mux_in_2_ALU|saida[0]~622_combout ;
wire \mux_in_2_ALU|saida[0]~667_combout ;
wire \mux_in_2_ALU|saida[0]~668_combout ;
wire \ula|Add1~0_combout ;
wire \ula|Mux31~9_combout ;
wire \mux_in_2_ALU|saida[31]~18_combout ;
wire \regfile|regs[31][31]~q ;
wire \regfile|regs[19][31]~q ;
wire \regfile|regs[27][31]~q ;
wire \regfile|ReadData1[31]~7_combout ;
wire \regfile|ReadData1[31]~8_combout ;
wire \regfile|regs[29][31]~q ;
wire \regfile|regs[21][31]~q ;
wire \regfile|regs[17][31]~q ;
wire \regfile|regs[25][31]~q ;
wire \regfile|ReadData1[31]~0_combout ;
wire \regfile|ReadData1[31]~1_combout ;
wire \regfile|regs[28][31]~q ;
wire \regfile|regs[24][31]~q ;
wire \regfile|regs[20][31]~q ;
wire \regfile|regs[16][31]~q ;
wire \regfile|ReadData1[31]~4_combout ;
wire \regfile|ReadData1[31]~5_combout ;
wire \regfile|regs[30][31]~q ;
wire \regfile|regs[26][31]~feeder_combout ;
wire \regfile|regs[26][31]~q ;
wire \regfile|regs[18][31]~q ;
wire \regfile|regs[22][31]~q ;
wire \regfile|ReadData1[31]~2_combout ;
wire \regfile|ReadData1[31]~3_combout ;
wire \regfile|ReadData1[31]~6_combout ;
wire \regfile|ReadData1[31]~9_combout ;
wire \regfile|regs[4][31]~q ;
wire \regfile|regs[5][31]~q ;
wire \regfile|ReadData1[31]~10_combout ;
wire \regfile|regs[6][31]~q ;
wire \regfile|regs[7][31]~q ;
wire \regfile|ReadData1[31]~11_combout ;
wire \regfile|regs[2][31]~q ;
wire \regfile|regs[1][31]~q ;
wire \regfile|regs[3][31]~feeder_combout ;
wire \regfile|regs[3][31]~q ;
wire \regfile|ReadData1[31]~14_combout ;
wire \regfile|ReadData1[31]~15_combout ;
wire \regfile|regs[11][31]~q ;
wire \regfile|regs[9][31]~feeder_combout ;
wire \regfile|regs[9][31]~q ;
wire \regfile|regs[8][31]~q ;
wire \regfile|regs[10][31]~q ;
wire \regfile|ReadData1[31]~12_combout ;
wire \regfile|ReadData1[31]~13_combout ;
wire \regfile|ReadData1[31]~16_combout ;
wire \regfile|regs[15][31]~q ;
wire \regfile|regs[14][31]~q ;
wire \regfile|regs[12][31]~q ;
wire \regfile|regs[13][31]~feeder_combout ;
wire \regfile|regs[13][31]~q ;
wire \regfile|ReadData1[31]~17_combout ;
wire \regfile|ReadData1[31]~18_combout ;
wire \regfile|ReadData1[31]~19_combout ;
wire \regfile|ReadData1[31]~20_combout ;
wire \ula|Mux0~0_combout ;
wire \ula|Mux31~2_combout ;
wire \ula|ShiftLeft0~6_combout ;
wire \regfile|regs[27][14]~feeder_combout ;
wire \regfile|regs[27][14]~q ;
wire \regfile|regs[31][14]~q ;
wire \regfile|regs[19][14]~q ;
wire \regfile|regs[23][14]~q ;
wire \regfile|ReadData1[14]~218_combout ;
wire \regfile|ReadData1[14]~219_combout ;
wire \regfile|regs[29][14]~q ;
wire \regfile|regs[25][14]~q ;
wire \regfile|regs[17][14]~q ;
wire \regfile|ReadData1[14]~211_combout ;
wire \regfile|ReadData1[14]~212_combout ;
wire \regfile|regs[20][14]~feeder_combout ;
wire \regfile|regs[20][14]~q ;
wire \regfile|regs[28][14]~q ;
wire \regfile|regs[16][14]~q ;
wire \regfile|regs[24][14]~q ;
wire \regfile|ReadData1[14]~215_combout ;
wire \regfile|ReadData1[14]~216_combout ;
wire \regfile|regs[30][14]~q ;
wire \regfile|regs[22][14]~q ;
wire \regfile|regs[18][14]~q ;
wire \regfile|regs[26][14]~q ;
wire \regfile|ReadData1[14]~213_combout ;
wire \regfile|ReadData1[14]~214_combout ;
wire \regfile|ReadData1[14]~217_combout ;
wire \regfile|ReadData1[14]~220_combout ;
wire \regfile|regs[11][14]~q ;
wire \regfile|regs[9][14]~q ;
wire \regfile|regs[8][14]~q ;
wire \regfile|regs[10][14]~q ;
wire \regfile|ReadData1[14]~221_combout ;
wire \regfile|ReadData1[14]~222_combout ;
wire \regfile|regs[7][14]~q ;
wire \regfile|regs[6][14]~q ;
wire \regfile|regs[4][14]~q ;
wire \regfile|regs[5][14]~q ;
wire \regfile|ReadData1[14]~223_combout ;
wire \regfile|ReadData1[14]~224_combout ;
wire \regfile|regs[2][14]~q ;
wire \regfile|regs[1][14]~q ;
wire \regfile|regs[3][14]~feeder_combout ;
wire \regfile|regs[3][14]~q ;
wire \regfile|ReadData1[14]~225_combout ;
wire \regfile|ReadData1[14]~226_combout ;
wire \regfile|ReadData1[14]~227_combout ;
wire \regfile|regs[14][14]~feeder_combout ;
wire \regfile|regs[14][14]~q ;
wire \regfile|regs[15][14]~q ;
wire \regfile|regs[12][14]~q ;
wire \regfile|regs[13][14]~q ;
wire \regfile|ReadData1[14]~228_combout ;
wire \regfile|ReadData1[14]~229_combout ;
wire \regfile|ReadData1[14]~230_combout ;
wire \regfile|ReadData1[14]~689_combout ;
wire \regfile|regs[27][16]~feeder_combout ;
wire \regfile|regs[27][16]~q ;
wire \regfile|regs[31][16]~q ;
wire \regfile|regs[23][16]~feeder_combout ;
wire \regfile|regs[23][16]~q ;
wire \regfile|regs[19][16]~q ;
wire \regfile|ReadData1[16]~659_combout ;
wire \regfile|ReadData1[16]~660_combout ;
wire \regfile|regs[30][16]~q ;
wire \regfile|regs[22][16]~feeder_combout ;
wire \regfile|regs[22][16]~q ;
wire \regfile|regs[26][16]~feeder_combout ;
wire \regfile|regs[26][16]~q ;
wire \regfile|regs[18][16]~q ;
wire \regfile|ReadData1[16]~654_combout ;
wire \regfile|ReadData1[16]~655_combout ;
wire \regfile|regs[28][16]~q ;
wire \regfile|regs[20][16]~q ;
wire \regfile|regs[16][16]~q ;
wire \regfile|regs[24][16]~q ;
wire \regfile|ReadData1[16]~656_combout ;
wire \regfile|ReadData1[16]~657_combout ;
wire \regfile|ReadData1[16]~658_combout ;
wire \regfile|regs[29][16]~q ;
wire \regfile|regs[25][16]~feeder_combout ;
wire \regfile|regs[25][16]~q ;
wire \regfile|regs[21][16]~feeder_combout ;
wire \regfile|regs[21][16]~q ;
wire \regfile|regs[17][16]~q ;
wire \regfile|ReadData1[16]~652_combout ;
wire \regfile|ReadData1[16]~653_combout ;
wire \regfile|ReadData1[16]~661_combout ;
wire \regfile|ReadData1[16]~687_combout ;
wire \regfile|regs[14][16]~q ;
wire \regfile|regs[13][16]~q ;
wire \regfile|regs[12][16]~q ;
wire \mux_in_2_ALU|saida[16]~356_combout ;
wire \mux_in_2_ALU|saida[16]~357_combout ;
wire \regfile|regs[2][16]~q ;
wire \regfile|regs[3][16]~feeder_combout ;
wire \regfile|regs[3][16]~q ;
wire \regfile|regs[1][16]~q ;
wire \mux_in_2_ALU|saida[16]~353_combout ;
wire \mux_in_2_ALU|saida[16]~354_combout ;
wire \regfile|regs[6][16]~q ;
wire \regfile|regs[7][16]~q ;
wire \regfile|regs[5][16]~q ;
wire \regfile|regs[4][16]~q ;
wire \mux_in_2_ALU|saida[16]~351_combout ;
wire \mux_in_2_ALU|saida[16]~352_combout ;
wire \mux_in_2_ALU|saida[16]~355_combout ;
wire \regfile|regs[9][16]~q ;
wire \regfile|regs[11][16]~q ;
wire \regfile|regs[8][16]~feeder_combout ;
wire \regfile|regs[8][16]~q ;
wire \regfile|regs[10][16]~feeder_combout ;
wire \regfile|regs[10][16]~q ;
wire \mux_in_2_ALU|saida[16]~349_combout ;
wire \mux_in_2_ALU|saida[16]~350_combout ;
wire \mux_in_2_ALU|saida[16]~358_combout ;
wire \mux_in_2_ALU|saida[16]~338_combout ;
wire \mux_in_2_ALU|saida[16]~339_combout ;
wire \mux_in_2_ALU|saida[16]~340_combout ;
wire \mux_in_2_ALU|saida[16]~341_combout ;
wire \mux_in_2_ALU|saida[16]~342_combout ;
wire \mux_in_2_ALU|saida[16]~343_combout ;
wire \mux_in_2_ALU|saida[16]~344_combout ;
wire \mux_in_2_ALU|saida[16]~345_combout ;
wire \mux_in_2_ALU|saida[16]~346_combout ;
wire \mux_in_2_ALU|saida[16]~347_combout ;
wire \mux_in_2_ALU|saida[16]~348_combout ;
wire \mux_in_2_ALU|saida[16]~359_combout ;
wire \regfile|regs[11][15]~feeder_combout ;
wire \regfile|regs[11][15]~q ;
wire \regfile|regs[9][15]~q ;
wire \regfile|regs[8][15]~feeder_combout ;
wire \regfile|regs[8][15]~q ;
wire \regfile|regs[10][15]~q ;
wire \regfile|ReadData1[15]~181_combout ;
wire \regfile|ReadData1[15]~182_combout ;
wire \regfile|regs[2][15]~q ;
wire \regfile|regs[1][15]~q ;
wire \regfile|regs[3][15]~feeder_combout ;
wire \regfile|regs[3][15]~q ;
wire \regfile|ReadData1[15]~183_combout ;
wire \regfile|ReadData1[15]~184_combout ;
wire \regfile|ReadData1[15]~185_combout ;
wire \regfile|regs[7][15]~q ;
wire \regfile|regs[4][15]~q ;
wire \regfile|regs[5][15]~q ;
wire \regfile|ReadData1[15]~179_combout ;
wire \regfile|ReadData1[15]~180_combout ;
wire \regfile|regs[12][15]~q ;
wire \regfile|regs[13][15]~q ;
wire \regfile|ReadData1[15]~186_combout ;
wire \regfile|regs[15][15]~q ;
wire \regfile|regs[14][15]~q ;
wire \regfile|ReadData1[15]~187_combout ;
wire \regfile|ReadData1[15]~188_combout ;
wire \regfile|regs[30][15]~q ;
wire \regfile|regs[26][15]~q ;
wire \regfile|regs[18][15]~feeder_combout ;
wire \regfile|regs[18][15]~q ;
wire \regfile|regs[22][15]~feeder_combout ;
wire \regfile|regs[22][15]~q ;
wire \regfile|ReadData1[15]~171_combout ;
wire \regfile|ReadData1[15]~172_combout ;
wire \regfile|regs[28][15]~feeder_combout ;
wire \regfile|regs[28][15]~q ;
wire \regfile|regs[24][15]~q ;
wire \regfile|regs[16][15]~feeder_combout ;
wire \regfile|regs[16][15]~q ;
wire \regfile|regs[20][15]~feeder_combout ;
wire \regfile|regs[20][15]~q ;
wire \regfile|ReadData1[15]~173_combout ;
wire \regfile|ReadData1[15]~174_combout ;
wire \regfile|ReadData1[15]~175_combout ;
wire \regfile|regs[23][15]~q ;
wire \regfile|regs[31][15]~feeder_combout ;
wire \regfile|regs[31][15]~q ;
wire \regfile|regs[27][15]~feeder_combout ;
wire \regfile|regs[27][15]~q ;
wire \regfile|regs[19][15]~feeder_combout ;
wire \regfile|regs[19][15]~q ;
wire \regfile|ReadData1[15]~176_combout ;
wire \regfile|ReadData1[15]~177_combout ;
wire \regfile|regs[29][15]~q ;
wire \regfile|regs[21][15]~q ;
wire \regfile|regs[25][15]~q ;
wire \regfile|regs[17][15]~q ;
wire \regfile|ReadData1[15]~169_combout ;
wire \regfile|ReadData1[15]~170_combout ;
wire \regfile|ReadData1[15]~178_combout ;
wire \regfile|ReadData1[15]~688_combout ;
wire \ula|Add1~29 ;
wire \ula|Add1~30_combout ;
wire \ula|Mux16~7_combout ;
wire \ula|ShiftLeft1~7_combout ;
wire \regfile|regs[4][13]~q ;
wire \regfile|regs[5][13]~q ;
wire \regfile|ReadData1[13]~200_combout ;
wire \regfile|regs[6][13]~q ;
wire \regfile|regs[7][13]~q ;
wire \regfile|ReadData1[13]~201_combout ;
wire \regfile|regs[14][13]~q ;
wire \regfile|regs[15][13]~q ;
wire \regfile|regs[12][13]~feeder_combout ;
wire \regfile|regs[12][13]~q ;
wire \regfile|regs[13][13]~feeder_combout ;
wire \regfile|regs[13][13]~q ;
wire \regfile|ReadData1[13]~207_combout ;
wire \regfile|ReadData1[13]~208_combout ;
wire \regfile|regs[11][13]~q ;
wire \regfile|regs[9][13]~q ;
wire \regfile|regs[8][13]~q ;
wire \regfile|regs[10][13]~q ;
wire \regfile|ReadData1[13]~202_combout ;
wire \regfile|ReadData1[13]~203_combout ;
wire \regfile|regs[2][13]~q ;
wire \regfile|regs[1][13]~feeder_combout ;
wire \regfile|regs[1][13]~q ;
wire \regfile|regs[3][13]~q ;
wire \regfile|ReadData1[13]~204_combout ;
wire \regfile|ReadData1[13]~205_combout ;
wire \regfile|ReadData1[13]~206_combout ;
wire \regfile|ReadData1[13]~209_combout ;
wire \regfile|ReadData1[13]~210_combout ;
wire \ula|ShiftLeft1~28_combout ;
wire \regfile|ReadData1[15]~189_combout ;
wire \regfile|ReadData1[14]~231_combout ;
wire \ula|ShiftLeft1~29_combout ;
wire \ula|ShiftLeft1~30_combout ;
wire \ula|Mux16~4_combout ;
wire \ula|Mux16~5_combout ;
wire \ula|result~30_combout ;
wire \ula|ShiftRight3~27_combout ;
wire \regfile|regs[15][20]~q ;
wire \regfile|regs[14][20]~q ;
wire \regfile|regs[13][20]~q ;
wire \regfile|regs[12][20]~q ;
wire \mux_in_2_ALU|saida[20]~268_combout ;
wire \mux_in_2_ALU|saida[20]~269_combout ;
wire \regfile|regs[2][20]~q ;
wire \regfile|regs[3][20]~feeder_combout ;
wire \regfile|regs[3][20]~q ;
wire \regfile|regs[1][20]~q ;
wire \mux_in_2_ALU|saida[20]~265_combout ;
wire \mux_in_2_ALU|saida[20]~266_combout ;
wire \regfile|regs[6][20]~q ;
wire \regfile|regs[7][20]~q ;
wire \regfile|regs[5][20]~q ;
wire \regfile|regs[4][20]~q ;
wire \mux_in_2_ALU|saida[20]~263_combout ;
wire \mux_in_2_ALU|saida[20]~264_combout ;
wire \mux_in_2_ALU|saida[20]~267_combout ;
wire \regfile|regs[9][20]~q ;
wire \regfile|regs[11][20]~q ;
wire \regfile|regs[8][20]~feeder_combout ;
wire \regfile|regs[8][20]~q ;
wire \regfile|regs[10][20]~feeder_combout ;
wire \regfile|regs[10][20]~q ;
wire \mux_in_2_ALU|saida[20]~261_combout ;
wire \mux_in_2_ALU|saida[20]~262_combout ;
wire \mux_in_2_ALU|saida[20]~270_combout ;
wire \regfile|regs[25][20]~q ;
wire \regfile|regs[29][20]~q ;
wire \regfile|regs[21][20]~feeder_combout ;
wire \regfile|regs[21][20]~q ;
wire \regfile|regs[17][20]~q ;
wire \mux_in_2_ALU|saida[20]~250_combout ;
wire \mux_in_2_ALU|saida[20]~251_combout ;
wire \regfile|regs[20][20]~q ;
wire \regfile|regs[28][20]~q ;
wire \regfile|regs[24][20]~q ;
wire \regfile|regs[16][20]~q ;
wire \mux_in_2_ALU|saida[20]~254_combout ;
wire \mux_in_2_ALU|saida[20]~255_combout ;
wire \regfile|regs[30][20]~q ;
wire \regfile|regs[22][20]~feeder_combout ;
wire \regfile|regs[22][20]~q ;
wire \regfile|regs[26][20]~feeder_combout ;
wire \regfile|regs[26][20]~q ;
wire \regfile|regs[18][20]~q ;
wire \mux_in_2_ALU|saida[20]~252_combout ;
wire \mux_in_2_ALU|saida[20]~253_combout ;
wire \mux_in_2_ALU|saida[20]~256_combout ;
wire \regfile|regs[27][20]~q ;
wire \regfile|regs[23][20]~q ;
wire \mux_in_2_ALU|saida[20]~257_combout ;
wire \regfile|regs[31][20]~q ;
wire \mux_in_2_ALU|saida[20]~258_combout ;
wire \mux_in_2_ALU|saida[20]~259_combout ;
wire \mux_in_2_ALU|saida[20]~260_combout ;
wire \mux_in_2_ALU|saida[20]~271_combout ;
wire \regfile|ReadData1[20]~585_combout ;
wire \regfile|ReadData1[20]~586_combout ;
wire \regfile|ReadData1[20]~580_combout ;
wire \regfile|ReadData1[20]~581_combout ;
wire \regfile|ReadData1[20]~582_combout ;
wire \regfile|ReadData1[20]~583_combout ;
wire \regfile|ReadData1[20]~584_combout ;
wire \regfile|ReadData1[20]~578_combout ;
wire \regfile|ReadData1[20]~579_combout ;
wire \regfile|ReadData1[20]~587_combout ;
wire \regfile|ReadData1[20]~683_combout ;
wire \regfile|regs[23][22]~feeder_combout ;
wire \regfile|regs[23][22]~q ;
wire \regfile|regs[19][22]~q ;
wire \regfile|ReadData1[22]~554_combout ;
wire \regfile|regs[27][22]~feeder_combout ;
wire \regfile|regs[27][22]~q ;
wire \regfile|regs[31][22]~q ;
wire \regfile|ReadData1[22]~555_combout ;
wire \regfile|regs[22][22]~feeder_combout ;
wire \regfile|regs[22][22]~q ;
wire \regfile|regs[30][22]~q ;
wire \regfile|regs[18][22]~q ;
wire \regfile|regs[26][22]~q ;
wire \regfile|ReadData1[22]~549_combout ;
wire \regfile|ReadData1[22]~550_combout ;
wire \regfile|regs[20][22]~q ;
wire \regfile|regs[16][22]~q ;
wire \regfile|regs[24][22]~q ;
wire \regfile|ReadData1[22]~551_combout ;
wire \regfile|regs[28][22]~q ;
wire \regfile|ReadData1[22]~552_combout ;
wire \regfile|ReadData1[22]~553_combout ;
wire \regfile|regs[25][22]~feeder_combout ;
wire \regfile|regs[25][22]~q ;
wire \regfile|regs[29][22]~q ;
wire \regfile|regs[17][22]~q ;
wire \regfile|regs[21][22]~feeder_combout ;
wire \regfile|regs[21][22]~q ;
wire \regfile|ReadData1[22]~547_combout ;
wire \regfile|ReadData1[22]~548_combout ;
wire \regfile|ReadData1[22]~556_combout ;
wire \regfile|ReadData1[22]~681_combout ;
wire \regfile|regs[10][22]~q ;
wire \regfile|regs[8][22]~q ;
wire \mux_in_2_ALU|saida[22]~217_combout ;
wire \regfile|regs[9][22]~q ;
wire \regfile|regs[11][22]~q ;
wire \mux_in_2_ALU|saida[22]~218_combout ;
wire \regfile|regs[2][22]~q ;
wire \regfile|regs[3][22]~q ;
wire \regfile|regs[1][22]~q ;
wire \mux_in_2_ALU|saida[22]~221_combout ;
wire \mux_in_2_ALU|saida[22]~222_combout ;
wire \regfile|regs[6][22]~q ;
wire \regfile|regs[7][22]~q ;
wire \regfile|regs[5][22]~q ;
wire \regfile|regs[4][22]~q ;
wire \mux_in_2_ALU|saida[22]~219_combout ;
wire \mux_in_2_ALU|saida[22]~220_combout ;
wire \mux_in_2_ALU|saida[22]~223_combout ;
wire \regfile|regs[15][22]~q ;
wire \regfile|regs[13][22]~q ;
wire \regfile|regs[12][22]~q ;
wire \mux_in_2_ALU|saida[22]~224_combout ;
wire \mux_in_2_ALU|saida[22]~225_combout ;
wire \mux_in_2_ALU|saida[22]~226_combout ;
wire \mux_in_2_ALU|saida[22]~206_combout ;
wire \mux_in_2_ALU|saida[22]~207_combout ;
wire \mux_in_2_ALU|saida[22]~210_combout ;
wire \mux_in_2_ALU|saida[22]~211_combout ;
wire \mux_in_2_ALU|saida[22]~208_combout ;
wire \mux_in_2_ALU|saida[22]~209_combout ;
wire \mux_in_2_ALU|saida[22]~212_combout ;
wire \mux_in_2_ALU|saida[22]~213_combout ;
wire \mux_in_2_ALU|saida[22]~214_combout ;
wire \mux_in_2_ALU|saida[22]~215_combout ;
wire \mux_in_2_ALU|saida[22]~216_combout ;
wire \mux_in_2_ALU|saida[22]~227_combout ;
wire \regfile|regs[15][29]~feeder_combout ;
wire \regfile|regs[15][29]~q ;
wire \regfile|regs[14][29]~q ;
wire \regfile|regs[13][29]~q ;
wire \regfile|regs[12][29]~q ;
wire \regfile|ReadData1[29]~60_combout ;
wire \regfile|ReadData1[29]~61_combout ;
wire \regfile|regs[7][29]~q ;
wire \regfile|regs[6][29]~q ;
wire \regfile|regs[4][29]~q ;
wire \regfile|regs[5][29]~q ;
wire \regfile|ReadData1[29]~53_combout ;
wire \regfile|ReadData1[29]~54_combout ;
wire \regfile|regs[9][29]~feeder_combout ;
wire \regfile|regs[9][29]~q ;
wire \regfile|regs[11][29]~q ;
wire \regfile|regs[8][29]~q ;
wire \regfile|regs[10][29]~q ;
wire \regfile|ReadData1[29]~55_combout ;
wire \regfile|ReadData1[29]~56_combout ;
wire \regfile|regs[2][29]~q ;
wire \regfile|regs[3][29]~feeder_combout ;
wire \regfile|regs[3][29]~q ;
wire \regfile|regs[1][29]~q ;
wire \regfile|ReadData1[29]~57_combout ;
wire \regfile|ReadData1[29]~58_combout ;
wire \regfile|ReadData1[29]~59_combout ;
wire \regfile|ReadData1[29]~62_combout ;
wire \regfile|ReadData1[29]~674_combout ;
wire \mux_in_2_ALU|saida[29]~63_combout ;
wire \mux_in_2_ALU|saida[29]~64_combout ;
wire \mux_in_2_ALU|saida[29]~70_combout ;
wire \mux_in_2_ALU|saida[29]~71_combout ;
wire \mux_in_2_ALU|saida[29]~65_combout ;
wire \mux_in_2_ALU|saida[29]~66_combout ;
wire \mux_in_2_ALU|saida[29]~67_combout ;
wire \mux_in_2_ALU|saida[29]~68_combout ;
wire \mux_in_2_ALU|saida[29]~69_combout ;
wire \mux_in_2_ALU|saida[29]~72_combout ;
wire \regfile|regs[21][29]~q ;
wire \regfile|regs[25][29]~feeder_combout ;
wire \regfile|regs[25][29]~q ;
wire \regfile|regs[17][29]~q ;
wire \mux_in_2_ALU|saida[29]~52_combout ;
wire \mux_in_2_ALU|saida[29]~53_combout ;
wire \regfile|regs[24][29]~feeder_combout ;
wire \regfile|regs[24][29]~q ;
wire \regfile|regs[28][29]~q ;
wire \regfile|regs[20][29]~q ;
wire \regfile|regs[16][29]~q ;
wire \mux_in_2_ALU|saida[29]~56_combout ;
wire \mux_in_2_ALU|saida[29]~57_combout ;
wire \regfile|regs[26][29]~q ;
wire \regfile|regs[30][29]~q ;
wire \regfile|regs[22][29]~q ;
wire \regfile|regs[18][29]~feeder_combout ;
wire \regfile|regs[18][29]~q ;
wire \mux_in_2_ALU|saida[29]~54_combout ;
wire \mux_in_2_ALU|saida[29]~55_combout ;
wire \mux_in_2_ALU|saida[29]~58_combout ;
wire \regfile|regs[23][29]~feeder_combout ;
wire \regfile|regs[23][29]~q ;
wire \regfile|regs[31][29]~q ;
wire \regfile|regs[27][29]~feeder_combout ;
wire \regfile|regs[27][29]~q ;
wire \regfile|regs[19][29]~q ;
wire \mux_in_2_ALU|saida[29]~59_combout ;
wire \mux_in_2_ALU|saida[29]~60_combout ;
wire \mux_in_2_ALU|saida[29]~61_combout ;
wire \mux_in_2_ALU|saida[29]~62_combout ;
wire \mux_in_2_ALU|saida[29]~73_combout ;
wire \regfile|regs[14][28]~feeder_combout ;
wire \regfile|regs[14][28]~q ;
wire \regfile|regs[15][28]~q ;
wire \regfile|regs[12][28]~feeder_combout ;
wire \regfile|regs[12][28]~q ;
wire \regfile|regs[13][28]~q ;
wire \regfile|ReadData1[28]~81_combout ;
wire \regfile|ReadData1[28]~82_combout ;
wire \regfile|regs[2][28]~q ;
wire \regfile|regs[3][28]~feeder_combout ;
wire \regfile|regs[3][28]~q ;
wire \regfile|regs[1][28]~q ;
wire \regfile|ReadData1[28]~78_combout ;
wire \regfile|ReadData1[28]~79_combout ;
wire \regfile|regs[7][28]~q ;
wire \regfile|regs[6][28]~q ;
wire \regfile|regs[4][28]~q ;
wire \regfile|regs[5][28]~q ;
wire \regfile|ReadData1[28]~76_combout ;
wire \regfile|ReadData1[28]~77_combout ;
wire \regfile|ReadData1[28]~80_combout ;
wire \regfile|regs[11][28]~feeder_combout ;
wire \regfile|regs[11][28]~q ;
wire \regfile|regs[8][28]~q ;
wire \regfile|regs[10][28]~q ;
wire \regfile|ReadData1[28]~74_combout ;
wire \regfile|ReadData1[28]~75_combout ;
wire \regfile|ReadData1[28]~83_combout ;
wire \regfile|regs[25][28]~q ;
wire \regfile|regs[29][28]~q ;
wire \regfile|regs[17][28]~q ;
wire \regfile|regs[21][28]~feeder_combout ;
wire \regfile|regs[21][28]~q ;
wire \regfile|ReadData1[28]~64_combout ;
wire \regfile|ReadData1[28]~65_combout ;
wire \regfile|regs[28][28]~q ;
wire \regfile|regs[20][28]~q ;
wire \regfile|regs[24][28]~feeder_combout ;
wire \regfile|regs[24][28]~q ;
wire \regfile|regs[16][28]~feeder_combout ;
wire \regfile|regs[16][28]~q ;
wire \regfile|ReadData1[28]~68_combout ;
wire \regfile|ReadData1[28]~69_combout ;
wire \regfile|regs[30][28]~q ;
wire \regfile|regs[22][28]~q ;
wire \regfile|regs[18][28]~feeder_combout ;
wire \regfile|regs[18][28]~q ;
wire \regfile|regs[26][28]~feeder_combout ;
wire \regfile|regs[26][28]~q ;
wire \regfile|ReadData1[28]~66_combout ;
wire \regfile|ReadData1[28]~67_combout ;
wire \regfile|ReadData1[28]~70_combout ;
wire \regfile|regs[31][28]~q ;
wire \regfile|regs[27][28]~q ;
wire \regfile|regs[23][28]~q ;
wire \regfile|regs[19][28]~q ;
wire \regfile|ReadData1[28]~71_combout ;
wire \regfile|ReadData1[28]~72_combout ;
wire \regfile|ReadData1[28]~73_combout ;
wire \regfile|ReadData1[28]~675_combout ;
wire \regfile|regs[24][27]~q ;
wire \regfile|regs[28][27]~q ;
wire \regfile|regs[20][27]~q ;
wire \regfile|regs[16][27]~q ;
wire \mux_in_2_ALU|saida[27]~100_combout ;
wire \mux_in_2_ALU|saida[27]~101_combout ;
wire \regfile|regs[26][27]~q ;
wire \regfile|regs[30][27]~q ;
wire \regfile|regs[22][27]~q ;
wire \regfile|regs[18][27]~q ;
wire \mux_in_2_ALU|saida[27]~98_combout ;
wire \mux_in_2_ALU|saida[27]~99_combout ;
wire \mux_in_2_ALU|saida[27]~102_combout ;
wire \regfile|regs[31][27]~q ;
wire \regfile|regs[27][27]~feeder_combout ;
wire \regfile|regs[27][27]~q ;
wire \regfile|regs[19][27]~q ;
wire \mux_in_2_ALU|saida[27]~103_combout ;
wire \mux_in_2_ALU|saida[27]~104_combout ;
wire \regfile|regs[21][27]~q ;
wire \regfile|regs[29][27]~q ;
wire \regfile|regs[25][27]~q ;
wire \regfile|regs[17][27]~q ;
wire \mux_in_2_ALU|saida[27]~96_combout ;
wire \mux_in_2_ALU|saida[27]~97_combout ;
wire \mux_in_2_ALU|saida[27]~105_combout ;
wire \mux_in_2_ALU|saida[27]~106_combout ;
wire \regfile|regs[6][27]~q ;
wire \regfile|regs[7][27]~q ;
wire \regfile|regs[5][27]~q ;
wire \regfile|regs[4][27]~q ;
wire \mux_in_2_ALU|saida[27]~107_combout ;
wire \mux_in_2_ALU|saida[27]~108_combout ;
wire \regfile|regs[13][27]~q ;
wire \regfile|regs[12][27]~q ;
wire \mux_in_2_ALU|saida[27]~114_combout ;
wire \regfile|regs[15][27]~q ;
wire \regfile|regs[14][27]~q ;
wire \mux_in_2_ALU|saida[27]~115_combout ;
wire \regfile|regs[2][27]~q ;
wire \regfile|regs[3][27]~feeder_combout ;
wire \regfile|regs[3][27]~q ;
wire \regfile|regs[1][27]~q ;
wire \mux_in_2_ALU|saida[27]~111_combout ;
wire \mux_in_2_ALU|saida[27]~112_combout ;
wire \regfile|regs[9][27]~q ;
wire \regfile|regs[11][27]~q ;
wire \regfile|regs[10][27]~q ;
wire \regfile|regs[8][27]~q ;
wire \mux_in_2_ALU|saida[27]~109_combout ;
wire \mux_in_2_ALU|saida[27]~110_combout ;
wire \mux_in_2_ALU|saida[27]~113_combout ;
wire \mux_in_2_ALU|saida[27]~116_combout ;
wire \mux_in_2_ALU|saida[27]~117_combout ;
wire \regfile|ReadData1[27]~438_combout ;
wire \regfile|ReadData1[27]~439_combout ;
wire \regfile|ReadData1[27]~431_combout ;
wire \regfile|ReadData1[27]~432_combout ;
wire \regfile|ReadData1[27]~435_combout ;
wire \regfile|ReadData1[27]~436_combout ;
wire \regfile|ReadData1[27]~433_combout ;
wire \regfile|ReadData1[27]~434_combout ;
wire \regfile|ReadData1[27]~437_combout ;
wire \regfile|ReadData1[27]~440_combout ;
wire \regfile|ReadData1[27]~676_combout ;
wire \regfile|ReadData1[28]~84_combout ;
wire \ula|Mux5~2_combout ;
wire \ula|Mux25~18_combout ;
wire \regfile|regs[9][24]~q ;
wire \regfile|regs[11][24]~q ;
wire \regfile|regs[10][24]~q ;
wire \regfile|regs[8][24]~q ;
wire \mux_in_2_ALU|saida[24]~173_combout ;
wire \mux_in_2_ALU|saida[24]~174_combout ;
wire \regfile|regs[2][24]~q ;
wire \regfile|regs[3][24]~q ;
wire \regfile|regs[1][24]~q ;
wire \mux_in_2_ALU|saida[24]~177_combout ;
wire \mux_in_2_ALU|saida[24]~178_combout ;
wire \regfile|regs[6][24]~q ;
wire \regfile|regs[7][24]~q ;
wire \regfile|regs[5][24]~q ;
wire \mux_in_2_ALU|saida[24]~175_combout ;
wire \mux_in_2_ALU|saida[24]~176_combout ;
wire \mux_in_2_ALU|saida[24]~179_combout ;
wire \regfile|regs[13][24]~q ;
wire \regfile|regs[12][24]~q ;
wire \mux_in_2_ALU|saida[24]~180_combout ;
wire \regfile|regs[15][24]~q ;
wire \regfile|regs[14][24]~q ;
wire \mux_in_2_ALU|saida[24]~181_combout ;
wire \mux_in_2_ALU|saida[24]~182_combout ;
wire \regfile|regs[25][24]~feeder_combout ;
wire \regfile|regs[25][24]~q ;
wire \regfile|regs[21][24]~q ;
wire \regfile|regs[17][24]~q ;
wire \mux_in_2_ALU|saida[24]~162_combout ;
wire \regfile|regs[29][24]~q ;
wire \mux_in_2_ALU|saida[24]~163_combout ;
wire \regfile|regs[27][24]~q ;
wire \regfile|regs[31][24]~q ;
wire \regfile|regs[23][24]~q ;
wire \regfile|regs[19][24]~q ;
wire \mux_in_2_ALU|saida[24]~169_combout ;
wire \mux_in_2_ALU|saida[24]~170_combout ;
wire \regfile|regs[20][24]~feeder_combout ;
wire \regfile|regs[20][24]~q ;
wire \regfile|regs[28][24]~q ;
wire \regfile|regs[24][24]~feeder_combout ;
wire \regfile|regs[24][24]~q ;
wire \regfile|regs[16][24]~q ;
wire \mux_in_2_ALU|saida[24]~166_combout ;
wire \mux_in_2_ALU|saida[24]~167_combout ;
wire \regfile|regs[30][24]~feeder_combout ;
wire \regfile|regs[30][24]~q ;
wire \regfile|regs[22][24]~feeder_combout ;
wire \regfile|regs[22][24]~q ;
wire \regfile|regs[26][24]~feeder_combout ;
wire \regfile|regs[26][24]~q ;
wire \regfile|regs[18][24]~feeder_combout ;
wire \regfile|regs[18][24]~q ;
wire \mux_in_2_ALU|saida[24]~164_combout ;
wire \mux_in_2_ALU|saida[24]~165_combout ;
wire \mux_in_2_ALU|saida[24]~168_combout ;
wire \mux_in_2_ALU|saida[24]~171_combout ;
wire \mux_in_2_ALU|saida[24]~172_combout ;
wire \mux_in_2_ALU|saida[24]~183_combout ;
wire \ula|ShiftRight3~40_combout ;
wire \regfile|regs[15][25]~q ;
wire \regfile|regs[14][25]~q ;
wire \regfile|regs[12][25]~q ;
wire \regfile|regs[13][25]~q ;
wire \regfile|ReadData1[25]~459_combout ;
wire \regfile|ReadData1[25]~460_combout ;
wire \regfile|regs[7][25]~q ;
wire \regfile|regs[6][25]~q ;
wire \regfile|regs[4][25]~q ;
wire \regfile|regs[5][25]~q ;
wire \regfile|ReadData1[25]~452_combout ;
wire \regfile|ReadData1[25]~453_combout ;
wire \regfile|regs[2][25]~q ;
wire \regfile|regs[1][25]~q ;
wire \regfile|regs[3][25]~feeder_combout ;
wire \regfile|regs[3][25]~q ;
wire \regfile|ReadData1[25]~456_combout ;
wire \regfile|ReadData1[25]~457_combout ;
wire \regfile|regs[11][25]~q ;
wire \regfile|regs[9][25]~feeder_combout ;
wire \regfile|regs[9][25]~q ;
wire \regfile|regs[8][25]~q ;
wire \regfile|regs[10][25]~feeder_combout ;
wire \regfile|regs[10][25]~q ;
wire \regfile|ReadData1[25]~454_combout ;
wire \regfile|ReadData1[25]~455_combout ;
wire \regfile|ReadData1[25]~458_combout ;
wire \regfile|ReadData1[25]~461_combout ;
wire \regfile|regs[29][25]~q ;
wire \regfile|regs[25][25]~q ;
wire \regfile|regs[17][25]~q ;
wire \regfile|ReadData1[25]~442_combout ;
wire \regfile|ReadData1[25]~443_combout ;
wire \regfile|regs[30][25]~q ;
wire \regfile|regs[26][25]~q ;
wire \regfile|regs[22][25]~feeder_combout ;
wire \regfile|regs[22][25]~q ;
wire \regfile|regs[18][25]~feeder_combout ;
wire \regfile|regs[18][25]~q ;
wire \regfile|ReadData1[25]~444_combout ;
wire \regfile|ReadData1[25]~445_combout ;
wire \regfile|regs[28][25]~q ;
wire \regfile|regs[24][25]~q ;
wire \regfile|regs[20][25]~feeder_combout ;
wire \regfile|regs[20][25]~q ;
wire \regfile|regs[16][25]~q ;
wire \regfile|ReadData1[25]~446_combout ;
wire \regfile|ReadData1[25]~447_combout ;
wire \regfile|ReadData1[25]~448_combout ;
wire \regfile|regs[31][25]~q ;
wire \regfile|regs[23][25]~q ;
wire \regfile|regs[27][25]~feeder_combout ;
wire \regfile|regs[27][25]~q ;
wire \regfile|regs[19][25]~q ;
wire \regfile|ReadData1[25]~449_combout ;
wire \regfile|ReadData1[25]~450_combout ;
wire \regfile|ReadData1[25]~451_combout ;
wire \regfile|ReadData1[25]~678_combout ;
wire \ula|result~49_combout ;
wire \ula|ShiftLeft0~7_combout ;
wire \ula|ShiftLeft0~10_combout ;
wire \ula|Mux14~4_combout ;
wire \ula|Mux6~2_combout ;
wire \regfile|ReadData1[31]~21_combout ;
wire \uc|Decoder0~2_combout ;
wire \regfile|regs[6][30]~q ;
wire \regfile|regs[5][30]~q ;
wire \regfile|regs[4][30]~q ;
wire \mux_in_2_ALU|saida[30]~43_combout ;
wire \regfile|regs[7][30]~q ;
wire \mux_in_2_ALU|saida[30]~44_combout ;
wire \regfile|regs[3][30]~feeder_combout ;
wire \regfile|regs[3][30]~q ;
wire \regfile|regs[1][30]~q ;
wire \mux_in_2_ALU|saida[30]~45_combout ;
wire \mux_in_2_ALU|saida[30]~46_combout ;
wire \mux_in_2_ALU|saida[30]~47_combout ;
wire \regfile|regs[14][30]~q ;
wire \regfile|regs[15][30]~q ;
wire \regfile|regs[13][30]~q ;
wire \regfile|regs[12][30]~q ;
wire \mux_in_2_ALU|saida[30]~48_combout ;
wire \mux_in_2_ALU|saida[30]~49_combout ;
wire \regfile|regs[9][30]~feeder_combout ;
wire \regfile|regs[9][30]~q ;
wire \regfile|regs[11][30]~q ;
wire \regfile|regs[10][30]~q ;
wire \regfile|regs[8][30]~q ;
wire \mux_in_2_ALU|saida[30]~41_combout ;
wire \mux_in_2_ALU|saida[30]~42_combout ;
wire \mux_in_2_ALU|saida[30]~50_combout ;
wire \regfile|regs[25][30]~feeder_combout ;
wire \regfile|regs[25][30]~q ;
wire \regfile|regs[29][30]~q ;
wire \regfile|regs[21][30]~feeder_combout ;
wire \regfile|regs[21][30]~q ;
wire \regfile|regs[17][30]~q ;
wire \mux_in_2_ALU|saida[30]~30_combout ;
wire \mux_in_2_ALU|saida[30]~31_combout ;
wire \regfile|regs[27][30]~q ;
wire \regfile|regs[31][30]~q ;
wire \regfile|regs[23][30]~feeder_combout ;
wire \regfile|regs[23][30]~q ;
wire \regfile|regs[19][30]~q ;
wire \mux_in_2_ALU|saida[30]~37_combout ;
wire \mux_in_2_ALU|saida[30]~38_combout ;
wire \regfile|regs[22][30]~q ;
wire \regfile|regs[30][30]~q ;
wire \regfile|regs[26][30]~q ;
wire \regfile|regs[18][30]~q ;
wire \mux_in_2_ALU|saida[30]~32_combout ;
wire \mux_in_2_ALU|saida[30]~33_combout ;
wire \regfile|regs[20][30]~feeder_combout ;
wire \regfile|regs[20][30]~q ;
wire \regfile|regs[28][30]~q ;
wire \regfile|regs[24][30]~q ;
wire \regfile|regs[16][30]~q ;
wire \mux_in_2_ALU|saida[30]~34_combout ;
wire \mux_in_2_ALU|saida[30]~35_combout ;
wire \mux_in_2_ALU|saida[30]~36_combout ;
wire \mux_in_2_ALU|saida[30]~39_combout ;
wire \mux_in_2_ALU|saida[30]~40_combout ;
wire \mux_in_2_ALU|saida[30]~51_combout ;
wire \regfile|ReadData1[30]~24_combout ;
wire \regfile|ReadData1[30]~25_combout ;
wire \regfile|ReadData1[30]~26_combout ;
wire \regfile|ReadData1[30]~27_combout ;
wire \regfile|ReadData1[30]~28_combout ;
wire \regfile|ReadData1[30]~29_combout ;
wire \regfile|ReadData1[30]~30_combout ;
wire \regfile|ReadData1[30]~22_combout ;
wire \regfile|ReadData1[30]~23_combout ;
wire \regfile|ReadData1[30]~31_combout ;
wire \regfile|ReadData1[30]~673_combout ;
wire \ula|Add1~59 ;
wire \ula|Add1~60_combout ;
wire \ula|Mux1~3_combout ;
wire \ula|result~58_combout ;
wire \imen|memoria_ROM~125_combout ;
wire \imen|memoria_ROM~124_combout ;
wire \ula|ShiftLeft1~5_combout ;
wire \ula|ShiftLeft1~55_combout ;
wire \ula|ShiftRight3~43_combout ;
wire \ula|Mux1~0_combout ;
wire \ula|ShiftLeft0~12_combout ;
wire \ula|ShiftRight1~24_combout ;
wire \ula|ShiftRight0~111_combout ;
wire \ula|ShiftRight1~74_combout ;
wire \ula|Mux1~1_combout ;
wire \ula|Mux1~2_combout ;
wire \ula|Mux1~4_combout ;
wire \ula|Mux1~5_combout ;
wire \ula|ShiftLeft1~48_combout ;
wire \ula|ShiftLeft1~56_combout ;
wire \ula|ShiftLeft1~57_combout ;
wire \regfile|ReadData1[2]~165_combout ;
wire \regfile|ReadData1[2]~166_combout ;
wire \regfile|ReadData1[2]~158_combout ;
wire \regfile|ReadData1[2]~159_combout ;
wire \regfile|ReadData1[2]~162_combout ;
wire \regfile|ReadData1[2]~163_combout ;
wire \regfile|ReadData1[2]~160_combout ;
wire \regfile|ReadData1[2]~161_combout ;
wire \regfile|ReadData1[2]~164_combout ;
wire \regfile|ReadData1[2]~167_combout ;
wire \regfile|ReadData1[2]~168_combout ;
wire \ula|ShiftLeft1~11_combout ;
wire \ula|ShiftLeft1~64_combout ;
wire \ula|ShiftLeft1~58_combout ;
wire \ula|Mux1~6_combout ;
wire \regfile|regs[14][26]~q ;
wire \regfile|regs[13][26]~q ;
wire \regfile|regs[12][26]~q ;
wire \regfile|ReadData1[26]~480_combout ;
wire \regfile|ReadData1[26]~481_combout ;
wire \regfile|regs[4][26]~q ;
wire \regfile|regs[5][26]~q ;
wire \regfile|ReadData1[26]~475_combout ;
wire \regfile|regs[7][26]~q ;
wire \regfile|regs[6][26]~q ;
wire \regfile|ReadData1[26]~476_combout ;
wire \regfile|regs[2][26]~q ;
wire \regfile|regs[3][26]~feeder_combout ;
wire \regfile|regs[3][26]~q ;
wire \regfile|regs[1][26]~q ;
wire \regfile|ReadData1[26]~477_combout ;
wire \regfile|ReadData1[26]~478_combout ;
wire \regfile|ReadData1[26]~479_combout ;
wire \regfile|regs[9][26]~feeder_combout ;
wire \regfile|regs[9][26]~q ;
wire \regfile|regs[11][26]~q ;
wire \regfile|regs[10][26]~feeder_combout ;
wire \regfile|regs[10][26]~q ;
wire \regfile|regs[8][26]~q ;
wire \regfile|ReadData1[26]~473_combout ;
wire \regfile|ReadData1[26]~474_combout ;
wire \regfile|ReadData1[26]~482_combout ;
wire \regfile|regs[31][26]~q ;
wire \regfile|regs[27][26]~q ;
wire \regfile|regs[19][26]~q ;
wire \regfile|regs[23][26]~q ;
wire \regfile|ReadData1[26]~470_combout ;
wire \regfile|ReadData1[26]~471_combout ;
wire \regfile|regs[28][26]~q ;
wire \regfile|regs[20][26]~q ;
wire \regfile|regs[16][26]~q ;
wire \regfile|regs[24][26]~q ;
wire \regfile|ReadData1[26]~467_combout ;
wire \regfile|ReadData1[26]~468_combout ;
wire \regfile|regs[22][26]~feeder_combout ;
wire \regfile|regs[22][26]~q ;
wire \regfile|regs[30][26]~q ;
wire \regfile|regs[18][26]~q ;
wire \regfile|regs[26][26]~feeder_combout ;
wire \regfile|regs[26][26]~q ;
wire \regfile|ReadData1[26]~465_combout ;
wire \regfile|ReadData1[26]~466_combout ;
wire \regfile|ReadData1[26]~469_combout ;
wire \regfile|regs[29][26]~q ;
wire \regfile|regs[25][26]~feeder_combout ;
wire \regfile|regs[25][26]~q ;
wire \regfile|regs[17][26]~q ;
wire \regfile|regs[21][26]~q ;
wire \regfile|ReadData1[26]~463_combout ;
wire \regfile|ReadData1[26]~464_combout ;
wire \regfile|ReadData1[26]~472_combout ;
wire \regfile|ReadData1[26]~677_combout ;
wire \regfile|ReadData1[24]~484_combout ;
wire \regfile|ReadData1[24]~485_combout ;
wire \regfile|ReadData1[24]~491_combout ;
wire \regfile|ReadData1[24]~492_combout ;
wire \regfile|ReadData1[24]~486_combout ;
wire \regfile|ReadData1[24]~487_combout ;
wire \regfile|ReadData1[24]~488_combout ;
wire \regfile|ReadData1[24]~489_combout ;
wire \regfile|ReadData1[24]~490_combout ;
wire \regfile|ReadData1[24]~493_combout ;
wire \regfile|ReadData1[24]~679_combout ;
wire \regfile|ReadData1[25]~462_combout ;
wire \regfile|ReadData1[26]~483_combout ;
wire \ula|ShiftRight3~38_combout ;
wire \regfile|regs[23][23]~q ;
wire \regfile|regs[31][23]~q ;
wire \regfile|regs[19][23]~q ;
wire \regfile|regs[27][23]~q ;
wire \regfile|ReadData1[23]~512_combout ;
wire \regfile|ReadData1[23]~513_combout ;
wire \regfile|regs[28][23]~q ;
wire \regfile|regs[24][23]~q ;
wire \regfile|regs[16][23]~q ;
wire \regfile|regs[20][23]~q ;
wire \regfile|ReadData1[23]~509_combout ;
wire \regfile|ReadData1[23]~510_combout ;
wire \regfile|regs[30][23]~q ;
wire \regfile|regs[26][23]~feeder_combout ;
wire \regfile|regs[26][23]~q ;
wire \regfile|regs[18][23]~q ;
wire \regfile|regs[22][23]~feeder_combout ;
wire \regfile|regs[22][23]~q ;
wire \regfile|ReadData1[23]~507_combout ;
wire \regfile|ReadData1[23]~508_combout ;
wire \regfile|ReadData1[23]~511_combout ;
wire \regfile|regs[29][23]~q ;
wire \regfile|regs[21][23]~feeder_combout ;
wire \regfile|regs[21][23]~q ;
wire \regfile|regs[25][23]~feeder_combout ;
wire \regfile|regs[25][23]~q ;
wire \regfile|regs[17][23]~q ;
wire \regfile|ReadData1[23]~505_combout ;
wire \regfile|ReadData1[23]~506_combout ;
wire \regfile|ReadData1[23]~514_combout ;
wire \regfile|regs[14][23]~q ;
wire \regfile|regs[15][23]~feeder_combout ;
wire \regfile|regs[15][23]~q ;
wire \regfile|regs[12][23]~q ;
wire \regfile|regs[13][23]~q ;
wire \regfile|ReadData1[23]~522_combout ;
wire \regfile|ReadData1[23]~523_combout ;
wire \regfile|regs[4][23]~q ;
wire \regfile|regs[5][23]~q ;
wire \regfile|ReadData1[23]~515_combout ;
wire \regfile|regs[7][23]~q ;
wire \regfile|ReadData1[23]~516_combout ;
wire \regfile|regs[2][23]~q ;
wire \regfile|regs[1][23]~q ;
wire \regfile|regs[3][23]~q ;
wire \regfile|ReadData1[23]~519_combout ;
wire \regfile|ReadData1[23]~520_combout ;
wire \regfile|regs[11][23]~q ;
wire \regfile|regs[9][23]~q ;
wire \regfile|regs[8][23]~feeder_combout ;
wire \regfile|regs[8][23]~q ;
wire \regfile|regs[10][23]~q ;
wire \regfile|ReadData1[23]~517_combout ;
wire \regfile|ReadData1[23]~518_combout ;
wire \regfile|ReadData1[23]~521_combout ;
wire \regfile|ReadData1[23]~524_combout ;
wire \regfile|ReadData1[23]~680_combout ;
wire \ula|Add1~45 ;
wire \ula|Add1~46_combout ;
wire \ula|Mux14~17_combout ;
wire \ula|Mux14~15_combout ;
wire \ula|ShiftLeft0~31_combout ;
wire \ula|ShiftRight0~93_combout ;
wire \ula|ShiftRight1~39_combout ;
wire \ula|ShiftRight1~40_combout ;
wire \regfile|ReadData1[23]~525_combout ;
wire \ula|ShiftRight1~27_combout ;
wire \ula|ShiftRight0~33_combout ;
wire \ula|ShiftRight1~41_combout ;
wire \ula|ShiftRight0~94_combout ;
wire \ula|ShiftRight0~95_combout ;
wire \ula|result~45_combout ;
wire \ula|Mux8~6_combout ;
wire \ula|ShiftRight1~60_combout ;
wire \ula|Mux8~7_combout ;
wire \ula|Mux14~14_combout ;
wire \cabo_and_out~9_combout ;
wire \ula|ShiftLeft1~42_combout ;
wire \regfile|regs[17][21]~q ;
wire \regfile|regs[25][21]~q ;
wire \regfile|ReadData1[21]~526_combout ;
wire \regfile|regs[29][21]~q ;
wire \regfile|regs[21][21]~q ;
wire \regfile|ReadData1[21]~527_combout ;
wire \regfile|regs[31][21]~q ;
wire \regfile|regs[23][21]~q ;
wire \regfile|regs[19][21]~q ;
wire \regfile|regs[27][21]~q ;
wire \regfile|ReadData1[21]~533_combout ;
wire \regfile|ReadData1[21]~534_combout ;
wire \regfile|regs[28][21]~q ;
wire \regfile|regs[24][21]~q ;
wire \regfile|regs[16][21]~q ;
wire \regfile|regs[20][21]~q ;
wire \regfile|ReadData1[21]~530_combout ;
wire \regfile|ReadData1[21]~531_combout ;
wire \regfile|regs[18][21]~q ;
wire \regfile|regs[22][21]~feeder_combout ;
wire \regfile|regs[22][21]~q ;
wire \regfile|ReadData1[21]~528_combout ;
wire \regfile|regs[30][21]~q ;
wire \regfile|regs[26][21]~q ;
wire \regfile|ReadData1[21]~529_combout ;
wire \regfile|ReadData1[21]~532_combout ;
wire \regfile|ReadData1[21]~535_combout ;
wire \regfile|regs[7][21]~q ;
wire \regfile|regs[4][21]~q ;
wire \regfile|regs[5][21]~q ;
wire \regfile|ReadData1[21]~536_combout ;
wire \regfile|regs[6][21]~q ;
wire \regfile|ReadData1[21]~537_combout ;
wire \regfile|regs[14][21]~q ;
wire \regfile|regs[12][21]~q ;
wire \regfile|regs[13][21]~q ;
wire \regfile|ReadData1[21]~543_combout ;
wire \regfile|ReadData1[21]~544_combout ;
wire \regfile|regs[1][21]~q ;
wire \regfile|regs[3][21]~feeder_combout ;
wire \regfile|regs[3][21]~q ;
wire \regfile|ReadData1[21]~540_combout ;
wire \regfile|regs[2][21]~q ;
wire \regfile|ReadData1[21]~541_combout ;
wire \regfile|regs[9][21]~feeder_combout ;
wire \regfile|regs[9][21]~q ;
wire \regfile|regs[11][21]~q ;
wire \regfile|regs[8][21]~q ;
wire \regfile|regs[10][21]~feeder_combout ;
wire \regfile|regs[10][21]~q ;
wire \regfile|ReadData1[21]~538_combout ;
wire \regfile|ReadData1[21]~539_combout ;
wire \regfile|ReadData1[21]~542_combout ;
wire \regfile|ReadData1[21]~545_combout ;
wire \regfile|ReadData1[21]~546_combout ;
wire \ula|ShiftLeft1~40_combout ;
wire \ula|Mux25~17_combout ;
wire \ula|Mux25~16_combout ;
wire \ula|result~46_combout ;
wire \ula|Mux8~23_combout ;
wire \regfile|ReadData1[21]~682_combout ;
wire \regfile|regs[21][19]~feeder_combout ;
wire \regfile|regs[21][19]~q ;
wire \regfile|regs[25][19]~q ;
wire \regfile|regs[17][19]~q ;
wire \mux_in_2_ALU|saida[19]~272_combout ;
wire \regfile|regs[29][19]~q ;
wire \mux_in_2_ALU|saida[19]~273_combout ;
wire \regfile|regs[31][19]~q ;
wire \regfile|regs[27][19]~feeder_combout ;
wire \regfile|regs[27][19]~q ;
wire \regfile|regs[19][19]~q ;
wire \mux_in_2_ALU|saida[19]~279_combout ;
wire \mux_in_2_ALU|saida[19]~280_combout ;
wire \regfile|regs[24][19]~feeder_combout ;
wire \regfile|regs[24][19]~q ;
wire \regfile|regs[28][19]~q ;
wire \regfile|regs[20][19]~feeder_combout ;
wire \regfile|regs[20][19]~q ;
wire \regfile|regs[16][19]~q ;
wire \mux_in_2_ALU|saida[19]~276_combout ;
wire \mux_in_2_ALU|saida[19]~277_combout ;
wire \regfile|regs[26][19]~feeder_combout ;
wire \regfile|regs[26][19]~q ;
wire \regfile|regs[30][19]~q ;
wire \regfile|regs[22][19]~feeder_combout ;
wire \regfile|regs[22][19]~q ;
wire \regfile|regs[18][19]~q ;
wire \mux_in_2_ALU|saida[19]~274_combout ;
wire \mux_in_2_ALU|saida[19]~275_combout ;
wire \mux_in_2_ALU|saida[19]~278_combout ;
wire \mux_in_2_ALU|saida[19]~281_combout ;
wire \mux_in_2_ALU|saida[19]~282_combout ;
wire \regfile|regs[6][19]~q ;
wire \regfile|regs[7][19]~q ;
wire \regfile|regs[5][19]~q ;
wire \regfile|regs[4][19]~q ;
wire \mux_in_2_ALU|saida[19]~283_combout ;
wire \mux_in_2_ALU|saida[19]~284_combout ;
wire \regfile|regs[13][19]~q ;
wire \regfile|regs[12][19]~q ;
wire \mux_in_2_ALU|saida[19]~290_combout ;
wire \regfile|regs[14][19]~q ;
wire \regfile|regs[15][19]~q ;
wire \mux_in_2_ALU|saida[19]~291_combout ;
wire \regfile|regs[3][19]~q ;
wire \regfile|regs[1][19]~q ;
wire \mux_in_2_ALU|saida[19]~287_combout ;
wire \regfile|regs[2][19]~q ;
wire \mux_in_2_ALU|saida[19]~288_combout ;
wire \regfile|regs[9][19]~feeder_combout ;
wire \regfile|regs[9][19]~q ;
wire \regfile|regs[11][19]~q ;
wire \regfile|regs[10][19]~feeder_combout ;
wire \regfile|regs[10][19]~q ;
wire \regfile|regs[8][19]~q ;
wire \mux_in_2_ALU|saida[19]~285_combout ;
wire \mux_in_2_ALU|saida[19]~286_combout ;
wire \mux_in_2_ALU|saida[19]~289_combout ;
wire \mux_in_2_ALU|saida[19]~292_combout ;
wire \mux_in_2_ALU|saida[19]~293_combout ;
wire \regfile|regs[2][18]~q ;
wire \regfile|regs[3][18]~q ;
wire \regfile|regs[1][18]~q ;
wire \regfile|ReadData1[18]~645_combout ;
wire \regfile|ReadData1[18]~646_combout ;
wire \regfile|regs[7][18]~q ;
wire \regfile|regs[6][18]~q ;
wire \regfile|regs[4][18]~q ;
wire \regfile|regs[5][18]~q ;
wire \regfile|ReadData1[18]~643_combout ;
wire \regfile|ReadData1[18]~644_combout ;
wire \regfile|ReadData1[18]~647_combout ;
wire \regfile|regs[9][18]~q ;
wire \regfile|regs[11][18]~q ;
wire \regfile|regs[8][18]~q ;
wire \regfile|regs[10][18]~q ;
wire \regfile|ReadData1[18]~641_combout ;
wire \regfile|ReadData1[18]~642_combout ;
wire \regfile|regs[15][18]~q ;
wire \regfile|regs[14][18]~q ;
wire \regfile|regs[12][18]~q ;
wire \regfile|regs[13][18]~feeder_combout ;
wire \regfile|regs[13][18]~q ;
wire \regfile|ReadData1[18]~648_combout ;
wire \regfile|ReadData1[18]~649_combout ;
wire \regfile|ReadData1[18]~650_combout ;
wire \regfile|ReadData1[18]~685_combout ;
wire \mux_in_2_ALU|saida[18]~312_combout ;
wire \mux_in_2_ALU|saida[18]~313_combout ;
wire \mux_in_2_ALU|saida[18]~307_combout ;
wire \mux_in_2_ALU|saida[18]~308_combout ;
wire \mux_in_2_ALU|saida[18]~309_combout ;
wire \mux_in_2_ALU|saida[18]~310_combout ;
wire \mux_in_2_ALU|saida[18]~311_combout ;
wire \mux_in_2_ALU|saida[18]~305_combout ;
wire \mux_in_2_ALU|saida[18]~306_combout ;
wire \mux_in_2_ALU|saida[18]~314_combout ;
wire \regfile|regs[25][18]~q ;
wire \regfile|regs[21][18]~q ;
wire \regfile|regs[17][18]~q ;
wire \mux_in_2_ALU|saida[18]~294_combout ;
wire \mux_in_2_ALU|saida[18]~295_combout ;
wire \regfile|regs[27][18]~q ;
wire \regfile|regs[31][18]~q ;
wire \regfile|regs[23][18]~q ;
wire \regfile|regs[19][18]~q ;
wire \mux_in_2_ALU|saida[18]~301_combout ;
wire \mux_in_2_ALU|saida[18]~302_combout ;
wire \regfile|regs[22][18]~feeder_combout ;
wire \regfile|regs[22][18]~q ;
wire \regfile|regs[30][18]~q ;
wire \regfile|regs[26][18]~feeder_combout ;
wire \regfile|regs[26][18]~q ;
wire \regfile|regs[18][18]~q ;
wire \mux_in_2_ALU|saida[18]~296_combout ;
wire \mux_in_2_ALU|saida[18]~297_combout ;
wire \regfile|regs[20][18]~q ;
wire \regfile|regs[28][18]~q ;
wire \regfile|regs[24][18]~q ;
wire \regfile|regs[16][18]~q ;
wire \mux_in_2_ALU|saida[18]~298_combout ;
wire \mux_in_2_ALU|saida[18]~299_combout ;
wire \mux_in_2_ALU|saida[18]~300_combout ;
wire \mux_in_2_ALU|saida[18]~303_combout ;
wire \mux_in_2_ALU|saida[18]~304_combout ;
wire \mux_in_2_ALU|saida[18]~315_combout ;
wire \regfile|regs[4][17]~q ;
wire \regfile|regs[5][17]~q ;
wire \regfile|ReadData1[17]~620_combout ;
wire \regfile|regs[7][17]~q ;
wire \regfile|regs[6][17]~q ;
wire \regfile|ReadData1[17]~621_combout ;
wire \regfile|regs[14][17]~q ;
wire \regfile|regs[15][17]~feeder_combout ;
wire \regfile|regs[15][17]~q ;
wire \regfile|regs[12][17]~q ;
wire \regfile|regs[13][17]~q ;
wire \regfile|ReadData1[17]~627_combout ;
wire \regfile|ReadData1[17]~628_combout ;
wire \regfile|regs[11][17]~q ;
wire \regfile|regs[9][17]~feeder_combout ;
wire \regfile|regs[9][17]~q ;
wire \regfile|regs[10][17]~feeder_combout ;
wire \regfile|regs[10][17]~q ;
wire \regfile|regs[8][17]~feeder_combout ;
wire \regfile|regs[8][17]~q ;
wire \regfile|ReadData1[17]~622_combout ;
wire \regfile|ReadData1[17]~623_combout ;
wire \regfile|regs[2][17]~feeder_combout ;
wire \regfile|regs[2][17]~q ;
wire \regfile|regs[3][17]~feeder_combout ;
wire \regfile|regs[3][17]~q ;
wire \regfile|regs[1][17]~feeder_combout ;
wire \regfile|regs[1][17]~q ;
wire \regfile|ReadData1[17]~624_combout ;
wire \regfile|ReadData1[17]~625_combout ;
wire \regfile|ReadData1[17]~626_combout ;
wire \regfile|ReadData1[17]~629_combout ;
wire \regfile|ReadData1[17]~686_combout ;
wire \regfile|regs[23][17]~feeder_combout ;
wire \regfile|regs[23][17]~q ;
wire \regfile|regs[31][17]~q ;
wire \regfile|regs[27][17]~feeder_combout ;
wire \regfile|regs[27][17]~q ;
wire \regfile|regs[19][17]~q ;
wire \mux_in_2_ALU|saida[17]~323_combout ;
wire \mux_in_2_ALU|saida[17]~324_combout ;
wire \regfile|regs[21][17]~q ;
wire \regfile|regs[25][17]~q ;
wire \regfile|regs[17][17]~q ;
wire \mux_in_2_ALU|saida[17]~316_combout ;
wire \mux_in_2_ALU|saida[17]~317_combout ;
wire \regfile|regs[26][17]~feeder_combout ;
wire \regfile|regs[26][17]~q ;
wire \regfile|regs[30][17]~q ;
wire \regfile|regs[22][17]~feeder_combout ;
wire \regfile|regs[22][17]~q ;
wire \regfile|regs[18][17]~feeder_combout ;
wire \regfile|regs[18][17]~q ;
wire \mux_in_2_ALU|saida[17]~318_combout ;
wire \mux_in_2_ALU|saida[17]~319_combout ;
wire \regfile|regs[24][17]~q ;
wire \regfile|regs[28][17]~q ;
wire \regfile|regs[20][17]~q ;
wire \regfile|regs[16][17]~q ;
wire \mux_in_2_ALU|saida[17]~320_combout ;
wire \mux_in_2_ALU|saida[17]~321_combout ;
wire \mux_in_2_ALU|saida[17]~322_combout ;
wire \mux_in_2_ALU|saida[17]~325_combout ;
wire \mux_in_2_ALU|saida[17]~326_combout ;
wire \mux_in_2_ALU|saida[17]~334_combout ;
wire \mux_in_2_ALU|saida[17]~335_combout ;
wire \mux_in_2_ALU|saida[17]~327_combout ;
wire \mux_in_2_ALU|saida[17]~328_combout ;
wire \mux_in_2_ALU|saida[17]~329_combout ;
wire \mux_in_2_ALU|saida[17]~330_combout ;
wire \mux_in_2_ALU|saida[17]~331_combout ;
wire \mux_in_2_ALU|saida[17]~332_combout ;
wire \mux_in_2_ALU|saida[17]~333_combout ;
wire \mux_in_2_ALU|saida[17]~336_combout ;
wire \mux_in_2_ALU|saida[17]~337_combout ;
wire \mux_in_2_ALU|saida[13]~404_combout ;
wire \mux_in_2_ALU|saida[13]~405_combout ;
wire \mux_in_2_ALU|saida[13]~411_combout ;
wire \mux_in_2_ALU|saida[13]~412_combout ;
wire \mux_in_2_ALU|saida[13]~408_combout ;
wire \mux_in_2_ALU|saida[13]~409_combout ;
wire \mux_in_2_ALU|saida[13]~406_combout ;
wire \mux_in_2_ALU|saida[13]~407_combout ;
wire \mux_in_2_ALU|saida[13]~410_combout ;
wire \mux_in_2_ALU|saida[13]~413_combout ;
wire \mux_in_2_ALU|saida[13]~414_combout ;
wire \regfile|regs[19][13]~feeder_combout ;
wire \regfile|regs[19][13]~q ;
wire \regfile|regs[27][13]~feeder_combout ;
wire \regfile|regs[27][13]~q ;
wire \mux_in_2_ALU|saida[13]~422_combout ;
wire \regfile|regs[31][13]~q ;
wire \mux_in_2_ALU|saida[13]~423_combout ;
wire \regfile|regs[29][13]~feeder_combout ;
wire \regfile|regs[29][13]~q ;
wire \regfile|regs[21][13]~q ;
wire \regfile|regs[25][13]~q ;
wire \regfile|regs[17][13]~feeder_combout ;
wire \regfile|regs[17][13]~q ;
wire \mux_in_2_ALU|saida[13]~415_combout ;
wire \mux_in_2_ALU|saida[13]~416_combout ;
wire \regfile|regs[26][13]~q ;
wire \regfile|regs[30][13]~q ;
wire \regfile|regs[22][13]~q ;
wire \regfile|regs[18][13]~feeder_combout ;
wire \regfile|regs[18][13]~q ;
wire \mux_in_2_ALU|saida[13]~417_combout ;
wire \mux_in_2_ALU|saida[13]~418_combout ;
wire \regfile|regs[28][13]~feeder_combout ;
wire \regfile|regs[28][13]~q ;
wire \regfile|regs[24][13]~q ;
wire \regfile|regs[20][13]~feeder_combout ;
wire \regfile|regs[20][13]~q ;
wire \regfile|regs[16][13]~feeder_combout ;
wire \regfile|regs[16][13]~q ;
wire \mux_in_2_ALU|saida[13]~419_combout ;
wire \mux_in_2_ALU|saida[13]~420_combout ;
wire \mux_in_2_ALU|saida[13]~421_combout ;
wire \mux_in_2_ALU|saida[13]~424_combout ;
wire \mux_in_2_ALU|saida[13]~425_combout ;
wire \ula|Add0~1 ;
wire \ula|Add0~3 ;
wire \ula|Add0~5 ;
wire \ula|Add0~7 ;
wire \ula|Add0~9 ;
wire \ula|Add0~11 ;
wire \ula|Add0~13 ;
wire \ula|Add0~15 ;
wire \ula|Add0~17 ;
wire \ula|Add0~19 ;
wire \ula|Add0~21 ;
wire \ula|Add0~23 ;
wire \ula|Add0~25 ;
wire \ula|Add0~27 ;
wire \ula|Add0~29 ;
wire \ula|Add0~31 ;
wire \ula|Add0~33 ;
wire \ula|Add0~35 ;
wire \ula|Add0~37 ;
wire \ula|Add0~39 ;
wire \ula|Add0~41 ;
wire \ula|Add0~43 ;
wire \ula|Add0~45 ;
wire \ula|Add0~46_combout ;
wire \ula|ShiftLeft0~86_combout ;
wire \regfile|ReadData1[19]~606_combout ;
wire \regfile|ReadData1[19]~607_combout ;
wire \regfile|ReadData1[19]~599_combout ;
wire \regfile|ReadData1[19]~600_combout ;
wire \regfile|ReadData1[19]~603_combout ;
wire \regfile|ReadData1[19]~604_combout ;
wire \regfile|ReadData1[19]~601_combout ;
wire \regfile|ReadData1[19]~602_combout ;
wire \regfile|ReadData1[19]~605_combout ;
wire \regfile|ReadData1[19]~608_combout ;
wire \regfile|ReadData1[19]~609_combout ;
wire \ula|ShiftLeft0~90_combout ;
wire \ula|ShiftLeft0~91_combout ;
wire \ula|ShiftLeft0~101_combout ;
wire \ula|ShiftLeft0~99_combout ;
wire \ula|ShiftLeft0~102_combout ;
wire \ula|Mux8~9_combout ;
wire \ula|Mux14~7_combout ;
wire \regfile|ReadData1[3]~126_combout ;
wire \regfile|ReadData1[1]~92_combout ;
wire \regfile|ReadData1[1]~93_combout ;
wire \regfile|ReadData1[1]~85_combout ;
wire \regfile|ReadData1[1]~86_combout ;
wire \regfile|ReadData1[1]~89_combout ;
wire \regfile|ReadData1[1]~90_combout ;
wire \regfile|ReadData1[1]~87_combout ;
wire \regfile|ReadData1[1]~88_combout ;
wire \regfile|ReadData1[1]~91_combout ;
wire \regfile|ReadData1[1]~94_combout ;
wire \regfile|ReadData1[1]~105_combout ;
wire \ula|ShiftLeft0~19_combout ;
wire \regfile|ReadData1[0]~137_combout ;
wire \regfile|ReadData1[0]~138_combout ;
wire \regfile|ReadData1[0]~141_combout ;
wire \regfile|ReadData1[0]~142_combout ;
wire \regfile|ReadData1[0]~139_combout ;
wire \regfile|ReadData1[0]~140_combout ;
wire \regfile|ReadData1[0]~143_combout ;
wire \regfile|ReadData1[0]~144_combout ;
wire \regfile|ReadData1[0]~145_combout ;
wire \regfile|ReadData1[0]~146_combout ;
wire \regfile|ReadData1[0]~147_combout ;
wire \ula|ShiftLeft0~18_combout ;
wire \ula|ShiftLeft0~20_combout ;
wire \ula|ShiftLeft0~34_combout ;
wire \ula|ShiftLeft0~38_combout ;
wire \regfile|ReadData1[5]~291_combout ;
wire \regfile|ReadData1[5]~292_combout ;
wire \regfile|ReadData1[5]~284_combout ;
wire \regfile|ReadData1[5]~285_combout ;
wire \regfile|ReadData1[5]~288_combout ;
wire \regfile|ReadData1[5]~289_combout ;
wire \regfile|ReadData1[5]~286_combout ;
wire \regfile|ReadData1[5]~287_combout ;
wire \regfile|ReadData1[5]~290_combout ;
wire \regfile|ReadData1[5]~293_combout ;
wire \regfile|ReadData1[5]~294_combout ;
wire \ula|ShiftLeft0~36_combout ;
wire \regfile|ReadData1[4]~336_combout ;
wire \ula|ShiftLeft0~32_combout ;
wire \ula|ShiftLeft0~37_combout ;
wire \ula|ShiftLeft0~39_combout ;
wire \ula|Mux14~8_combout ;
wire \ula|Mux14~9_combout ;
wire \ula|Mux8~10_combout ;
wire \ula|ShiftLeft0~52_combout ;
wire \ula|ShiftLeft0~48_combout ;
wire \ula|ShiftLeft0~53_combout ;
wire \ula|ShiftLeft0~72_combout ;
wire \ula|ShiftLeft0~67_combout ;
wire \ula|ShiftLeft0~73_combout ;
wire \ula|Mux8~8_combout ;
wire \ula|Mux8~11_combout ;
wire \ula|Mux8~12_combout ;
wire \ula|Mux8~13_combout ;
wire \ula|Mux8~14_combout ;
wire \ula|Mux8~15_combout ;
wire \ula|Mux8~16_combout ;
wire \ula|Mux8~17_combout ;
wire \ula|Mux8~18_combout ;
wire \ula|Mux8~24_combout ;
wire \ula|Mux8~19_combout ;
wire \ula|Mux8~20_combout ;
wire \ula|Mux8~21_combout ;
wire \ula|Mux8~22_combout ;
wire \mux_valor_write_data|saida[23]~74_combout ;
wire \regfile|regs[6][23]~q ;
wire \mux_in_2_ALU|saida[23]~195_combout ;
wire \mux_in_2_ALU|saida[23]~196_combout ;
wire \mux_in_2_ALU|saida[23]~202_combout ;
wire \mux_in_2_ALU|saida[23]~203_combout ;
wire \mux_in_2_ALU|saida[23]~199_combout ;
wire \mux_in_2_ALU|saida[23]~200_combout ;
wire \mux_in_2_ALU|saida[23]~197_combout ;
wire \mux_in_2_ALU|saida[23]~198_combout ;
wire \mux_in_2_ALU|saida[23]~201_combout ;
wire \mux_in_2_ALU|saida[23]~204_combout ;
wire \mux_in_2_ALU|saida[23]~191_combout ;
wire \mux_in_2_ALU|saida[23]~192_combout ;
wire \mux_in_2_ALU|saida[23]~188_combout ;
wire \mux_in_2_ALU|saida[23]~189_combout ;
wire \mux_in_2_ALU|saida[23]~186_combout ;
wire \mux_in_2_ALU|saida[23]~187_combout ;
wire \mux_in_2_ALU|saida[23]~190_combout ;
wire \mux_in_2_ALU|saida[23]~184_combout ;
wire \mux_in_2_ALU|saida[23]~185_combout ;
wire \mux_in_2_ALU|saida[23]~193_combout ;
wire \mux_in_2_ALU|saida[23]~194_combout ;
wire \mux_in_2_ALU|saida[23]~205_combout ;
wire \ula|Add0~47 ;
wire \ula|Add0~49 ;
wire \ula|Add0~51 ;
wire \ula|Add0~53 ;
wire \ula|Add0~55 ;
wire \ula|Add0~57 ;
wire \ula|Add0~59 ;
wire \ula|Add0~60_combout ;
wire \ula|result~59_combout ;
wire \ula|ShiftLeft1~8_combout ;
wire \ula|ShiftRight2~24_combout ;
wire \ula|Mux1~7_combout ;
wire \ula|ShiftRight0~108_combout ;
wire \ula|ShiftLeft0~82_combout ;
wire \ula|ShiftLeft0~87_combout ;
wire \ula|ShiftLeft0~108_combout ;
wire \ula|ShiftLeft0~111_combout ;
wire \ula|ShiftLeft0~131_combout ;
wire \ula|ShiftLeft0~132_combout ;
wire \ula|ShiftLeft0~134_combout ;
wire \ula|ShiftLeft0~133_combout ;
wire \ula|ShiftLeft0~97_combout ;
wire \ula|ShiftLeft0~100_combout ;
wire \ula|ShiftLeft0~135_combout ;
wire \ula|ShiftLeft0~136_combout ;
wire \ula|ShiftLeft0~62_combout ;
wire \ula|ShiftLeft0~68_combout ;
wire \ula|ShiftLeft0~44_combout ;
wire \ula|ShiftLeft0~49_combout ;
wire \ula|ShiftLeft0~69_combout ;
wire \ula|ShiftLeft0~14_combout ;
wire \ula|ShiftLeft0~15_combout ;
wire \ula|ShiftRight0~53_combout ;
wire \ula|ShiftLeft0~27_combout ;
wire \ula|ShiftLeft0~33_combout ;
wire \ula|ShiftLeft0~66_combout ;
wire \ula|ShiftLeft0~70_combout ;
wire \ula|ShiftLeft0~137_combout ;
wire \ula|Mux1~8_combout ;
wire \ula|Mux1~9_combout ;
wire \mux_valor_write_data|saida[30]~67_combout ;
wire \regfile|regs[2][30]~q ;
wire \regfile|ReadData1[30]~36_combout ;
wire \regfile|ReadData1[30]~37_combout ;
wire \regfile|ReadData1[30]~34_combout ;
wire \regfile|ReadData1[30]~35_combout ;
wire \regfile|ReadData1[30]~38_combout ;
wire \regfile|ReadData1[30]~32_combout ;
wire \regfile|ReadData1[30]~33_combout ;
wire \regfile|ReadData1[30]~39_combout ;
wire \regfile|ReadData1[30]~40_combout ;
wire \regfile|ReadData1[30]~41_combout ;
wire \regfile|ReadData1[30]~42_combout ;
wire \ula|ShiftRight1~9_combout ;
wire \ula|ShiftRight1~13_combout ;
wire \ula|ShiftRight1~8_combout ;
wire \ula|ShiftRight0~32_combout ;
wire \ula|ShiftRight0~54_combout ;
wire \ula|ShiftRight1~14_combout ;
wire \ula|ShiftRight1~62_combout ;
wire \mux_in_2_ALU|saida[3]~680_combout ;
wire \mux_in_2_ALU|saida[3]~681_combout ;
wire \mux_in_2_ALU|saida[3]~687_combout ;
wire \mux_in_2_ALU|saida[3]~688_combout ;
wire \mux_in_2_ALU|saida[3]~682_combout ;
wire \mux_in_2_ALU|saida[3]~683_combout ;
wire \mux_in_2_ALU|saida[3]~684_combout ;
wire \mux_in_2_ALU|saida[3]~685_combout ;
wire \mux_in_2_ALU|saida[3]~686_combout ;
wire \mux_in_2_ALU|saida[3]~689_combout ;
wire \ula|ShiftRight0~55_combout ;
wire \ula|ShiftRight0~56_combout ;
wire \ula|ShiftRight0~57_combout ;
wire \ula|ShiftRight0~114_combout ;
wire \ula|Mux6~3_combout ;
wire \ula|Add1~47 ;
wire \ula|Add1~49 ;
wire \ula|Add1~50_combout ;
wire \ula|Mux25~33_combout ;
wire \ula|Mux6~10_combout ;
wire \ula|ShiftLeft1~44_combout ;
wire \ula|result~50_combout ;
wire \ula|Mux4~8_combout ;
wire \ula|Mux6~6_combout ;
wire \ula|Add0~50_combout ;
wire \ula|ShiftLeft0~11_combout ;
wire \ula|ShiftLeft0~30_combout ;
wire \ula|ShiftLeft0~23_combout ;
wire \ula|ShiftLeft0~28_combout ;
wire \ula|ShiftLeft0~40_combout ;
wire \ula|ShiftLeft0~45_combout ;
wire \ula|ShiftLeft0~46_combout ;
wire \ula|ShiftLeft0~47_combout ;
wire \ula|Mux4~7_combout ;
wire \ula|ShiftLeft0~94_combout ;
wire \ula|ShiftLeft0~107_combout ;
wire \ula|Mux4~20_combout ;
wire \ula|ShiftLeft0~56_combout ;
wire \ula|ShiftLeft0~63_combout ;
wire \ula|ShiftLeft0~77_combout ;
wire \ula|ShiftLeft0~83_combout ;
wire \ula|ShiftLeft0~84_combout ;
wire \ula|ShiftLeft0~105_combout ;
wire \ula|ShiftLeft0~109_combout ;
wire \ula|Mux6~4_combout ;
wire \ula|Mux6~5_combout ;
wire \ula|Mux6~7_combout ;
wire \ula|Mux6~8_combout ;
wire \ula|Mux6~9_combout ;
wire \ula|Mux6~13_combout ;
wire \ula|Mux6~11_combout ;
wire \ula|Mux6~12_combout ;
wire \mux_valor_write_data|saida[25]~72_combout ;
wire \regfile|regs[21][25]~q ;
wire \mux_in_2_ALU|saida[25]~140_combout ;
wire \mux_in_2_ALU|saida[25]~141_combout ;
wire \mux_in_2_ALU|saida[25]~147_combout ;
wire \mux_in_2_ALU|saida[25]~148_combout ;
wire \mux_in_2_ALU|saida[25]~144_combout ;
wire \mux_in_2_ALU|saida[25]~145_combout ;
wire \mux_in_2_ALU|saida[25]~142_combout ;
wire \mux_in_2_ALU|saida[25]~143_combout ;
wire \mux_in_2_ALU|saida[25]~146_combout ;
wire \mux_in_2_ALU|saida[25]~149_combout ;
wire \mux_in_2_ALU|saida[25]~150_combout ;
wire \mux_in_2_ALU|saida[25]~158_combout ;
wire \mux_in_2_ALU|saida[25]~159_combout ;
wire \mux_in_2_ALU|saida[25]~151_combout ;
wire \mux_in_2_ALU|saida[25]~152_combout ;
wire \mux_in_2_ALU|saida[25]~155_combout ;
wire \mux_in_2_ALU|saida[25]~156_combout ;
wire \mux_in_2_ALU|saida[25]~153_combout ;
wire \mux_in_2_ALU|saida[25]~154_combout ;
wire \mux_in_2_ALU|saida[25]~157_combout ;
wire \mux_in_2_ALU|saida[25]~160_combout ;
wire \mux_in_2_ALU|saida[25]~161_combout ;
wire \ula|ShiftLeft0~1_combout ;
wire \ula|ShiftLeft0~3_combout ;
wire \ula|ShiftLeft0~2_combout ;
wire \ula|ShiftLeft0~0_combout ;
wire \ula|ShiftLeft0~4_combout ;
wire \ula|Mux14~21_combout ;
wire \ula|ShiftRight0~113_combout ;
wire \ula|ShiftRight1~25_combout ;
wire \ula|ShiftRight1~26_combout ;
wire \ula|ShiftRight0~68_combout ;
wire \ula|ShiftRight0~115_combout ;
wire \ula|ShiftRight1~32_combout ;
wire \ula|ShiftRight1~33_combout ;
wire \ula|ShiftRight1~63_combout ;
wire \ula|result~51_combout ;
wire \ula|Mux5~3_combout ;
wire \ula|Mux5~4_combout ;
wire \ula|Add1~51 ;
wire \ula|Add1~52_combout ;
wire \ula|Mux5~11_combout ;
wire \ula|ShiftLeft1~43_combout ;
wire \ula|ShiftLeft1~45_combout ;
wire \ula|result~52_combout ;
wire \ula|Mux5~7_combout ;
wire \ula|Add0~52_combout ;
wire \ula|ShiftLeft0~50_combout ;
wire \ula|ShiftLeft0~51_combout ;
wire \ula|ShiftLeft0~110_combout ;
wire \ula|ShiftLeft0~112_combout ;
wire \ula|Mux5~5_combout ;
wire \ula|ShiftLeft0~88_combout ;
wire \ula|Mux5~6_combout ;
wire \ula|Mux5~8_combout ;
wire \ula|Mux5~9_combout ;
wire \ula|Mux5~10_combout ;
wire \ula|Mux5~14_combout ;
wire \ula|Mux5~12_combout ;
wire \ula|Mux5~13_combout ;
wire \mux_valor_write_data|saida[26]~71_combout ;
wire \regfile|regs[15][26]~q ;
wire \mux_in_2_ALU|saida[26]~136_combout ;
wire \mux_in_2_ALU|saida[26]~137_combout ;
wire \mux_in_2_ALU|saida[26]~129_combout ;
wire \mux_in_2_ALU|saida[26]~130_combout ;
wire \mux_in_2_ALU|saida[26]~131_combout ;
wire \mux_in_2_ALU|saida[26]~132_combout ;
wire \mux_in_2_ALU|saida[26]~133_combout ;
wire \mux_in_2_ALU|saida[26]~134_combout ;
wire \mux_in_2_ALU|saida[26]~135_combout ;
wire \mux_in_2_ALU|saida[26]~138_combout ;
wire \mux_in_2_ALU|saida[26]~118_combout ;
wire \mux_in_2_ALU|saida[26]~119_combout ;
wire \mux_in_2_ALU|saida[26]~125_combout ;
wire \mux_in_2_ALU|saida[26]~126_combout ;
wire \mux_in_2_ALU|saida[26]~120_combout ;
wire \mux_in_2_ALU|saida[26]~121_combout ;
wire \mux_in_2_ALU|saida[26]~122_combout ;
wire \mux_in_2_ALU|saida[26]~123_combout ;
wire \mux_in_2_ALU|saida[26]~124_combout ;
wire \mux_in_2_ALU|saida[26]~127_combout ;
wire \mux_in_2_ALU|saida[26]~128_combout ;
wire \mux_in_2_ALU|saida[26]~139_combout ;
wire \ula|Add1~53 ;
wire \ula|Add1~55 ;
wire \ula|Add1~56_combout ;
wire \ula|Mux3~10_combout ;
wire \ula|Mux3~2_combout ;
wire \ula|ShiftRight2~1_combout ;
wire \ula|ShiftRight2~0_combout ;
wire \ula|ShiftRight2~2_combout ;
wire \ula|ShiftRight3~41_combout ;
wire \ula|ShiftRight0~30_combout ;
wire \ula|ShiftRight0~29_combout ;
wire \ula|ShiftRight0~31_combout ;
wire \ula|ShiftRight1~75_combout ;
wire \ula|ShiftRight1~72_combout ;
wire \ula|Mux3~12_combout ;
wire \ula|Mux3~3_combout ;
wire \ula|Mux3~4_combout ;
wire \ula|ShiftLeft1~10_combout ;
wire \ula|ShiftLeft1~47_combout ;
wire \ula|ShiftLeft1~49_combout ;
wire \ula|ShiftLeft1~50_combout ;
wire \ula|Mux3~7_combout ;
wire \ula|Mux3~8_combout ;
wire \ula|Add0~56_combout ;
wire \ula|ShiftRight2~21_combout ;
wire \ula|result~55_combout ;
wire \ula|Mux3~5_combout ;
wire \ula|ShiftLeft0~119_combout ;
wire \ula|ShiftLeft0~118_combout ;
wire \ula|ShiftLeft0~95_combout ;
wire \ula|ShiftLeft0~120_combout ;
wire \ula|ShiftLeft0~78_combout ;
wire \ula|ShiftLeft0~116_combout ;
wire \ula|ShiftLeft0~117_combout ;
wire \ula|ShiftLeft0~121_combout ;
wire \ula|ShiftLeft0~59_combout ;
wire \ula|ShiftLeft0~57_combout ;
wire \ula|ShiftLeft0~41_combout ;
wire \ula|ShiftLeft0~58_combout ;
wire \ula|ShiftLeft0~22_combout ;
wire \ula|ShiftLeft0~60_combout ;
wire \ula|ShiftLeft0~122_combout ;
wire \ula|Mux3~6_combout ;
wire \ula|Mux3~9_combout ;
wire \ula|Mux3~11_combout ;
wire \mux_valor_write_data|saida[28]~69_combout ;
wire \regfile|regs[9][28]~feeder_combout ;
wire \regfile|regs[9][28]~q ;
wire \mux_in_2_ALU|saida[28]~85_combout ;
wire \mux_in_2_ALU|saida[28]~86_combout ;
wire \mux_in_2_ALU|saida[28]~89_combout ;
wire \mux_in_2_ALU|saida[28]~90_combout ;
wire \mux_in_2_ALU|saida[28]~87_combout ;
wire \mux_in_2_ALU|saida[28]~88_combout ;
wire \mux_in_2_ALU|saida[28]~91_combout ;
wire \mux_in_2_ALU|saida[28]~92_combout ;
wire \mux_in_2_ALU|saida[28]~93_combout ;
wire \mux_in_2_ALU|saida[28]~94_combout ;
wire \mux_in_2_ALU|saida[28]~74_combout ;
wire \mux_in_2_ALU|saida[28]~75_combout ;
wire \mux_in_2_ALU|saida[28]~81_combout ;
wire \mux_in_2_ALU|saida[28]~82_combout ;
wire \mux_in_2_ALU|saida[28]~78_combout ;
wire \mux_in_2_ALU|saida[28]~79_combout ;
wire \mux_in_2_ALU|saida[28]~76_combout ;
wire \mux_in_2_ALU|saida[28]~77_combout ;
wire \mux_in_2_ALU|saida[28]~80_combout ;
wire \mux_in_2_ALU|saida[28]~83_combout ;
wire \mux_in_2_ALU|saida[28]~84_combout ;
wire \mux_in_2_ALU|saida[28]~95_combout ;
wire \ula|Add1~57 ;
wire \ula|Add1~58_combout ;
wire \ula|Mux2~7_combout ;
wire \ula|ShiftLeft0~123_combout ;
wire \ula|ShiftRight1~73_combout ;
wire \ula|ShiftRight0~110_combout ;
wire \ula|result~56_combout ;
wire \ula|ShiftRight3~0_combout ;
wire \ula|ShiftRight3~42_combout ;
wire \ula|Mux2~0_combout ;
wire \ula|Mux2~1_combout ;
wire \ula|ShiftLeft1~52_combout ;
wire \ula|ShiftLeft1~51_combout ;
wire \ula|ShiftLeft1~53_combout ;
wire \ula|ShiftLeft1~46_combout ;
wire \ula|ShiftLeft1~54_combout ;
wire \ula|Mux2~4_combout ;
wire \ula|Mux2~5_combout ;
wire \ula|ShiftRight2~22_combout ;
wire \ula|ShiftRight2~23_combout ;
wire \ula|result~57_combout ;
wire \ula|Mux2~2_combout ;
wire \ula|Add0~58_combout ;
wire \ula|ShiftLeft0~124_combout ;
wire \ula|ShiftLeft0~125_combout ;
wire \ula|ShiftLeft0~127_combout ;
wire \ula|ShiftLeft0~98_combout ;
wire \ula|ShiftLeft0~126_combout ;
wire \ula|ShiftLeft0~128_combout ;
wire \ula|ShiftLeft0~129_combout ;
wire \ula|ShiftLeft0~61_combout ;
wire \ula|ShiftLeft0~64_combout ;
wire \ula|ShiftLeft0~65_combout ;
wire \ula|ShiftLeft0~130_combout ;
wire \ula|Mux2~3_combout ;
wire \ula|Mux2~6_combout ;
wire \ula|Mux2~8_combout ;
wire \mux_valor_write_data|saida[29]~68_combout ;
wire \regfile|regs[29][29]~q ;
wire \regfile|ReadData1[29]~43_combout ;
wire \regfile|ReadData1[29]~44_combout ;
wire \regfile|ReadData1[29]~50_combout ;
wire \regfile|ReadData1[29]~51_combout ;
wire \regfile|ReadData1[29]~45_combout ;
wire \regfile|ReadData1[29]~46_combout ;
wire \regfile|ReadData1[29]~47_combout ;
wire \regfile|ReadData1[29]~48_combout ;
wire \regfile|ReadData1[29]~49_combout ;
wire \regfile|ReadData1[29]~52_combout ;
wire \regfile|ReadData1[29]~63_combout ;
wire \ula|ShiftRight3~3_combout ;
wire \ula|Add1~54_combout ;
wire \ula|Mux4~17_combout ;
wire \ula|ShiftRight1~64_combout ;
wire \ula|ShiftLeft0~17_combout ;
wire \ula|ShiftRight0~76_combout ;
wire \ula|ShiftRight0~116_combout ;
wire \ula|result~53_combout ;
wire \ula|Mux4~9_combout ;
wire \ula|Mux4~10_combout ;
wire \ula|result~54_combout ;
wire \ula|Mux4~13_combout ;
wire \ula|ShiftLeft0~113_combout ;
wire \ula|ShiftLeft0~54_combout ;
wire \ula|ShiftLeft0~55_combout ;
wire \ula|ShiftLeft0~114_combout ;
wire \ula|ShiftLeft0~115_combout ;
wire \ula|ShiftLeft0~92_combout ;
wire \ula|Mux4~11_combout ;
wire \ula|Mux4~12_combout ;
wire \ula|Add0~54_combout ;
wire \ula|Mux4~14_combout ;
wire \ula|Mux4~15_combout ;
wire \ula|Mux4~16_combout ;
wire \ula|Mux4~21_combout ;
wire \ula|Mux4~18_combout ;
wire \ula|Mux4~19_combout ;
wire \mux_valor_write_data|saida[27]~70_combout ;
wire \regfile|regs[23][27]~feeder_combout ;
wire \regfile|regs[23][27]~q ;
wire \regfile|ReadData1[27]~428_combout ;
wire \regfile|ReadData1[27]~429_combout ;
wire \regfile|ReadData1[27]~421_combout ;
wire \regfile|ReadData1[27]~422_combout ;
wire \regfile|ReadData1[27]~423_combout ;
wire \regfile|ReadData1[27]~424_combout ;
wire \regfile|ReadData1[27]~425_combout ;
wire \regfile|ReadData1[27]~426_combout ;
wire \regfile|ReadData1[27]~427_combout ;
wire \regfile|ReadData1[27]~430_combout ;
wire \regfile|ReadData1[27]~441_combout ;
wire \ula|ShiftRight3~39_combout ;
wire \ula|ShiftRight3~37_combout ;
wire \ula|Add1~48_combout ;
wire \ula|Mux7~10_combout ;
wire \ula|result~47_combout ;
wire \ula|Mux7~2_combout ;
wire \ula|ShiftRight0~34_combout ;
wire \ula|ShiftRight0~112_combout ;
wire \ula|ShiftRight0~99_combout ;
wire \ula|ShiftRight1~61_combout ;
wire \ula|Mux7~3_combout ;
wire \ula|ShiftLeft1~41_combout ;
wire \ula|result~48_combout ;
wire \ula|Mux7~6_combout ;
wire \ula|Add0~48_combout ;
wire \ula|ShiftLeft0~24_combout ;
wire \ula|ShiftLeft0~42_combout ;
wire \ula|ShiftLeft0~43_combout ;
wire \ula|ShiftLeft0~106_combout ;
wire \ula|ShiftLeft0~104_combout ;
wire \ula|Mux7~4_combout ;
wire \ula|ShiftLeft0~103_combout ;
wire \ula|Mux7~5_combout ;
wire \ula|Mux7~7_combout ;
wire \ula|Mux7~8_combout ;
wire \ula|Mux7~9_combout ;
wire \ula|Mux7~13_combout ;
wire \ula|Mux7~11_combout ;
wire \ula|Mux7~12_combout ;
wire \mux_valor_write_data|saida[24]~73_combout ;
wire \regfile|regs[4][24]~q ;
wire \regfile|ReadData1[24]~496_combout ;
wire \regfile|ReadData1[24]~497_combout ;
wire \regfile|ReadData1[24]~498_combout ;
wire \regfile|ReadData1[24]~499_combout ;
wire \regfile|ReadData1[24]~500_combout ;
wire \regfile|ReadData1[24]~494_combout ;
wire \regfile|ReadData1[24]~495_combout ;
wire \regfile|ReadData1[24]~501_combout ;
wire \regfile|ReadData1[24]~502_combout ;
wire \regfile|ReadData1[24]~503_combout ;
wire \regfile|ReadData1[24]~504_combout ;
wire \ula|ShiftRight3~36_combout ;
wire \ula|Add1~41 ;
wire \ula|Add1~42_combout ;
wire \ula|result~41_combout ;
wire \ula|Mux10~2_combout ;
wire \ula|ShiftRight1~51_combout ;
wire \ula|ShiftRight1~10_combout ;
wire \ula|ShiftRight0~35_combout ;
wire \ula|ShiftRight0~58_combout ;
wire \ula|ShiftRight1~50_combout ;
wire \ula|ShiftRight1~52_combout ;
wire \ula|ShiftRight0~87_combout ;
wire \ula|ShiftRight0~88_combout ;
wire \ula|Mux10~3_combout ;
wire \ula|ShiftLeft1~38_combout ;
wire \ula|Mux10~4_combout ;
wire \ula|Add0~42_combout ;
wire \ula|ShiftLeft0~26_combout ;
wire \ula|ShiftLeft0~29_combout ;
wire \ula|Mux10~5_combout ;
wire \ula|Mux10~6_combout ;
wire \ula|result~42_combout ;
wire \ula|Mux10~7_combout ;
wire \ula|Mux10~8_combout ;
wire \ula|Mux10~13_combout ;
wire \ula|Mux10~9_combout ;
wire \ula|Mux10~10_combout ;
wire \ula|Mux10~11_combout ;
wire \ula|Mux10~12_combout ;
wire \mux_valor_write_data|saida[21]~76_combout ;
wire \regfile|regs[15][21]~q ;
wire \mux_in_2_ALU|saida[21]~246_combout ;
wire \mux_in_2_ALU|saida[21]~247_combout ;
wire \mux_in_2_ALU|saida[21]~239_combout ;
wire \mux_in_2_ALU|saida[21]~240_combout ;
wire \mux_in_2_ALU|saida[21]~243_combout ;
wire \mux_in_2_ALU|saida[21]~244_combout ;
wire \mux_in_2_ALU|saida[21]~241_combout ;
wire \mux_in_2_ALU|saida[21]~242_combout ;
wire \mux_in_2_ALU|saida[21]~245_combout ;
wire \mux_in_2_ALU|saida[21]~248_combout ;
wire \mux_in_2_ALU|saida[21]~235_combout ;
wire \mux_in_2_ALU|saida[21]~236_combout ;
wire \mux_in_2_ALU|saida[21]~230_combout ;
wire \mux_in_2_ALU|saida[21]~231_combout ;
wire \mux_in_2_ALU|saida[21]~232_combout ;
wire \mux_in_2_ALU|saida[21]~233_combout ;
wire \mux_in_2_ALU|saida[21]~234_combout ;
wire \mux_in_2_ALU|saida[21]~228_combout ;
wire \mux_in_2_ALU|saida[21]~229_combout ;
wire \mux_in_2_ALU|saida[21]~237_combout ;
wire \mux_in_2_ALU|saida[21]~238_combout ;
wire \mux_in_2_ALU|saida[21]~249_combout ;
wire \ula|Add1~43 ;
wire \ula|Add1~44_combout ;
wire \ula|ShiftRight3~35_combout ;
wire \ula|result~43_combout ;
wire \ula|Mux9~2_combout ;
wire \ula|ShiftRight1~55_combout ;
wire \ula|ShiftRight1~28_combout ;
wire \ula|ShiftRight1~56_combout ;
wire \ula|ShiftRight1~57_combout ;
wire \ula|ShiftRight0~90_combout ;
wire \ula|ShiftRight0~91_combout ;
wire \ula|Mux9~3_combout ;
wire \ula|ShiftLeft1~39_combout ;
wire \ula|result~44_combout ;
wire \ula|Mux9~4_combout ;
wire \ula|Add0~44_combout ;
wire \ula|Mux4~6_combout ;
wire \ula|ShiftLeft0~35_combout ;
wire \ula|Mux9~5_combout ;
wire \ula|Mux9~6_combout ;
wire \ula|Mux9~7_combout ;
wire \ula|Mux9~8_combout ;
wire \ula|Mux9~13_combout ;
wire \ula|Mux9~9_combout ;
wire \ula|Mux9~10_combout ;
wire \ula|Mux9~11_combout ;
wire \ula|Mux9~12_combout ;
wire \mux_valor_write_data|saida[22]~75_combout ;
wire \regfile|regs[14][22]~q ;
wire \regfile|ReadData1[22]~564_combout ;
wire \regfile|ReadData1[22]~565_combout ;
wire \regfile|ReadData1[22]~559_combout ;
wire \regfile|ReadData1[22]~560_combout ;
wire \regfile|ReadData1[22]~561_combout ;
wire \regfile|ReadData1[22]~562_combout ;
wire \regfile|ReadData1[22]~563_combout ;
wire \regfile|ReadData1[22]~557_combout ;
wire \regfile|ReadData1[22]~558_combout ;
wire \regfile|ReadData1[22]~566_combout ;
wire \regfile|ReadData1[22]~567_combout ;
wire \ula|ShiftRight3~34_combout ;
wire \ula|Add1~33 ;
wire \ula|Add1~35 ;
wire \ula|Add1~37 ;
wire \ula|Add1~38_combout ;
wire \ula|result~37_combout ;
wire \ula|Mux12~2_combout ;
wire \ula|ShiftRight1~44_combout ;
wire \ula|ShiftRight1~29_combout ;
wire \ula|ShiftRight0~36_combout ;
wire \ula|ShiftRight1~42_combout ;
wire \ula|ShiftRight1~43_combout ;
wire \ula|ShiftRight1~71_combout ;
wire \ula|ShiftRight0~77_combout ;
wire \ula|ShiftRight0~78_combout ;
wire \ula|Mux12~3_combout ;
wire \ula|result~38_combout ;
wire \ula|Add0~38_combout ;
wire \ula|ShiftLeft0~93_combout ;
wire \ula|Mux12~4_combout ;
wire \ula|Mux12~5_combout ;
wire \ula|Mux12~6_combout ;
wire \ula|ShiftLeft1~35_combout ;
wire \ula|Mux12~7_combout ;
wire \ula|Mux12~12_combout ;
wire \ula|Mux12~8_combout ;
wire \ula|Mux12~9_combout ;
wire \ula|Mux12~10_combout ;
wire \ula|ShiftRight3~31_combout ;
wire \ula|Mux12~11_combout ;
wire \mux_valor_write_data|saida[19]~78_combout ;
wire \regfile|regs[23][19]~feeder_combout ;
wire \regfile|regs[23][19]~q ;
wire \regfile|ReadData1[19]~596_combout ;
wire \regfile|ReadData1[19]~597_combout ;
wire \regfile|ReadData1[19]~593_combout ;
wire \regfile|ReadData1[19]~594_combout ;
wire \regfile|ReadData1[19]~591_combout ;
wire \regfile|ReadData1[19]~592_combout ;
wire \regfile|ReadData1[19]~595_combout ;
wire \regfile|ReadData1[19]~589_combout ;
wire \regfile|ReadData1[19]~590_combout ;
wire \regfile|ReadData1[19]~598_combout ;
wire \regfile|ReadData1[19]~684_combout ;
wire \ula|Add1~39 ;
wire \ula|Add1~40_combout ;
wire \ula|result~39_combout ;
wire \ula|Mux11~2_combout ;
wire \ula|ShiftRight0~37_combout ;
wire \ula|ShiftRight0~82_combout ;
wire \ula|ShiftRight0~83_combout ;
wire \ula|ShiftRight1~47_combout ;
wire \ula|ShiftRight1~48_combout ;
wire \ula|ShiftRight1~49_combout ;
wire \ula|Mux11~3_combout ;
wire \ula|ShiftLeft1~37_combout ;
wire \ula|result~40_combout ;
wire \ula|ShiftLeft0~96_combout ;
wire \ula|ShiftLeft0~25_combout ;
wire \ula|Add0~40_combout ;
wire \ula|Mux11~4_combout ;
wire \ula|Mux11~5_combout ;
wire \ula|Mux11~6_combout ;
wire \ula|Mux11~7_combout ;
wire \ula|Mux11~12_combout ;
wire \ula|Mux11~8_combout ;
wire \ula|Mux11~9_combout ;
wire \ula|Mux11~10_combout ;
wire \ula|Mux11~11_combout ;
wire \mux_valor_write_data|saida[20]~77_combout ;
wire \regfile|regs[19][20]~q ;
wire \regfile|ReadData1[20]~575_combout ;
wire \regfile|ReadData1[20]~576_combout ;
wire \regfile|ReadData1[20]~572_combout ;
wire \regfile|ReadData1[20]~573_combout ;
wire \regfile|ReadData1[20]~570_combout ;
wire \regfile|ReadData1[20]~571_combout ;
wire \regfile|ReadData1[20]~574_combout ;
wire \regfile|ReadData1[20]~568_combout ;
wire \regfile|ReadData1[20]~569_combout ;
wire \regfile|ReadData1[20]~577_combout ;
wire \regfile|ReadData1[20]~588_combout ;
wire \ula|ShiftRight3~33_combout ;
wire \ula|Add1~36_combout ;
wire \ula|ShiftRight3~32_combout ;
wire \ula|result~35_combout ;
wire \ula|Mux13~2_combout ;
wire \ula|ShiftRight1~11_combout ;
wire \ula|ShiftRight1~30_combout ;
wire \ula|ShiftRight0~69_combout ;
wire \ula|ShiftRight0~70_combout ;
wire \ula|ShiftRight1~31_combout ;
wire \ula|ShiftRight1~70_combout ;
wire \ula|Mux13~3_combout ;
wire \ula|ShiftLeft1~36_combout ;
wire \ula|result~36_combout ;
wire \ula|ShiftLeft0~89_combout ;
wire \ula|Add0~36_combout ;
wire \ula|Mux13~4_combout ;
wire \ula|Mux13~5_combout ;
wire \ula|Mux13~6_combout ;
wire \ula|Mux13~7_combout ;
wire \ula|Mux13~12_combout ;
wire \ula|Mux13~8_combout ;
wire \ula|Mux13~9_combout ;
wire \ula|Mux13~10_combout ;
wire \ula|Mux13~11_combout ;
wire \mux_valor_write_data|saida[18]~79_combout ;
wire \regfile|regs[29][18]~q ;
wire \regfile|ReadData1[18]~631_combout ;
wire \regfile|ReadData1[18]~632_combout ;
wire \regfile|ReadData1[18]~638_combout ;
wire \regfile|ReadData1[18]~639_combout ;
wire \regfile|ReadData1[18]~635_combout ;
wire \regfile|ReadData1[18]~636_combout ;
wire \regfile|ReadData1[18]~633_combout ;
wire \regfile|ReadData1[18]~634_combout ;
wire \regfile|ReadData1[18]~637_combout ;
wire \regfile|ReadData1[18]~640_combout ;
wire \regfile|ReadData1[18]~651_combout ;
wire \ula|ShiftRight3~30_combout ;
wire \ula|Add1~34_combout ;
wire \ula|result~33_combout ;
wire \ula|Mux14~5_combout ;
wire \ula|ShiftRight0~38_combout ;
wire \ula|ShiftRight0~59_combout ;
wire \ula|ShiftRight1~12_combout ;
wire \ula|ShiftRight1~69_combout ;
wire \ula|ShiftRight0~60_combout ;
wire \ula|ShiftRight0~61_combout ;
wire \ula|Mux14~6_combout ;
wire \ula|ShiftLeft1~34_combout ;
wire \ula|result~34_combout ;
wire \ula|ShiftLeft0~85_combout ;
wire \ula|Add0~34_combout ;
wire \ula|Mux14~10_combout ;
wire \ula|Mux14~11_combout ;
wire \ula|Mux14~12_combout ;
wire \ula|Mux14~13_combout ;
wire \ula|Mux14~22_combout ;
wire \ula|Mux14~16_combout ;
wire \ula|Mux14~18_combout ;
wire \ula|Mux14~19_combout ;
wire \ula|Mux14~20_combout ;
wire \mux_valor_write_data|saida[17]~80_combout ;
wire \regfile|regs[29][17]~q ;
wire \regfile|ReadData1[17]~610_combout ;
wire \regfile|ReadData1[17]~611_combout ;
wire \regfile|ReadData1[17]~617_combout ;
wire \regfile|ReadData1[17]~618_combout ;
wire \regfile|ReadData1[17]~614_combout ;
wire \regfile|ReadData1[17]~615_combout ;
wire \regfile|ReadData1[17]~612_combout ;
wire \regfile|ReadData1[17]~613_combout ;
wire \regfile|ReadData1[17]~616_combout ;
wire \regfile|ReadData1[17]~619_combout ;
wire \regfile|ReadData1[17]~630_combout ;
wire \ula|ShiftRight3~28_combout ;
wire \ula|ShiftRight2~15_combout ;
wire \ula|Mux16~2_combout ;
wire \ula|Add0~30_combout ;
wire \ula|ShiftLeft0~74_combout ;
wire \ula|ShiftLeft0~71_combout ;
wire \ula|ShiftLeft0~75_combout ;
wire \ula|Mux16~3_combout ;
wire \ula|Mux16~6_combout ;
wire \ula|result~29_combout ;
wire \ula|ShiftRight3~24_combout ;
wire \ula|ShiftRight3~25_combout ;
wire \ula|ShiftRight3~26_combout ;
wire \ula|Mux16~0_combout ;
wire \ula|ShiftRight0~105_combout ;
wire \ula|ShiftRight0~39_combout ;
wire \ula|ShiftRight1~18_combout ;
wire \ula|ShiftRight1~36_combout ;
wire \ula|ShiftRight0~106_combout ;
wire \ula|ShiftRight0~107_combout ;
wire \ula|ShiftRight0~109_combout ;
wire \ula|ShiftRight1~68_combout ;
wire \ula|Mux16~1_combout ;
wire \ula|Mux16~8_combout ;
wire \mux_valor_write_data|saida[15]~82_combout ;
wire \regfile|regs[6][15]~q ;
wire \mux_in_2_ALU|saida[15]~371_combout ;
wire \mux_in_2_ALU|saida[15]~372_combout ;
wire \mux_in_2_ALU|saida[15]~378_combout ;
wire \mux_in_2_ALU|saida[15]~379_combout ;
wire \mux_in_2_ALU|saida[15]~375_combout ;
wire \mux_in_2_ALU|saida[15]~376_combout ;
wire \mux_in_2_ALU|saida[15]~373_combout ;
wire \mux_in_2_ALU|saida[15]~374_combout ;
wire \mux_in_2_ALU|saida[15]~377_combout ;
wire \mux_in_2_ALU|saida[15]~380_combout ;
wire \mux_in_2_ALU|saida[15]~360_combout ;
wire \mux_in_2_ALU|saida[15]~361_combout ;
wire \mux_in_2_ALU|saida[15]~367_combout ;
wire \mux_in_2_ALU|saida[15]~368_combout ;
wire \mux_in_2_ALU|saida[15]~362_combout ;
wire \mux_in_2_ALU|saida[15]~363_combout ;
wire \mux_in_2_ALU|saida[15]~364_combout ;
wire \mux_in_2_ALU|saida[15]~365_combout ;
wire \mux_in_2_ALU|saida[15]~366_combout ;
wire \mux_in_2_ALU|saida[15]~369_combout ;
wire \mux_in_2_ALU|saida[15]~370_combout ;
wire \mux_in_2_ALU|saida[15]~381_combout ;
wire \ula|Add1~31 ;
wire \ula|Add1~32_combout ;
wire \ula|Mux15~6_combout ;
wire \ula|ShiftLeft1~32_combout ;
wire \ula|ShiftLeft1~31_combout ;
wire \ula|ShiftLeft1~33_combout ;
wire \ula|Mux15~3_combout ;
wire \ula|Mux15~4_combout ;
wire \ula|Add0~32_combout ;
wire \ula|ShiftRight2~18_combout ;
wire \ula|ShiftRight2~19_combout ;
wire \ula|ShiftRight2~20_combout ;
wire \ula|result~32_combout ;
wire \ula|Mux15~1_combout ;
wire \ula|ShiftLeft0~76_combout ;
wire \ula|ShiftLeft0~79_combout ;
wire \ula|ShiftLeft0~80_combout ;
wire \ula|ShiftLeft0~81_combout ;
wire \ula|Mux15~2_combout ;
wire \ula|Mux15~5_combout ;
wire \ula|result~31_combout ;
wire \ula|ShiftRight2~16_combout ;
wire \ula|ShiftRight2~17_combout ;
wire \ula|ShiftRight3~29_combout ;
wire \ula|Mux15~0_combout ;
wire \ula|ShiftRight0~40_combout ;
wire \ula|ShiftRight0~41_combout ;
wire \ula|ShiftRight0~42_combout ;
wire \ula|Mux15~8_combout ;
wire \ula|Mux15~9_combout ;
wire \ula|Mux15~7_combout ;
wire \mux_valor_write_data|saida[16]~81_combout ;
wire \regfile|regs[15][16]~q ;
wire \regfile|ReadData1[16]~669_combout ;
wire \regfile|ReadData1[16]~670_combout ;
wire \regfile|ReadData1[16]~662_combout ;
wire \regfile|ReadData1[16]~663_combout ;
wire \regfile|ReadData1[16]~664_combout ;
wire \regfile|ReadData1[16]~665_combout ;
wire \regfile|ReadData1[16]~666_combout ;
wire \regfile|ReadData1[16]~667_combout ;
wire \regfile|ReadData1[16]~668_combout ;
wire \regfile|ReadData1[16]~671_combout ;
wire \regfile|ReadData1[16]~672_combout ;
wire \ula|ShiftRight3~22_combout ;
wire \ula|ShiftRight3~20_combout ;
wire \ula|Add1~25 ;
wire \ula|Add1~26_combout ;
wire \ula|Mux25~32_combout ;
wire \ula|Mux19~7_combout ;
wire \ula|result~25_combout ;
wire \ula|ShiftRight1~5_combout ;
wire \ula|ShiftRight0~15_combout ;
wire \ula|ShiftRight0~44_combout ;
wire \ula|ShiftRight0~89_combout ;
wire \ula|Mux19~6_combout ;
wire \ula|ShiftRight1~66_combout ;
wire \ula|ShiftRight0~104_combout ;
wire \ula|Mux19~5_combout ;
wire \ula|Mux18~2_combout ;
wire \ula|Mux18~3_combout ;
wire \ula|Mux19~8_combout ;
wire \ula|ShiftLeft1~24_combout ;
wire \ula|ShiftLeft1~26_combout ;
wire \ula|result~26_combout ;
wire \ula|Mux25~15_combout ;
wire \ula|Add0~26_combout ;
wire \ula|Mux18~4_combout ;
wire \ula|Mux18~5_combout ;
wire \ula|Mux18~6_combout ;
wire \ula|Mux18~7_combout ;
wire \ula|Mux18~12_combout ;
wire \ula|Mux19~9_combout ;
wire \ula|Mux18~8_combout ;
wire \ula|Mux18~9_combout ;
wire \ula|Mux18~10_combout ;
wire \ula|Mux18~11_combout ;
wire \mux_valor_write_data|saida[13]~84_combout ;
wire \regfile|regs[23][13]~q ;
wire \regfile|ReadData1[13]~197_combout ;
wire \regfile|ReadData1[13]~198_combout ;
wire \regfile|ReadData1[13]~190_combout ;
wire \regfile|ReadData1[13]~191_combout ;
wire \regfile|ReadData1[13]~192_combout ;
wire \regfile|ReadData1[13]~193_combout ;
wire \regfile|ReadData1[13]~194_combout ;
wire \regfile|ReadData1[13]~195_combout ;
wire \regfile|ReadData1[13]~196_combout ;
wire \regfile|ReadData1[13]~199_combout ;
wire \regfile|ReadData1[13]~690_combout ;
wire \ula|Add1~27 ;
wire \ula|Add1~28_combout ;
wire \ula|ShiftRight3~23_combout ;
wire \ula|ShiftRight3~21_combout ;
wire \mux_in_2_ALU|saida[14]~389_combout ;
wire \mux_in_2_ALU|saida[14]~390_combout ;
wire \mux_in_2_ALU|saida[14]~384_combout ;
wire \mux_in_2_ALU|saida[14]~385_combout ;
wire \mux_in_2_ALU|saida[14]~386_combout ;
wire \mux_in_2_ALU|saida[14]~387_combout ;
wire \mux_in_2_ALU|saida[14]~388_combout ;
wire \mux_in_2_ALU|saida[14]~382_combout ;
wire \mux_in_2_ALU|saida[14]~383_combout ;
wire \mux_in_2_ALU|saida[14]~391_combout ;
wire \mux_in_2_ALU|saida[14]~392_combout ;
wire \ula|result~27_combout ;
wire \ula|ShiftRight1~19_combout ;
wire \ula|ShiftRight0~92_combout ;
wire \ula|ShiftRight1~67_combout ;
wire \ula|ShiftRight0~117_combout ;
wire \ula|Mux17~2_combout ;
wire \ula|Mux17~3_combout ;
wire \ula|ShiftLeft1~25_combout ;
wire \ula|ShiftLeft1~27_combout ;
wire \ula|result~28_combout ;
wire \ula|Mux17~4_combout ;
wire \ula|Add0~28_combout ;
wire \ula|Mux17~5_combout ;
wire \ula|Mux17~6_combout ;
wire \ula|Mux17~7_combout ;
wire \ula|Mux17~12_combout ;
wire \ula|Mux17~8_combout ;
wire \ula|Mux17~9_combout ;
wire \ula|Mux17~10_combout ;
wire \ula|Mux17~11_combout ;
wire \mux_valor_write_data|saida[14]~83_combout ;
wire \regfile|regs[21][14]~q ;
wire \mux_in_2_ALU|saida[14]~393_combout ;
wire \mux_in_2_ALU|saida[14]~394_combout ;
wire \mux_in_2_ALU|saida[14]~395_combout ;
wire \mux_in_2_ALU|saida[14]~396_combout ;
wire \mux_in_2_ALU|saida[14]~397_combout ;
wire \mux_in_2_ALU|saida[14]~398_combout ;
wire \mux_in_2_ALU|saida[14]~399_combout ;
wire \mux_in_2_ALU|saida[14]~400_combout ;
wire \mux_in_2_ALU|saida[14]~401_combout ;
wire \mux_in_2_ALU|saida[14]~402_combout ;
wire \mux_in_2_ALU|saida[14]~403_combout ;
wire \ula|ShiftLeft0~5_combout ;
wire \ula|ShiftLeft0~8_combout ;
wire \ula|ShiftLeft0~9_combout ;
wire \ula|Mux31~3_combout ;
wire \ula|Mux0~1_combout ;
wire \ula|ShiftRight2~25_combout ;
wire \ula|Add0~61 ;
wire \ula|Add0~62_combout ;
wire \ula|Mux0~2_combout ;
wire \ula|Mux0~3_combout ;
wire \ula|Mux0~4_combout ;
wire \ula|Mux0~6_combout ;
wire \ula|Mux0~7_combout ;
wire \ula|Mux0~8_combout ;
wire \ula|Mux0~5_combout ;
wire \ula|ShiftRight0~14_combout ;
wire \ula|Mux0~9_combout ;
wire \ula|Mux0~10_combout ;
wire \ula|Mux0~11_combout ;
wire \ula|Add1~61 ;
wire \ula|Add1~62_combout ;
wire \ula|ShiftLeft1~14_combout ;
wire \ula|ShiftLeft1~13_combout ;
wire \ula|ShiftLeft1~61_combout ;
wire \ula|ShiftLeft1~59_combout ;
wire \ula|ShiftLeft1~60_combout ;
wire \ula|ShiftLeft1~62_combout ;
wire \ula|Mux0~12_combout ;
wire \ula|Mux0~13_combout ;
wire \ula|Mux0~14_combout ;
wire \ula|Mux0~15_combout ;
wire \ula|Mux0~16_combout ;
wire \mux_valor_write_data|saida[31]~66_combout ;
wire \regfile|regs[23][31]~q ;
wire \mux_in_2_ALU|saida[31]~13_combout ;
wire \mux_in_2_ALU|saida[31]~14_combout ;
wire \mux_in_2_ALU|saida[31]~6_combout ;
wire \mux_in_2_ALU|saida[31]~7_combout ;
wire \mux_in_2_ALU|saida[31]~10_combout ;
wire \mux_in_2_ALU|saida[31]~11_combout ;
wire \mux_in_2_ALU|saida[31]~8_combout ;
wire \mux_in_2_ALU|saida[31]~9_combout ;
wire \mux_in_2_ALU|saida[31]~12_combout ;
wire \mux_in_2_ALU|saida[31]~15_combout ;
wire \mux_in_2_ALU|saida[31]~17_combout ;
wire \mux_in_2_ALU|saida[31]~19_combout ;
wire \mux_in_2_ALU|saida[31]~20_combout ;
wire \mux_in_2_ALU|saida[31]~23_combout ;
wire \mux_in_2_ALU|saida[31]~24_combout ;
wire \mux_in_2_ALU|saida[31]~21_combout ;
wire \mux_in_2_ALU|saida[31]~22_combout ;
wire \mux_in_2_ALU|saida[31]~25_combout ;
wire \mux_in_2_ALU|saida[31]~26_combout ;
wire \mux_in_2_ALU|saida[31]~27_combout ;
wire \mux_in_2_ALU|saida[31]~28_combout ;
wire \mux_in_2_ALU|saida[31]~29_combout ;
wire \ula|LessThan1~1_cout ;
wire \ula|LessThan1~3_cout ;
wire \ula|LessThan1~5_cout ;
wire \ula|LessThan1~7_cout ;
wire \ula|LessThan1~9_cout ;
wire \ula|LessThan1~11_cout ;
wire \ula|LessThan1~13_cout ;
wire \ula|LessThan1~15_cout ;
wire \ula|LessThan1~17_cout ;
wire \ula|LessThan1~19_cout ;
wire \ula|LessThan1~21_cout ;
wire \ula|LessThan1~23_cout ;
wire \ula|LessThan1~25_cout ;
wire \ula|LessThan1~27_cout ;
wire \ula|LessThan1~29_cout ;
wire \ula|LessThan1~31_cout ;
wire \ula|LessThan1~33_cout ;
wire \ula|LessThan1~35_cout ;
wire \ula|LessThan1~37_cout ;
wire \ula|LessThan1~39_cout ;
wire \ula|LessThan1~41_cout ;
wire \ula|LessThan1~43_cout ;
wire \ula|LessThan1~45_cout ;
wire \ula|LessThan1~47_cout ;
wire \ula|LessThan1~49_cout ;
wire \ula|LessThan1~51_cout ;
wire \ula|LessThan1~53_cout ;
wire \ula|LessThan1~55_cout ;
wire \ula|LessThan1~57_cout ;
wire \ula|LessThan1~59_cout ;
wire \ula|LessThan1~61_cout ;
wire \ula|LessThan1~62_combout ;
wire \ula|LessThan0~1_cout ;
wire \ula|LessThan0~3_cout ;
wire \ula|LessThan0~5_cout ;
wire \ula|LessThan0~7_cout ;
wire \ula|LessThan0~9_cout ;
wire \ula|LessThan0~11_cout ;
wire \ula|LessThan0~13_cout ;
wire \ula|LessThan0~15_cout ;
wire \ula|LessThan0~17_cout ;
wire \ula|LessThan0~19_cout ;
wire \ula|LessThan0~21_cout ;
wire \ula|LessThan0~23_cout ;
wire \ula|LessThan0~25_cout ;
wire \ula|LessThan0~27_cout ;
wire \ula|LessThan0~29_cout ;
wire \ula|LessThan0~31_cout ;
wire \ula|LessThan0~33_cout ;
wire \ula|LessThan0~35_cout ;
wire \ula|LessThan0~37_cout ;
wire \ula|LessThan0~39_cout ;
wire \ula|LessThan0~41_cout ;
wire \ula|LessThan0~43_cout ;
wire \ula|LessThan0~45_cout ;
wire \ula|LessThan0~47_cout ;
wire \ula|LessThan0~49_cout ;
wire \ula|LessThan0~51_cout ;
wire \ula|LessThan0~53_cout ;
wire \ula|LessThan0~55_cout ;
wire \ula|LessThan0~57_cout ;
wire \ula|LessThan0~59_cout ;
wire \ula|LessThan0~61_cout ;
wire \ula|LessThan0~62_combout ;
wire \ula|Mux31~10_combout ;
wire \ula|ShiftLeft1~6_combout ;
wire \ula|Mux31~6_combout ;
wire \ula|Mux31~7_combout ;
wire \ula|Add0~0_combout ;
wire \ula|ShiftRight2~3_combout ;
wire \ula|ShiftRight2~4_combout ;
wire \ula|ShiftRight2~5_combout ;
wire \ula|Mux31~4_combout ;
wire \ula|Mux31~5_combout ;
wire \ula|Mux31~8_combout ;
wire \ula|ShiftRight1~4_combout ;
wire \ula|ShiftRight0~25_combout ;
wire \ula|ShiftRight0~22_combout ;
wire \ula|ShiftRight0~23_combout ;
wire \ula|ShiftRight0~24_combout ;
wire \ula|ShiftRight0~26_combout ;
wire \ula|ShiftRight0~27_combout ;
wire \ula|ShiftRight0~19_combout ;
wire \ula|ShiftRight0~18_combout ;
wire \ula|ShiftRight0~20_combout ;
wire \ula|ShiftRight0~16_combout ;
wire \ula|ShiftRight0~17_combout ;
wire \ula|ShiftRight0~21_combout ;
wire \ula|ShiftRight0~28_combout ;
wire \ula|ShiftRight0~43_combout ;
wire \mux_in_2_ALU|saida[0]~612_combout ;
wire \ula|result~0_combout ;
wire \ula|Mux31~0_combout ;
wire \ula|Mux31~1_combout ;
wire \ula|Mux31~11_combout ;
wire \mux_valor_write_data|saida[0]~95_combout ;
wire \regfile|regs[19][0]~q ;
wire \regfile|ReadData1[0]~134_combout ;
wire \regfile|ReadData1[0]~135_combout ;
wire \regfile|ReadData1[0]~129_combout ;
wire \regfile|ReadData1[0]~130_combout ;
wire \regfile|ReadData1[0]~131_combout ;
wire \regfile|ReadData1[0]~132_combout ;
wire \regfile|ReadData1[0]~133_combout ;
wire \regfile|ReadData1[0]~127_combout ;
wire \regfile|ReadData1[0]~128_combout ;
wire \regfile|ReadData1[0]~136_combout ;
wire \ula|ShiftLeft1~4_combout ;
wire \ula|Add1~1 ;
wire \ula|Add1~2_combout ;
wire \ula|Mux30~7_combout ;
wire \ula|result~1_combout ;
wire \ula|ShiftRight3~1_combout ;
wire \ula|ShiftRight2~6_combout ;
wire \ula|ShiftRight2~7_combout ;
wire \ula|ShiftRight3~2_combout ;
wire \ula|Mux30~0_combout ;
wire \ula|ShiftRight1~7_combout ;
wire \ula|ShiftRight0~50_combout ;
wire \ula|ShiftRight0~48_combout ;
wire \ula|ShiftRight0~47_combout ;
wire \ula|ShiftRight0~49_combout ;
wire \ula|ShiftRight0~51_combout ;
wire \ula|ShiftRight1~6_combout ;
wire \ula|ShiftRight0~45_combout ;
wire \ula|ShiftRight0~46_combout ;
wire \ula|ShiftRight0~52_combout ;
wire \ula|ShiftRight0~62_combout ;
wire \ula|ShiftRight1~16_combout ;
wire \ula|ShiftRight1~15_combout ;
wire \ula|ShiftRight1~17_combout ;
wire \ula|Mux30~1_combout ;
wire \ula|ShiftLeft1~9_combout ;
wire \ula|Mux30~4_combout ;
wire \ula|Mux30~5_combout ;
wire \ula|ShiftLeft0~13_combout ;
wire \ula|Add0~2_combout ;
wire \ula|result~2_combout ;
wire \ula|ShiftRight2~8_combout ;
wire \ula|ShiftRight2~9_combout ;
wire \ula|ShiftRight2~10_combout ;
wire \ula|ShiftRight2~11_combout ;
wire \ula|Mux30~2_combout ;
wire \ula|Mux30~3_combout ;
wire \ula|Mux30~6_combout ;
wire \ula|Mux30~8_combout ;
wire \mux_valor_write_data|saida[1]~93_combout ;
wire \regfile|regs[15][1]~q ;
wire \regfile|ReadData1[1]~102_combout ;
wire \regfile|ReadData1[1]~103_combout ;
wire \regfile|ReadData1[1]~95_combout ;
wire \regfile|ReadData1[1]~96_combout ;
wire \regfile|ReadData1[1]~99_combout ;
wire \regfile|ReadData1[1]~100_combout ;
wire \regfile|ReadData1[1]~97_combout ;
wire \regfile|ReadData1[1]~98_combout ;
wire \regfile|ReadData1[1]~101_combout ;
wire \regfile|ReadData1[1]~104_combout ;
wire \regfile|ReadData1[1]~702_combout ;
wire \ula|Add1~3 ;
wire \ula|Add1~4_combout ;
wire \ula|ShiftLeft1~63_combout ;
wire \ula|ShiftLeft1~12_combout ;
wire \ula|Mux29~4_combout ;
wire \ula|Mux29~5_combout ;
wire \ula|result~4_combout ;
wire \ula|ShiftRight3~5_combout ;
wire \ula|ShiftRight3~6_combout ;
wire \ula|ShiftRight2~12_combout ;
wire \ula|ShiftRight2~13_combout ;
wire \ula|Mux29~2_combout ;
wire \ula|Add0~4_combout ;
wire \ula|ShiftLeft0~16_combout ;
wire \ula|Mux29~3_combout ;
wire \ula|Mux29~6_combout ;
wire \ula|Mux29~7_combout ;
wire \ula|result~3_combout ;
wire \ula|ShiftRight3~4_combout ;
wire \ula|ShiftRight3~7_combout ;
wire \ula|Mux29~0_combout ;
wire \ula|Mux19~2_combout ;
wire \ula|ShiftRight1~20_combout ;
wire \ula|ShiftRight1~21_combout ;
wire \ula|ShiftRight0~63_combout ;
wire \ula|ShiftRight0~64_combout ;
wire \ula|ShiftRight0~65_combout ;
wire \ula|ShiftRight1~22_combout ;
wire \ula|ShiftRight1~23_combout ;
wire \ula|ShiftRight0~66_combout ;
wire \ula|ShiftRight0~67_combout ;
wire \ula|ShiftRight0~71_combout ;
wire \ula|ShiftRight1~34_combout ;
wire \ula|ShiftRight1~35_combout ;
wire \ula|Mux29~1_combout ;
wire \ula|Mux29~8_combout ;
wire \mux_valor_write_data|saida[2]~96_combout ;
wire \regfile|regs[25][2]~feeder_combout ;
wire \regfile|regs[25][2]~q ;
wire \regfile|ReadData1[2]~148_combout ;
wire \regfile|ReadData1[2]~149_combout ;
wire \regfile|ReadData1[2]~155_combout ;
wire \regfile|ReadData1[2]~156_combout ;
wire \regfile|ReadData1[2]~150_combout ;
wire \regfile|ReadData1[2]~151_combout ;
wire \regfile|ReadData1[2]~152_combout ;
wire \regfile|ReadData1[2]~153_combout ;
wire \regfile|ReadData1[2]~154_combout ;
wire \regfile|ReadData1[2]~157_combout ;
wire \regfile|ReadData1[2]~701_combout ;
wire \ula|Add1~5 ;
wire \ula|Add1~6_combout ;
wire \ula|Mux28~7_combout ;
wire \ula|ShiftLeft1~15_combout ;
wire \ula|Mux28~4_combout ;
wire \ula|Mux28~5_combout ;
wire \ula|Add0~6_combout ;
wire \ula|ShiftLeft0~21_combout ;
wire \ula|result~6_combout ;
wire \ula|ShiftRight3~8_combout ;
wire \ula|ShiftRight3~9_combout ;
wire \ula|ShiftRight2~14_combout ;
wire \ula|Mux28~2_combout ;
wire \ula|Mux28~3_combout ;
wire \ula|Mux28~6_combout ;
wire \ula|result~5_combout ;
wire \ula|ShiftRight3~10_combout ;
wire \ula|Mux28~0_combout ;
wire \ula|ShiftRight1~45_combout ;
wire \ula|ShiftRight0~73_combout ;
wire \ula|ShiftRight1~38_combout ;
wire \ula|ShiftRight0~74_combout ;
wire \ula|ShiftRight1~37_combout ;
wire \ula|ShiftRight0~72_combout ;
wire \ula|ShiftRight0~75_combout ;
wire \ula|ShiftRight1~46_combout ;
wire \ula|ShiftRight0~79_combout ;
wire \ula|Mux28~1_combout ;
wire \ula|Mux28~8_combout ;
wire \mux_valor_write_data|saida[3]~94_combout ;
wire \regfile|regs[7][3]~q ;
wire \mux_in_2_ALU|saida[3]~669_combout ;
wire \mux_in_2_ALU|saida[3]~670_combout ;
wire \mux_in_2_ALU|saida[3]~676_combout ;
wire \mux_in_2_ALU|saida[3]~677_combout ;
wire \mux_in_2_ALU|saida[3]~671_combout ;
wire \mux_in_2_ALU|saida[3]~672_combout ;
wire \mux_in_2_ALU|saida[3]~673_combout ;
wire \mux_in_2_ALU|saida[3]~674_combout ;
wire \mux_in_2_ALU|saida[3]~675_combout ;
wire \mux_in_2_ALU|saida[3]~678_combout ;
wire \mux_in_2_ALU|saida[3]~679_combout ;
wire \mux_in_2_ALU|saida[3]~690_combout ;
wire \ula|Add1~7 ;
wire \ula|Add1~9 ;
wire \ula|Add1~10_combout ;
wire \ula|ShiftRight3~14_combout ;
wire \ula|Mux26~10_combout ;
wire \ula|ShiftLeft1~17_combout ;
wire \ula|result~10_combout ;
wire \ula|Mux26~6_combout ;
wire \ula|Add0~10_combout ;
wire \ula|Mux26~7_combout ;
wire \ula|Mux26~8_combout ;
wire \ula|ShiftLeft1~18_combout ;
wire \ula|Mux26~9_combout ;
wire \ula|Mux26~13_combout ;
wire \ula|Mux25~14_combout ;
wire \ula|result~9_combout ;
wire \ula|Mux25~13_combout ;
wire \ula|ShiftRight0~86_combout ;
wire \ula|Mux25~10_combout ;
wire \ula|ShiftRight0~85_combout ;
wire \ula|Mux25~11_combout ;
wire \ula|Mux25~12_combout ;
wire \ula|Mux26~2_combout ;
wire \ula|Mux26~3_combout ;
wire \ula|Mux26~4_combout ;
wire \ula|Mux26~5_combout ;
wire \ula|Mux26~11_combout ;
wire \ula|Mux26~12_combout ;
wire \mux_valor_write_data|saida[5]~90_combout ;
wire \regfile|regs[31][5]~feeder_combout ;
wire \regfile|regs[31][5]~q ;
wire \regfile|ReadData1[5]~281_combout ;
wire \regfile|ReadData1[5]~282_combout ;
wire \regfile|ReadData1[5]~274_combout ;
wire \regfile|ReadData1[5]~275_combout ;
wire \regfile|ReadData1[5]~278_combout ;
wire \regfile|ReadData1[5]~279_combout ;
wire \regfile|ReadData1[5]~276_combout ;
wire \regfile|ReadData1[5]~277_combout ;
wire \regfile|ReadData1[5]~280_combout ;
wire \regfile|ReadData1[5]~283_combout ;
wire \regfile|ReadData1[5]~698_combout ;
wire \ula|Add1~11 ;
wire \ula|Add1~13 ;
wire \ula|Add1~14_combout ;
wire \ula|Mux24~10_combout ;
wire \ula|ShiftLeft1~20_combout ;
wire \mux_in_2_ALU|saida[7]~569_combout ;
wire \mux_in_2_ALU|saida[7]~570_combout ;
wire \mux_in_2_ALU|saida[7]~571_combout ;
wire \mux_in_2_ALU|saida[7]~572_combout ;
wire \mux_in_2_ALU|saida[7]~573_combout ;
wire \mux_in_2_ALU|saida[7]~574_combout ;
wire \mux_in_2_ALU|saida[7]~575_combout ;
wire \mux_in_2_ALU|saida[7]~576_combout ;
wire \mux_in_2_ALU|saida[7]~577_combout ;
wire \mux_in_2_ALU|saida[7]~578_combout ;
wire \ula|result~14_combout ;
wire \ula|Mux24~6_combout ;
wire \ula|Add0~14_combout ;
wire \ula|Mux24~7_combout ;
wire \ula|Mux24~8_combout ;
wire \ula|Mux24~9_combout ;
wire \ula|Mux24~13_combout ;
wire \ula|result~13_combout ;
wire \ula|ShiftRight1~59_combout ;
wire \ula|ShiftRight1~58_combout ;
wire \ula|ShiftRight0~96_combout ;
wire \ula|Mux24~2_combout ;
wire \ula|Mux24~3_combout ;
wire \ula|Mux24~4_combout ;
wire \ula|Mux24~5_combout ;
wire \ula|Mux24~11_combout ;
wire \ula|Mux24~12_combout ;
wire \mux_valor_write_data|saida[7]~91_combout ;
wire \regfile|regs[14][7]~feeder_combout ;
wire \regfile|regs[14][7]~q ;
wire \mux_in_2_ALU|saida[7]~565_combout ;
wire \mux_in_2_ALU|saida[7]~566_combout ;
wire \mux_in_2_ALU|saida[7]~558_combout ;
wire \mux_in_2_ALU|saida[7]~559_combout ;
wire \mux_in_2_ALU|saida[7]~562_combout ;
wire \mux_in_2_ALU|saida[7]~563_combout ;
wire \mux_in_2_ALU|saida[7]~560_combout ;
wire \mux_in_2_ALU|saida[7]~561_combout ;
wire \mux_in_2_ALU|saida[7]~564_combout ;
wire \mux_in_2_ALU|saida[7]~567_combout ;
wire \mux_in_2_ALU|saida[7]~568_combout ;
wire \mux_in_2_ALU|saida[7]~579_combout ;
wire \ula|Add1~15 ;
wire \ula|Add1~17 ;
wire \ula|Add1~18_combout ;
wire \mux_in_2_ALU|saida[9]~503_combout ;
wire \mux_in_2_ALU|saida[9]~504_combout ;
wire \mux_in_2_ALU|saida[9]~510_combout ;
wire \mux_in_2_ALU|saida[9]~511_combout ;
wire \mux_in_2_ALU|saida[9]~505_combout ;
wire \mux_in_2_ALU|saida[9]~506_combout ;
wire \mux_in_2_ALU|saida[9]~507_combout ;
wire \mux_in_2_ALU|saida[9]~508_combout ;
wire \mux_in_2_ALU|saida[9]~509_combout ;
wire \mux_in_2_ALU|saida[9]~512_combout ;
wire \ula|result~17_combout ;
wire \ula|ShiftRight0~100_combout ;
wire \ula|Mux22~2_combout ;
wire \ula|Mux22~3_combout ;
wire \ula|ShiftLeft1~22_combout ;
wire \ula|result~18_combout ;
wire \ula|Add0~18_combout ;
wire \ula|Mux22~4_combout ;
wire \ula|Mux22~5_combout ;
wire \ula|Mux22~6_combout ;
wire \ula|Mux22~7_combout ;
wire \ula|Mux22~12_combout ;
wire \ula|Mux22~8_combout ;
wire \ula|Mux22~9_combout ;
wire \ula|Mux22~10_combout ;
wire \ula|Mux22~11_combout ;
wire \mux_valor_write_data|saida[9]~88_combout ;
wire \regfile|regs[14][9]~feeder_combout ;
wire \regfile|regs[14][9]~q ;
wire \mux_in_2_ALU|saida[9]~499_combout ;
wire \mux_in_2_ALU|saida[9]~500_combout ;
wire \mux_in_2_ALU|saida[9]~492_combout ;
wire \mux_in_2_ALU|saida[9]~493_combout ;
wire \mux_in_2_ALU|saida[9]~494_combout ;
wire \mux_in_2_ALU|saida[9]~495_combout ;
wire \mux_in_2_ALU|saida[9]~496_combout ;
wire \mux_in_2_ALU|saida[9]~497_combout ;
wire \mux_in_2_ALU|saida[9]~498_combout ;
wire \mux_in_2_ALU|saida[9]~501_combout ;
wire \mux_in_2_ALU|saida[9]~502_combout ;
wire \mux_in_2_ALU|saida[9]~513_combout ;
wire \ula|Add1~19 ;
wire \ula|Add1~20_combout ;
wire \ula|ShiftRight3~19_combout ;
wire \ula|result~19_combout ;
wire \ula|ShiftRight0~101_combout ;
wire \ula|Mux21~2_combout ;
wire \ula|Mux21~3_combout ;
wire \ula|ShiftLeft1~21_combout ;
wire \ula|ShiftLeft1~23_combout ;
wire \ula|result~20_combout ;
wire \ula|Mux21~4_combout ;
wire \ula|Add0~20_combout ;
wire \ula|Mux21~5_combout ;
wire \ula|Mux21~6_combout ;
wire \ula|Mux21~7_combout ;
wire \ula|Mux21~12_combout ;
wire \ula|Mux21~8_combout ;
wire \ula|Mux21~9_combout ;
wire \ula|Mux21~10_combout ;
wire \ula|Mux21~11_combout ;
wire \mux_valor_write_data|saida[10]~87_combout ;
wire \regfile|regs[14][10]~feeder_combout ;
wire \regfile|regs[14][10]~q ;
wire \regfile|ReadData1[10]~396_combout ;
wire \regfile|ReadData1[10]~397_combout ;
wire \regfile|ReadData1[10]~389_combout ;
wire \regfile|ReadData1[10]~390_combout ;
wire \regfile|ReadData1[10]~393_combout ;
wire \regfile|ReadData1[10]~394_combout ;
wire \regfile|ReadData1[10]~391_combout ;
wire \regfile|ReadData1[10]~392_combout ;
wire \regfile|ReadData1[10]~395_combout ;
wire \regfile|ReadData1[10]~398_combout ;
wire \regfile|ReadData1[10]~693_combout ;
wire \ula|Add1~21 ;
wire \ula|Add1~23 ;
wire \ula|Add1~24_combout ;
wire \ula|ShiftRight0~84_combout ;
wire \ula|ShiftRight1~65_combout ;
wire \ula|ShiftRight0~103_combout ;
wire \ula|Mux19~10_combout ;
wire \ula|Mux19~11_combout ;
wire \ula|result~23_combout ;
wire \ula|result~24_combout ;
wire \ula|Mux19~12_combout ;
wire \ula|Add0~24_combout ;
wire \ula|Mux19~13_combout ;
wire \ula|Mux19~14_combout ;
wire \ula|Mux19~15_combout ;
wire \ula|Mux19~20_combout ;
wire \ula|Mux19~16_combout ;
wire \ula|Mux19~17_combout ;
wire \ula|Mux19~18_combout ;
wire \ula|Mux19~19_combout ;
wire \mux_valor_write_data|saida[12]~85_combout ;
wire \regfile|regs[11][12]~q ;
wire \regfile|ReadData1[12]~242_combout ;
wire \regfile|ReadData1[12]~243_combout ;
wire \regfile|ReadData1[12]~244_combout ;
wire \regfile|ReadData1[12]~245_combout ;
wire \regfile|ReadData1[12]~246_combout ;
wire \regfile|ReadData1[12]~247_combout ;
wire \regfile|ReadData1[12]~248_combout ;
wire \regfile|ReadData1[12]~249_combout ;
wire \regfile|ReadData1[12]~250_combout ;
wire \regfile|ReadData1[12]~251_combout ;
wire \regfile|ReadData1[12]~252_combout ;
wire \ula|ShiftRight3~18_combout ;
wire \ula|Add1~22_combout ;
wire \ula|result~21_combout ;
wire \ula|ShiftRight0~102_combout ;
wire \ula|Mux20~2_combout ;
wire \ula|Mux20~3_combout ;
wire \ula|result~22_combout ;
wire \ula|Mux20~4_combout ;
wire \ula|Add0~22_combout ;
wire \ula|Mux20~5_combout ;
wire \ula|Mux20~6_combout ;
wire \ula|Mux20~7_combout ;
wire \ula|Mux20~12_combout ;
wire \ula|Mux20~8_combout ;
wire \ula|Mux20~9_combout ;
wire \ula|Mux20~10_combout ;
wire \ula|Mux20~11_combout ;
wire \mux_valor_write_data|saida[11]~86_combout ;
wire \regfile|regs[14][11]~feeder_combout ;
wire \regfile|regs[14][11]~q ;
wire \regfile|ReadData1[11]~354_combout ;
wire \regfile|ReadData1[11]~355_combout ;
wire \regfile|ReadData1[11]~347_combout ;
wire \regfile|ReadData1[11]~348_combout ;
wire \regfile|ReadData1[11]~349_combout ;
wire \regfile|ReadData1[11]~350_combout ;
wire \regfile|ReadData1[11]~351_combout ;
wire \regfile|ReadData1[11]~352_combout ;
wire \regfile|ReadData1[11]~353_combout ;
wire \regfile|ReadData1[11]~356_combout ;
wire \regfile|ReadData1[11]~357_combout ;
wire \ula|ShiftRight3~17_combout ;
wire \ula|Add1~16_combout ;
wire \ula|result~15_combout ;
wire \ula|ShiftRight0~98_combout ;
wire \ula|ShiftRight0~97_combout ;
wire \ula|Mux23~2_combout ;
wire \ula|Mux23~3_combout ;
wire \ula|ShiftLeft1~19_combout ;
wire \ula|result~16_combout ;
wire \ula|Add0~16_combout ;
wire \ula|Mux23~4_combout ;
wire \ula|Mux23~5_combout ;
wire \ula|Mux23~6_combout ;
wire \ula|Mux23~7_combout ;
wire \ula|Mux23~12_combout ;
wire \ula|Mux23~8_combout ;
wire \ula|Mux23~9_combout ;
wire \ula|Mux23~10_combout ;
wire \ula|Mux23~11_combout ;
wire \mux_valor_write_data|saida[8]~89_combout ;
wire \regfile|regs[15][8]~q ;
wire \regfile|ReadData1[8]~417_combout ;
wire \regfile|ReadData1[8]~418_combout ;
wire \regfile|ReadData1[8]~410_combout ;
wire \regfile|ReadData1[8]~411_combout ;
wire \regfile|ReadData1[8]~414_combout ;
wire \regfile|ReadData1[8]~415_combout ;
wire \regfile|ReadData1[8]~412_combout ;
wire \regfile|ReadData1[8]~413_combout ;
wire \regfile|ReadData1[8]~416_combout ;
wire \regfile|ReadData1[8]~419_combout ;
wire \regfile|ReadData1[8]~420_combout ;
wire \ula|ShiftRight3~15_combout ;
wire \ula|Add1~12_combout ;
wire \ula|Mux25~29_combout ;
wire \ula|result~11_combout ;
wire \ula|Mux25~23_combout ;
wire \ula|ShiftRight1~53_combout ;
wire \ula|ShiftRight1~54_combout ;
wire \ula|Mux25~21_combout ;
wire \ula|Mux25~22_combout ;
wire \ula|Mux25~24_combout ;
wire \ula|ShiftLeft1~16_combout ;
wire \ula|result~12_combout ;
wire \ula|Mux25~25_combout ;
wire \ula|Add0~12_combout ;
wire \ula|Mux25~26_combout ;
wire \ula|Mux25~27_combout ;
wire \ula|Mux25~28_combout ;
wire \ula|Mux25~34_combout ;
wire \ula|Mux25~30_combout ;
wire \ula|Mux25~31_combout ;
wire \mux_valor_write_data|saida[6]~92_combout ;
wire \regfile|regs[31][6]~q ;
wire \regfile|ReadData1[6]~302_combout ;
wire \regfile|ReadData1[6]~303_combout ;
wire \regfile|ReadData1[6]~295_combout ;
wire \regfile|ReadData1[6]~296_combout ;
wire \regfile|ReadData1[6]~299_combout ;
wire \regfile|ReadData1[6]~300_combout ;
wire \regfile|ReadData1[6]~297_combout ;
wire \regfile|ReadData1[6]~298_combout ;
wire \regfile|ReadData1[6]~301_combout ;
wire \regfile|ReadData1[6]~304_combout ;
wire \regfile|ReadData1[6]~315_combout ;
wire \ula|ShiftRight3~11_combout ;
wire \ula|Add1~8_combout ;
wire \ula|ShiftRight3~12_combout ;
wire \ula|Mux27~10_combout ;
wire \ula|result~8_combout ;
wire \ula|Mux27~6_combout ;
wire \ula|Add0~8_combout ;
wire \ula|Mux27~7_combout ;
wire \ula|Mux27~8_combout ;
wire \ula|Mux27~9_combout ;
wire \ula|Mux27~13_combout ;
wire \ula|result~7_combout ;
wire \ula|Mux27~4_combout ;
wire \ula|ShiftRight0~81_combout ;
wire \ula|ShiftRight0~80_combout ;
wire \ula|Mux27~2_combout ;
wire \ula|Mux27~3_combout ;
wire \ula|Mux27~5_combout ;
wire \ula|Mux27~11_combout ;
wire \ula|Mux27~12_combout ;
wire \cabo_and_out~19_combout ;
wire \cabo_and_out~4_combout ;
wire \cabo_and_out~22_combout ;
wire \cabo_and_out~10_combout ;
wire \cabo_and_out~20_combout ;
wire \ula|Mux1~10_combout ;
wire \cabo_and_out~17_combout ;
wire \cabo_and_out~12_combout ;
wire \cabo_and_out~13_combout ;
wire \cabo_and_out~14_combout ;
wire \cabo_and_out~15_combout ;
wire \cabo_and_out~16_combout ;
wire \cabo_and_out~11_combout ;
wire \cabo_and_out~18_combout ;
wire \cabo_and_out~21_combout ;
wire \imen|memoria_ROM~97_combout ;
wire \imen|memoria_ROM~96_combout ;
wire \imen|memoria_ROM~98_combout ;
wire \imen|memoria_ROM~99_combout ;
wire \imen|memoria_ROM~100_combout ;
wire \pc|PC[3]~32_combout ;
wire \somador_pc4|somador_out[3]~3 ;
wire \somador_pc4|somador_out[4]~5 ;
wire \somador_pc4|somador_out[5]~6_combout ;
wire \pc|PC[5]~36_combout ;
wire \imen|memoria_ROM~109_combout ;
wire \imen|memoria_ROM~108_combout ;
wire \imen|memoria_ROM~110_combout ;
wire \imen|memoria_ROM~111_combout ;
wire \imen|memoria_ROM~107_combout ;
wire \imen|memoria_ROM~112_combout ;
wire \pc|PC[4]~34_combout ;
wire \imen|memoria_ROM~85_combout ;
wire \imen|memoria_ROM~87_combout ;
wire \imen|memoria_ROM~86_combout ;
wire \imen|memoria_ROM~88_combout ;
wire \imen|memoria_ROM~89_combout ;
wire \imen|memoria_ROM~90_combout ;
wire \somador_pc4|somador_out[6]~9 ;
wire \somador_pc4|somador_out[7]~10_combout ;
wire \pc|PC[6]~39 ;
wire \pc|PC[7]~40_combout ;
wire \imen|memoria_ROM~114_combout ;
wire \imen|memoria_ROM~113_combout ;
wire \imen|memoria_ROM~115_combout ;
wire \imen|memoria_ROM~116_combout ;
wire \imen|memoria_ROM~117_combout ;
wire \pc|PC[2]~30_combout ;
wire \somador_pc4|somador_out[7]~11 ;
wire \somador_pc4|somador_out[8]~12_combout ;
wire \pc|PC[7]~41 ;
wire \pc|PC[8]~42_combout ;
wire \somador_pc4|somador_out[8]~13 ;
wire \somador_pc4|somador_out[9]~14_combout ;
wire \pc|PC[8]~43 ;
wire \pc|PC[9]~44_combout ;
wire \somador_pc4|somador_out[9]~15 ;
wire \somador_pc4|somador_out[10]~16_combout ;
wire \pc|PC[9]~45 ;
wire \pc|PC[10]~46_combout ;
wire \somador_pc4|somador_out[10]~17 ;
wire \somador_pc4|somador_out[11]~18_combout ;
wire \pc|PC[10]~47 ;
wire \pc|PC[11]~48_combout ;
wire \somador_pc4|somador_out[11]~19 ;
wire \somador_pc4|somador_out[12]~20_combout ;
wire \pc|PC[11]~49 ;
wire \pc|PC[12]~50_combout ;
wire \somador_pc4|somador_out[12]~21 ;
wire \somador_pc4|somador_out[13]~22_combout ;
wire \pc|PC[12]~51 ;
wire \pc|PC[13]~52_combout ;
wire \somador_pc4|somador_out[13]~23 ;
wire \somador_pc4|somador_out[14]~24_combout ;
wire \pc|PC[13]~53 ;
wire \pc|PC[14]~54_combout ;
wire \somador_pc4|somador_out[14]~25 ;
wire \somador_pc4|somador_out[15]~26_combout ;
wire \pc|PC[14]~55 ;
wire \pc|PC[15]~56_combout ;
wire \somador_pc4|somador_out[15]~27 ;
wire \somador_pc4|somador_out[16]~28_combout ;
wire \pc|PC[15]~57 ;
wire \pc|PC[16]~58_combout ;
wire \somador_pc4|somador_out[16]~29 ;
wire \somador_pc4|somador_out[17]~30_combout ;
wire \pc|PC[16]~59 ;
wire \pc|PC[17]~60_combout ;
wire \somador_pc4|somador_out[17]~31 ;
wire \somador_pc4|somador_out[18]~32_combout ;
wire \pc|PC[17]~61 ;
wire \pc|PC[18]~62_combout ;
wire \somador_pc4|somador_out[18]~33 ;
wire \somador_pc4|somador_out[19]~34_combout ;
wire \pc|PC[18]~63 ;
wire \pc|PC[19]~64_combout ;
wire \somador_pc4|somador_out[19]~35 ;
wire \somador_pc4|somador_out[20]~36_combout ;
wire \pc|PC[19]~65 ;
wire \pc|PC[20]~66_combout ;
wire \somador_pc4|somador_out[20]~37 ;
wire \somador_pc4|somador_out[21]~38_combout ;
wire \pc|PC[20]~67 ;
wire \pc|PC[21]~68_combout ;
wire \somador_pc4|somador_out[21]~39 ;
wire \somador_pc4|somador_out[22]~40_combout ;
wire \pc|PC[21]~69 ;
wire \pc|PC[22]~70_combout ;
wire \somador_pc4|somador_out[22]~41 ;
wire \somador_pc4|somador_out[23]~42_combout ;
wire \pc|PC[22]~71 ;
wire \pc|PC[23]~72_combout ;
wire \somador_pc4|somador_out[23]~43 ;
wire \somador_pc4|somador_out[24]~44_combout ;
wire \pc|PC[23]~73 ;
wire \pc|PC[24]~74_combout ;
wire \somador_pc4|somador_out[24]~45 ;
wire \somador_pc4|somador_out[25]~46_combout ;
wire \pc|PC[24]~75 ;
wire \pc|PC[25]~76_combout ;
wire \somador_pc4|somador_out[25]~47 ;
wire \somador_pc4|somador_out[26]~48_combout ;
wire \pc|PC[25]~77 ;
wire \pc|PC[26]~78_combout ;
wire \somador_pc4|somador_out[26]~49 ;
wire \somador_pc4|somador_out[27]~50_combout ;
wire \pc|PC[26]~79 ;
wire \pc|PC[27]~80_combout ;
wire \somador_pc4|somador_out[27]~51 ;
wire \somador_pc4|somador_out[28]~52_combout ;
wire \pc|PC[27]~81 ;
wire \pc|PC[28]~82_combout ;
wire \somador_pc4|somador_out[28]~53 ;
wire \somador_pc4|somador_out[29]~54_combout ;
wire \pc|PC[28]~83 ;
wire \pc|PC[29]~84_combout ;
wire \somador_pc4|somador_out[29]~55 ;
wire \somador_pc4|somador_out[30]~56_combout ;
wire \pc|PC[29]~85 ;
wire \pc|PC[30]~86_combout ;
wire \somador_pc4|somador_out[30]~57 ;
wire \somador_pc4|somador_out[31]~58_combout ;
wire \pc|PC[30]~87 ;
wire \pc|PC[31]~88_combout ;
wire [31:0] \pc|PC ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y21_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
fiftyfivenm_io_obuf \PC_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N9
fiftyfivenm_io_obuf \PC_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N9
fiftyfivenm_io_obuf \PC_out[2]~output (
	.i(\pc|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N9
fiftyfivenm_io_obuf \PC_out[3]~output (
	.i(\pc|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N2
fiftyfivenm_io_obuf \PC_out[4]~output (
	.i(\pc|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N16
fiftyfivenm_io_obuf \PC_out[5]~output (
	.i(\pc|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
fiftyfivenm_io_obuf \PC_out[6]~output (
	.i(\pc|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N9
fiftyfivenm_io_obuf \PC_out[7]~output (
	.i(\pc|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
fiftyfivenm_io_obuf \PC_out[8]~output (
	.i(\pc|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N9
fiftyfivenm_io_obuf \PC_out[9]~output (
	.i(\pc|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N16
fiftyfivenm_io_obuf \PC_out[10]~output (
	.i(\pc|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N2
fiftyfivenm_io_obuf \PC_out[11]~output (
	.i(\pc|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
fiftyfivenm_io_obuf \PC_out[12]~output (
	.i(\pc|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N23
fiftyfivenm_io_obuf \PC_out[13]~output (
	.i(\pc|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N9
fiftyfivenm_io_obuf \PC_out[14]~output (
	.i(\pc|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N30
fiftyfivenm_io_obuf \PC_out[15]~output (
	.i(\pc|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N23
fiftyfivenm_io_obuf \PC_out[16]~output (
	.i(\pc|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
fiftyfivenm_io_obuf \PC_out[17]~output (
	.i(\pc|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \PC_out[18]~output (
	.i(\pc|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N30
fiftyfivenm_io_obuf \PC_out[19]~output (
	.i(\pc|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N16
fiftyfivenm_io_obuf \PC_out[20]~output (
	.i(\pc|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N30
fiftyfivenm_io_obuf \PC_out[21]~output (
	.i(\pc|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N16
fiftyfivenm_io_obuf \PC_out[22]~output (
	.i(\pc|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N2
fiftyfivenm_io_obuf \PC_out[23]~output (
	.i(\pc|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N9
fiftyfivenm_io_obuf \PC_out[24]~output (
	.i(\pc|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \PC_out[25]~output (
	.i(\pc|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \PC_out[26]~output (
	.i(\pc|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N23
fiftyfivenm_io_obuf \PC_out[27]~output (
	.i(\pc|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N2
fiftyfivenm_io_obuf \PC_out[28]~output (
	.i(\pc|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \PC_out[29]~output (
	.i(\pc|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N16
fiftyfivenm_io_obuf \PC_out[30]~output (
	.i(\pc|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N2
fiftyfivenm_io_obuf \PC_out[31]~output (
	.i(\pc|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N2
fiftyfivenm_io_obuf \ALU_out[0]~output (
	.i(\ula|Mux31~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[0]~output .bus_hold = "false";
defparam \ALU_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N16
fiftyfivenm_io_obuf \ALU_out[1]~output (
	.i(\ula|Mux30~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[1]~output .bus_hold = "false";
defparam \ALU_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N30
fiftyfivenm_io_obuf \ALU_out[2]~output (
	.i(\ula|Mux29~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[2]~output .bus_hold = "false";
defparam \ALU_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N16
fiftyfivenm_io_obuf \ALU_out[3]~output (
	.i(\ula|Mux28~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[3]~output .bus_hold = "false";
defparam \ALU_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N9
fiftyfivenm_io_obuf \ALU_out[4]~output (
	.i(\ula|Mux27~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[4]~output .bus_hold = "false";
defparam \ALU_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \ALU_out[5]~output (
	.i(\ula|Mux26~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[5]~output .bus_hold = "false";
defparam \ALU_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N16
fiftyfivenm_io_obuf \ALU_out[6]~output (
	.i(\ula|Mux25~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[6]~output .bus_hold = "false";
defparam \ALU_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N23
fiftyfivenm_io_obuf \ALU_out[7]~output (
	.i(\ula|Mux24~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[7]~output .bus_hold = "false";
defparam \ALU_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N16
fiftyfivenm_io_obuf \ALU_out[8]~output (
	.i(\ula|Mux23~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[8]~output .bus_hold = "false";
defparam \ALU_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N23
fiftyfivenm_io_obuf \ALU_out[9]~output (
	.i(\ula|Mux22~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[9]~output .bus_hold = "false";
defparam \ALU_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N23
fiftyfivenm_io_obuf \ALU_out[10]~output (
	.i(\ula|Mux21~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[10]~output .bus_hold = "false";
defparam \ALU_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N9
fiftyfivenm_io_obuf \ALU_out[11]~output (
	.i(\ula|Mux20~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[11]~output .bus_hold = "false";
defparam \ALU_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N16
fiftyfivenm_io_obuf \ALU_out[12]~output (
	.i(\ula|Mux19~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[12]~output .bus_hold = "false";
defparam \ALU_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N16
fiftyfivenm_io_obuf \ALU_out[13]~output (
	.i(\ula|Mux18~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[13]~output .bus_hold = "false";
defparam \ALU_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N9
fiftyfivenm_io_obuf \ALU_out[14]~output (
	.i(\ula|Mux17~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[14]~output .bus_hold = "false";
defparam \ALU_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
fiftyfivenm_io_obuf \ALU_out[15]~output (
	.i(\ula|Mux16~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[15]~output .bus_hold = "false";
defparam \ALU_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N30
fiftyfivenm_io_obuf \ALU_out[16]~output (
	.i(\ula|Mux15~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[16]~output .bus_hold = "false";
defparam \ALU_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N9
fiftyfivenm_io_obuf \ALU_out[17]~output (
	.i(\ula|Mux14~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[17]~output .bus_hold = "false";
defparam \ALU_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N2
fiftyfivenm_io_obuf \ALU_out[18]~output (
	.i(\ula|Mux13~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[18]~output .bus_hold = "false";
defparam \ALU_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N2
fiftyfivenm_io_obuf \ALU_out[19]~output (
	.i(\ula|Mux12~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[19]~output .bus_hold = "false";
defparam \ALU_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
fiftyfivenm_io_obuf \ALU_out[20]~output (
	.i(\ula|Mux11~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[20]~output .bus_hold = "false";
defparam \ALU_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N2
fiftyfivenm_io_obuf \ALU_out[21]~output (
	.i(\ula|Mux10~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[21]~output .bus_hold = "false";
defparam \ALU_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N23
fiftyfivenm_io_obuf \ALU_out[22]~output (
	.i(\ula|Mux9~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[22]~output .bus_hold = "false";
defparam \ALU_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N16
fiftyfivenm_io_obuf \ALU_out[23]~output (
	.i(\ula|Mux8~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[23]~output .bus_hold = "false";
defparam \ALU_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N9
fiftyfivenm_io_obuf \ALU_out[24]~output (
	.i(\ula|Mux7~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[24]~output .bus_hold = "false";
defparam \ALU_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N2
fiftyfivenm_io_obuf \ALU_out[25]~output (
	.i(\ula|Mux6~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[25]~output .bus_hold = "false";
defparam \ALU_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N16
fiftyfivenm_io_obuf \ALU_out[26]~output (
	.i(\ula|Mux5~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[26]~output .bus_hold = "false";
defparam \ALU_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N16
fiftyfivenm_io_obuf \ALU_out[27]~output (
	.i(\ula|Mux4~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[27]~output .bus_hold = "false";
defparam \ALU_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N9
fiftyfivenm_io_obuf \ALU_out[28]~output (
	.i(\ula|Mux3~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[28]~output .bus_hold = "false";
defparam \ALU_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N2
fiftyfivenm_io_obuf \ALU_out[29]~output (
	.i(\ula|Mux2~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[29]~output .bus_hold = "false";
defparam \ALU_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N30
fiftyfivenm_io_obuf \ALU_out[30]~output (
	.i(\ula|Mux1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[30]~output .bus_hold = "false";
defparam \ALU_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N23
fiftyfivenm_io_obuf \ALU_out[31]~output (
	.i(\ula|Mux0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[31]~output .bus_hold = "false";
defparam \ALU_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N23
fiftyfivenm_io_obuf \d_mem_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[0]~output .bus_hold = "false";
defparam \d_mem_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N23
fiftyfivenm_io_obuf \d_mem_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[1]~output .bus_hold = "false";
defparam \d_mem_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y25_N16
fiftyfivenm_io_obuf \d_mem_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[2]~output .bus_hold = "false";
defparam \d_mem_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
fiftyfivenm_io_obuf \d_mem_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[3]~output .bus_hold = "false";
defparam \d_mem_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
fiftyfivenm_io_obuf \d_mem_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[4]~output .bus_hold = "false";
defparam \d_mem_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N2
fiftyfivenm_io_obuf \d_mem_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[5]~output .bus_hold = "false";
defparam \d_mem_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \d_mem_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[6]~output .bus_hold = "false";
defparam \d_mem_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N9
fiftyfivenm_io_obuf \d_mem_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[7]~output .bus_hold = "false";
defparam \d_mem_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N23
fiftyfivenm_io_obuf \d_mem_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[8]~output .bus_hold = "false";
defparam \d_mem_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
fiftyfivenm_io_obuf \d_mem_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[9]~output .bus_hold = "false";
defparam \d_mem_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N30
fiftyfivenm_io_obuf \d_mem_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[10]~output .bus_hold = "false";
defparam \d_mem_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
fiftyfivenm_io_obuf \d_mem_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[11]~output .bus_hold = "false";
defparam \d_mem_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N30
fiftyfivenm_io_obuf \d_mem_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[12]~output .bus_hold = "false";
defparam \d_mem_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N30
fiftyfivenm_io_obuf \d_mem_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[13]~output .bus_hold = "false";
defparam \d_mem_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N9
fiftyfivenm_io_obuf \d_mem_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[14]~output .bus_hold = "false";
defparam \d_mem_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
fiftyfivenm_io_obuf \d_mem_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[15]~output .bus_hold = "false";
defparam \d_mem_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N9
fiftyfivenm_io_obuf \d_mem_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[16]~output .bus_hold = "false";
defparam \d_mem_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \d_mem_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[17]~output .bus_hold = "false";
defparam \d_mem_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
fiftyfivenm_io_obuf \d_mem_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[18]~output .bus_hold = "false";
defparam \d_mem_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N2
fiftyfivenm_io_obuf \d_mem_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[19]~output .bus_hold = "false";
defparam \d_mem_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \d_mem_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[20]~output .bus_hold = "false";
defparam \d_mem_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N2
fiftyfivenm_io_obuf \d_mem_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[21]~output .bus_hold = "false";
defparam \d_mem_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N30
fiftyfivenm_io_obuf \d_mem_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[22]~output .bus_hold = "false";
defparam \d_mem_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
fiftyfivenm_io_obuf \d_mem_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[23]~output .bus_hold = "false";
defparam \d_mem_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N16
fiftyfivenm_io_obuf \d_mem_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[24]~output .bus_hold = "false";
defparam \d_mem_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
fiftyfivenm_io_obuf \d_mem_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[25]~output .bus_hold = "false";
defparam \d_mem_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N2
fiftyfivenm_io_obuf \d_mem_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[26]~output .bus_hold = "false";
defparam \d_mem_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \d_mem_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[27]~output .bus_hold = "false";
defparam \d_mem_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N2
fiftyfivenm_io_obuf \d_mem_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[28]~output .bus_hold = "false";
defparam \d_mem_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N16
fiftyfivenm_io_obuf \d_mem_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[29]~output .bus_hold = "false";
defparam \d_mem_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N23
fiftyfivenm_io_obuf \d_mem_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[30]~output .bus_hold = "false";
defparam \d_mem_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
fiftyfivenm_io_obuf \d_mem_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[31]~output .bus_hold = "false";
defparam \d_mem_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~118 (
// Equation(s):
// \imen|memoria_ROM~118_combout  = (\pc|PC [4] & (\pc|PC [5] & (!\pc|PC [3]))) # (!\pc|PC [4] & (\pc|PC [3] & ((!\pc|PC [2]) # (!\pc|PC [5]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~118_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~118 .lut_mask = 16'h1858;
defparam \imen|memoria_ROM~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~122 (
// Equation(s):
// \imen|memoria_ROM~122_combout  = (\pc|PC [4] & (!\pc|PC [3] & ((!\pc|PC [2]) # (!\pc|PC [5])))) # (!\pc|PC [4] & ((\pc|PC [5]) # ((\pc|PC [3]) # (\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~122_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~122 .lut_mask = 16'h575E;
defparam \imen|memoria_ROM~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~119 (
// Equation(s):
// \imen|memoria_ROM~119_combout  = (\pc|PC [3] & ((\pc|PC [4] & (!\pc|PC [5] & \pc|PC [2])) # (!\pc|PC [4] & (\pc|PC [5] & !\pc|PC [2])))) # (!\pc|PC [3] & (\pc|PC [2] $ (((\pc|PC [4] & !\pc|PC [5])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~119_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~119 .lut_mask = 16'h2D42;
defparam \imen|memoria_ROM~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~120 (
// Equation(s):
// \imen|memoria_ROM~120_combout  = (\pc|PC [3] & (\pc|PC [4] & (\pc|PC [5] & \pc|PC [2]))) # (!\pc|PC [3] & (!\pc|PC [2] & (\pc|PC [4] $ (\pc|PC [5]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~120_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~120 .lut_mask = 16'h8006;
defparam \imen|memoria_ROM~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~121 (
// Equation(s):
// \imen|memoria_ROM~121_combout  = (\pc|PC [7] & (((\pc|PC [6])))) # (!\pc|PC [7] & ((\pc|PC [6] & (\imen|memoria_ROM~119_combout )) # (!\pc|PC [6] & ((\imen|memoria_ROM~120_combout )))))

	.dataa(\pc|PC [7]),
	.datab(\imen|memoria_ROM~119_combout ),
	.datac(\imen|memoria_ROM~120_combout ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~121_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~121 .lut_mask = 16'hEE50;
defparam \imen|memoria_ROM~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~123 (
// Equation(s):
// \imen|memoria_ROM~123_combout  = (\pc|PC [7] & ((\imen|memoria_ROM~121_combout  & ((\imen|memoria_ROM~122_combout ))) # (!\imen|memoria_ROM~121_combout  & (\imen|memoria_ROM~118_combout )))) # (!\pc|PC [7] & (((\imen|memoria_ROM~121_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\imen|memoria_ROM~118_combout ),
	.datac(\imen|memoria_ROM~122_combout ),
	.datad(\imen|memoria_ROM~121_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~123_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~123 .lut_mask = 16'hF588;
defparam \imen|memoria_ROM~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
fiftyfivenm_lcell_comb \somador_pc4|somador_out[5]~6 (
// Equation(s):
// \somador_pc4|somador_out[5]~6_combout  = (\pc|PC [5] & (!\somador_pc4|somador_out[4]~5 )) # (!\pc|PC [5] & ((\somador_pc4|somador_out[4]~5 ) # (GND)))
// \somador_pc4|somador_out[5]~7  = CARRY((!\somador_pc4|somador_out[4]~5 ) # (!\pc|PC [5]))

	.dataa(\pc|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[4]~5 ),
	.combout(\somador_pc4|somador_out[5]~6_combout ),
	.cout(\somador_pc4|somador_out[5]~7 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[5]~6 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
fiftyfivenm_lcell_comb \somador_pc4|somador_out[6]~8 (
// Equation(s):
// \somador_pc4|somador_out[6]~8_combout  = (\pc|PC [6] & (\somador_pc4|somador_out[5]~7  $ (GND))) # (!\pc|PC [6] & (!\somador_pc4|somador_out[5]~7  & VCC))
// \somador_pc4|somador_out[6]~9  = CARRY((\pc|PC [6] & !\somador_pc4|somador_out[5]~7 ))

	.dataa(\pc|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[5]~7 ),
	.combout(\somador_pc4|somador_out[6]~8_combout ),
	.cout(\somador_pc4|somador_out[6]~9 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[6]~8 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~105 (
// Equation(s):
// \imen|memoria_ROM~105_combout  = (\pc|PC [5] & ((\pc|PC [2] $ (!\pc|PC [3])) # (!\pc|PC [4]))) # (!\pc|PC [5] & ((\pc|PC [3] $ (\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~105_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~105 .lut_mask = 16'h87FC;
defparam \imen|memoria_ROM~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~101 (
// Equation(s):
// \imen|memoria_ROM~101_combout  = (\pc|PC [3] & (((\pc|PC [5])) # (!\pc|PC [2]))) # (!\pc|PC [3] & (\pc|PC [4] & ((\pc|PC [2]) # (\pc|PC [5]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~101_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~101 .lut_mask = 16'hDED0;
defparam \imen|memoria_ROM~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~102 (
// Equation(s):
// \imen|memoria_ROM~102_combout  = (\pc|PC [4] & ((\pc|PC [3] & ((\pc|PC [2]))) # (!\pc|PC [3] & (\pc|PC [5])))) # (!\pc|PC [4] & ((\pc|PC [3] & (\pc|PC [5] & !\pc|PC [2])) # (!\pc|PC [3] & ((\pc|PC [2])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~102_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~102 .lut_mask = 16'hAD48;
defparam \imen|memoria_ROM~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~103 (
// Equation(s):
// \imen|memoria_ROM~103_combout  = (\pc|PC [5]) # ((\pc|PC [3]) # (\pc|PC [2] $ (\pc|PC [4])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~103_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~103 .lut_mask = 16'hFDFE;
defparam \imen|memoria_ROM~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~104 (
// Equation(s):
// \imen|memoria_ROM~104_combout  = (\pc|PC [7] & (\pc|PC [6])) # (!\pc|PC [7] & ((\pc|PC [6] & (\imen|memoria_ROM~102_combout )) # (!\pc|PC [6] & ((!\imen|memoria_ROM~103_combout )))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~102_combout ),
	.datad(\imen|memoria_ROM~103_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~104_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~104 .lut_mask = 16'hC8D9;
defparam \imen|memoria_ROM~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~106 (
// Equation(s):
// \imen|memoria_ROM~106_combout  = (\pc|PC [7] & ((\imen|memoria_ROM~104_combout  & (\imen|memoria_ROM~105_combout )) # (!\imen|memoria_ROM~104_combout  & ((!\imen|memoria_ROM~101_combout ))))) # (!\pc|PC [7] & (((\imen|memoria_ROM~104_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\imen|memoria_ROM~105_combout ),
	.datac(\imen|memoria_ROM~101_combout ),
	.datad(\imen|memoria_ROM~104_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~106_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~106 .lut_mask = 16'hDD0A;
defparam \imen|memoria_ROM~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
fiftyfivenm_lcell_comb \somador_pc4|somador_out[4]~4 (
// Equation(s):
// \somador_pc4|somador_out[4]~4_combout  = (\pc|PC [4] & (\somador_pc4|somador_out[3]~3  $ (GND))) # (!\pc|PC [4] & (!\somador_pc4|somador_out[3]~3  & VCC))
// \somador_pc4|somador_out[4]~5  = CARRY((\pc|PC [4] & !\somador_pc4|somador_out[3]~3 ))

	.dataa(\pc|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[3]~3 ),
	.combout(\somador_pc4|somador_out[4]~4_combout ),
	.cout(\somador_pc4|somador_out[4]~5 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[4]~4 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
fiftyfivenm_lcell_comb \somador_pc4|somador_out[2]~0 (
// Equation(s):
// \somador_pc4|somador_out[2]~0_combout  = \pc|PC [2] $ (VCC)
// \somador_pc4|somador_out[2]~1  = CARRY(\pc|PC [2])

	.dataa(gnd),
	.datab(\pc|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\somador_pc4|somador_out[2]~0_combout ),
	.cout(\somador_pc4|somador_out[2]~1 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[2]~0 .lut_mask = 16'h33CC;
defparam \somador_pc4|somador_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
fiftyfivenm_lcell_comb \somador_pc4|somador_out[3]~2 (
// Equation(s):
// \somador_pc4|somador_out[3]~2_combout  = (\pc|PC [3] & (!\somador_pc4|somador_out[2]~1 )) # (!\pc|PC [3] & ((\somador_pc4|somador_out[2]~1 ) # (GND)))
// \somador_pc4|somador_out[3]~3  = CARRY((!\somador_pc4|somador_out[2]~1 ) # (!\pc|PC [3]))

	.dataa(\pc|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[2]~1 ),
	.combout(\somador_pc4|somador_out[3]~2_combout ),
	.cout(\somador_pc4|somador_out[3]~3 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[3]~2 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
fiftyfivenm_lcell_comb \pc|PC[2]~30 (
// Equation(s):
// \pc|PC[2]~30_combout  = (\imen|memoria_ROM~117_combout  & (\somador_pc4|somador_out[2]~0_combout  $ (VCC))) # (!\imen|memoria_ROM~117_combout  & (\somador_pc4|somador_out[2]~0_combout  & VCC))
// \pc|PC[2]~31  = CARRY((\imen|memoria_ROM~117_combout  & \somador_pc4|somador_out[2]~0_combout ))

	.dataa(\imen|memoria_ROM~117_combout ),
	.datab(\somador_pc4|somador_out[2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|PC[2]~30_combout ),
	.cout(\pc|PC[2]~31 ));
// synopsys translate_off
defparam \pc|PC[2]~30 .lut_mask = 16'h6688;
defparam \pc|PC[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
fiftyfivenm_lcell_comb \pc|PC[3]~32 (
// Equation(s):
// \pc|PC[3]~32_combout  = (\imen|memoria_ROM~100_combout  & ((\somador_pc4|somador_out[3]~2_combout  & (\pc|PC[2]~31  & VCC)) # (!\somador_pc4|somador_out[3]~2_combout  & (!\pc|PC[2]~31 )))) # (!\imen|memoria_ROM~100_combout  & 
// ((\somador_pc4|somador_out[3]~2_combout  & (!\pc|PC[2]~31 )) # (!\somador_pc4|somador_out[3]~2_combout  & ((\pc|PC[2]~31 ) # (GND)))))
// \pc|PC[3]~33  = CARRY((\imen|memoria_ROM~100_combout  & (!\somador_pc4|somador_out[3]~2_combout  & !\pc|PC[2]~31 )) # (!\imen|memoria_ROM~100_combout  & ((!\pc|PC[2]~31 ) # (!\somador_pc4|somador_out[3]~2_combout ))))

	.dataa(\imen|memoria_ROM~100_combout ),
	.datab(\somador_pc4|somador_out[3]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[2]~31 ),
	.combout(\pc|PC[3]~32_combout ),
	.cout(\pc|PC[3]~33 ));
// synopsys translate_off
defparam \pc|PC[3]~32 .lut_mask = 16'h9617;
defparam \pc|PC[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
fiftyfivenm_lcell_comb \pc|PC[4]~34 (
// Equation(s):
// \pc|PC[4]~34_combout  = ((\imen|memoria_ROM~112_combout  $ (\somador_pc4|somador_out[4]~4_combout  $ (!\pc|PC[3]~33 )))) # (GND)
// \pc|PC[4]~35  = CARRY((\imen|memoria_ROM~112_combout  & ((\somador_pc4|somador_out[4]~4_combout ) # (!\pc|PC[3]~33 ))) # (!\imen|memoria_ROM~112_combout  & (\somador_pc4|somador_out[4]~4_combout  & !\pc|PC[3]~33 )))

	.dataa(\imen|memoria_ROM~112_combout ),
	.datab(\somador_pc4|somador_out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[3]~33 ),
	.combout(\pc|PC[4]~34_combout ),
	.cout(\pc|PC[4]~35 ));
// synopsys translate_off
defparam \pc|PC[4]~34 .lut_mask = 16'h698E;
defparam \pc|PC[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
fiftyfivenm_lcell_comb \pc|PC[5]~36 (
// Equation(s):
// \pc|PC[5]~36_combout  = (\somador_pc4|somador_out[5]~6_combout  & ((\imen|memoria_ROM~106_combout  & (\pc|PC[4]~35  & VCC)) # (!\imen|memoria_ROM~106_combout  & (!\pc|PC[4]~35 )))) # (!\somador_pc4|somador_out[5]~6_combout  & 
// ((\imen|memoria_ROM~106_combout  & (!\pc|PC[4]~35 )) # (!\imen|memoria_ROM~106_combout  & ((\pc|PC[4]~35 ) # (GND)))))
// \pc|PC[5]~37  = CARRY((\somador_pc4|somador_out[5]~6_combout  & (!\imen|memoria_ROM~106_combout  & !\pc|PC[4]~35 )) # (!\somador_pc4|somador_out[5]~6_combout  & ((!\pc|PC[4]~35 ) # (!\imen|memoria_ROM~106_combout ))))

	.dataa(\somador_pc4|somador_out[5]~6_combout ),
	.datab(\imen|memoria_ROM~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[4]~35 ),
	.combout(\pc|PC[5]~36_combout ),
	.cout(\pc|PC[5]~37 ));
// synopsys translate_off
defparam \pc|PC[5]~36 .lut_mask = 16'h9617;
defparam \pc|PC[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
fiftyfivenm_lcell_comb \pc|PC[6]~38 (
// Equation(s):
// \pc|PC[6]~38_combout  = ((\imen|memoria_ROM~123_combout  $ (\somador_pc4|somador_out[6]~8_combout  $ (!\pc|PC[5]~37 )))) # (GND)
// \pc|PC[6]~39  = CARRY((\imen|memoria_ROM~123_combout  & ((\somador_pc4|somador_out[6]~8_combout ) # (!\pc|PC[5]~37 ))) # (!\imen|memoria_ROM~123_combout  & (\somador_pc4|somador_out[6]~8_combout  & !\pc|PC[5]~37 )))

	.dataa(\imen|memoria_ROM~123_combout ),
	.datab(\somador_pc4|somador_out[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[5]~37 ),
	.combout(\pc|PC[6]~38_combout ),
	.cout(\pc|PC[6]~39 ));
// synopsys translate_off
defparam \pc|PC[6]~38 .lut_mask = 16'h698E;
defparam \pc|PC[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~80 (
// Equation(s):
// \imen|memoria_ROM~80_combout  = (\pc|PC [3] & (!\pc|PC [7] & (!\pc|PC [5] & \pc|PC [2]))) # (!\pc|PC [3] & (\pc|PC [7] $ (((\pc|PC [5] & \pc|PC [2])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~80_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~80 .lut_mask = 16'h1644;
defparam \imen|memoria_ROM~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~91 (
// Equation(s):
// \imen|memoria_ROM~91_combout  = (\pc|PC [3] & (!\pc|PC [7] & ((\pc|PC [2]) # (!\pc|PC [5])))) # (!\pc|PC [3] & ((\pc|PC [5] & (!\pc|PC [2])) # (!\pc|PC [5] & ((\pc|PC [7])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~91_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~91 .lut_mask = 16'h159A;
defparam \imen|memoria_ROM~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~92 (
// Equation(s):
// \imen|memoria_ROM~92_combout  = (\pc|PC [6] & ((\pc|PC [4] & (\imen|memoria_ROM~80_combout )) # (!\pc|PC [4] & ((!\imen|memoria_ROM~91_combout )))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~80_combout ),
	.datad(\imen|memoria_ROM~91_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~92_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~92 .lut_mask = 16'h80C4;
defparam \imen|memoria_ROM~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~1 (
// Equation(s):
// \imen|memoria_ROM~1_combout  = (\pc|PC [4] & (!\pc|PC [5] & ((\pc|PC [2]) # (\pc|PC [3])))) # (!\pc|PC [4] & (!\pc|PC [2] & (!\pc|PC [3] & \pc|PC [5])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~1_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~1 .lut_mask = 16'h01E0;
defparam \imen|memoria_ROM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~15 (
// Equation(s):
// \imen|memoria_ROM~15_combout  = (\pc|PC [5] & (((!\pc|PC [4])) # (!\pc|PC [3]))) # (!\pc|PC [5] & (\pc|PC [3] & ((\pc|PC [4]) # (\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~15_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~15 .lut_mask = 16'h6E6A;
defparam \imen|memoria_ROM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~14 (
// Equation(s):
// \imen|memoria_ROM~14_combout  = (\pc|PC [2] & (!\pc|PC [5] & (\pc|PC [3] $ (!\pc|PC [4])))) # (!\pc|PC [2] & (\pc|PC [5] $ (((\pc|PC [3] & !\pc|PC [4])))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~14_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~14 .lut_mask = 16'h41A6;
defparam \imen|memoria_ROM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~16 (
// Equation(s):
// \imen|memoria_ROM~16_combout  = (\pc|PC [6] & (((\imen|memoria_ROM~14_combout ) # (\pc|PC [7])))) # (!\pc|PC [6] & (\imen|memoria_ROM~15_combout  & ((!\pc|PC [7]))))

	.dataa(\pc|PC [6]),
	.datab(\imen|memoria_ROM~15_combout ),
	.datac(\imen|memoria_ROM~14_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~16_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~16 .lut_mask = 16'hAAE4;
defparam \imen|memoria_ROM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~17 (
// Equation(s):
// \imen|memoria_ROM~17_combout  = (\pc|PC [3] & (((!\pc|PC [2]) # (!\pc|PC [4])))) # (!\pc|PC [3] & ((\pc|PC [5]) # ((\pc|PC [4]) # (\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~17_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~17 .lut_mask = 16'h3FFE;
defparam \imen|memoria_ROM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~18 (
// Equation(s):
// \imen|memoria_ROM~18_combout  = (\pc|PC [7] & ((\imen|memoria_ROM~16_combout  & ((!\imen|memoria_ROM~17_combout ))) # (!\imen|memoria_ROM~16_combout  & (\imen|memoria_ROM~1_combout )))) # (!\pc|PC [7] & (((\imen|memoria_ROM~16_combout ))))

	.dataa(\imen|memoria_ROM~1_combout ),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~16_combout ),
	.datad(\imen|memoria_ROM~17_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~18_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~18 .lut_mask = 16'h38F8;
defparam \imen|memoria_ROM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~3 (
// Equation(s):
// \imen|memoria_ROM~3_combout  = (\pc|PC [2] & (\pc|PC [5] & (!\pc|PC [7] & \pc|PC [4]))) # (!\pc|PC [2] & (!\pc|PC [4] & (\pc|PC [5] $ (\pc|PC [7]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~3_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~3 .lut_mask = 16'h0814;
defparam \imen|memoria_ROM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~5 (
// Equation(s):
// \imen|memoria_ROM~5_combout  = (\pc|PC [2] & (\pc|PC [7] & \pc|PC [4])) # (!\pc|PC [2] & (!\pc|PC [7]))

	.dataa(gnd),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~5_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~5 .lut_mask = 16'hC303;
defparam \imen|memoria_ROM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~4 (
// Equation(s):
// \imen|memoria_ROM~4_combout  = (\pc|PC [4] & (((\pc|PC [5] & \pc|PC [7])))) # (!\pc|PC [4] & (\pc|PC [2] & (\pc|PC [5] $ (!\pc|PC [7]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~4_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~4 .lut_mask = 16'hC082;
defparam \imen|memoria_ROM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~6 (
// Equation(s):
// \imen|memoria_ROM~6_combout  = (\pc|PC [6] & (((\imen|memoria_ROM~5_combout )) # (!\pc|PC [3]))) # (!\pc|PC [6] & (\pc|PC [3] & ((\imen|memoria_ROM~4_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [3]),
	.datac(\imen|memoria_ROM~5_combout ),
	.datad(\imen|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~6_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~6 .lut_mask = 16'hE6A2;
defparam \imen|memoria_ROM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~7 (
// Equation(s):
// \imen|memoria_ROM~7_combout  = (\pc|PC [3] & (((!\imen|memoria_ROM~3_combout  & \imen|memoria_ROM~6_combout )))) # (!\pc|PC [3] & (\imen|memoria_ROM~3_combout  & ((\pc|PC [4]) # (\imen|memoria_ROM~6_combout ))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\imen|memoria_ROM~3_combout ),
	.datad(\imen|memoria_ROM~6_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~7_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~7 .lut_mask = 16'h3C20;
defparam \imen|memoria_ROM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
fiftyfivenm_lcell_comb \uc|Decoder0~1 (
// Equation(s):
// \uc|Decoder0~1_combout  = (\pc|PC [5] & (\pc|PC [3] $ (((\pc|PC [4]) # (\pc|PC [2])))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\uc|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~1 .lut_mask = 16'h02A8;
defparam \uc|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
fiftyfivenm_lcell_comb \ula_ctrl|Mux0~3 (
// Equation(s):
// \ula_ctrl|Mux0~3_combout  = (\pc|PC [5] & (\pc|PC [7] $ (((!\pc|PC [2]) # (!\pc|PC [3]))))) # (!\pc|PC [5] & ((\pc|PC [7]) # ((\pc|PC [3]) # (\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux0~3 .lut_mask = 16'hD776;
defparam \ula_ctrl|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
fiftyfivenm_lcell_comb \ula_ctrl|Mux0~4 (
// Equation(s):
// \ula_ctrl|Mux0~4_combout  = (\pc|PC [5] & ((\pc|PC [3]) # ((!\pc|PC [7] & \pc|PC [2])))) # (!\pc|PC [5] & (((!\pc|PC [2])) # (!\pc|PC [7])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux0~4 .lut_mask = 16'hB3F5;
defparam \ula_ctrl|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
fiftyfivenm_lcell_comb \ula_ctrl|Mux0~8 (
// Equation(s):
// \ula_ctrl|Mux0~8_combout  = (\pc|PC [6] & (((\pc|PC [4])))) # (!\pc|PC [6] & ((\pc|PC [4] & ((\ula_ctrl|Mux0~4_combout ))) # (!\pc|PC [4] & (\ula_ctrl|Mux0~3_combout ))))

	.dataa(\ula_ctrl|Mux0~3_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [4]),
	.datad(\ula_ctrl|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux0~8 .lut_mask = 16'hF2C2;
defparam \ula_ctrl|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
fiftyfivenm_lcell_comb \ula_ctrl|Mux0~7 (
// Equation(s):
// \ula_ctrl|Mux0~7_combout  = ((\pc|PC [7] & ((!\pc|PC [5]))) # (!\pc|PC [7] & ((\pc|PC [5]) # (!\pc|PC [3])))) # (!\pc|PC [2])

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux0~7 .lut_mask = 16'h77DF;
defparam \ula_ctrl|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
fiftyfivenm_lcell_comb \ula_ctrl|Mux0~6 (
// Equation(s):
// \ula_ctrl|Mux0~6_combout  = (\pc|PC [2] & ((\pc|PC [7] & ((\pc|PC [3]) # (\pc|PC [5]))) # (!\pc|PC [7] & ((!\pc|PC [5]) # (!\pc|PC [3]))))) # (!\pc|PC [2] & ((\pc|PC [3]) # (\pc|PC [7] $ (\pc|PC [5]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux0~6 .lut_mask = 16'hDBF6;
defparam \ula_ctrl|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
fiftyfivenm_lcell_comb \ula_ctrl|Mux0~9 (
// Equation(s):
// \ula_ctrl|Mux0~9_combout  = (\ula_ctrl|Mux0~8_combout  & ((\ula_ctrl|Mux0~7_combout ) # ((!\pc|PC [6])))) # (!\ula_ctrl|Mux0~8_combout  & (((\pc|PC [6] & \ula_ctrl|Mux0~6_combout ))))

	.dataa(\ula_ctrl|Mux0~8_combout ),
	.datab(\ula_ctrl|Mux0~7_combout ),
	.datac(\pc|PC [6]),
	.datad(\ula_ctrl|Mux0~6_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux0~9 .lut_mask = 16'hDA8A;
defparam \ula_ctrl|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
fiftyfivenm_lcell_comb \ula_ctrl|WideOr7~0 (
// Equation(s):
// \ula_ctrl|WideOr7~0_combout  = (\imen|memoria_ROM~90_combout  & (\imen|memoria_ROM~117_combout  $ (((!\imen|memoria_ROM~100_combout ) # (!\imen|memoria_ROM~112_combout ))))) # (!\imen|memoria_ROM~90_combout  & (!\imen|memoria_ROM~117_combout  & 
// ((\imen|memoria_ROM~100_combout ))))

	.dataa(\imen|memoria_ROM~117_combout ),
	.datab(\imen|memoria_ROM~90_combout ),
	.datac(\imen|memoria_ROM~112_combout ),
	.datad(\imen|memoria_ROM~100_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|WideOr7~0 .lut_mask = 16'h9544;
defparam \ula_ctrl|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~3 (
// Equation(s):
// \ula_ctrl|Mux3~3_combout  = (!\pc|PC [7] & (!\pc|PC [5] & !\pc|PC [6]))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [5]),
	.datac(gnd),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~3 .lut_mask = 16'h0011;
defparam \ula_ctrl|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~13 (
// Equation(s):
// \ula_ctrl|Mux3~13_combout  = (!\pc|PC [3] & (\pc|PC [2] & (!\pc|PC [4] & \ula_ctrl|Mux3~3_combout )))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [4]),
	.datad(\ula_ctrl|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~13 .lut_mask = 16'h0400;
defparam \ula_ctrl|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
fiftyfivenm_lcell_comb \ula_ctrl|Mux1~12 (
// Equation(s):
// \ula_ctrl|Mux1~12_combout  = (!\imen|memoria_ROM~123_combout  & !\imen|memoria_ROM~106_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\imen|memoria_ROM~123_combout ),
	.datad(\imen|memoria_ROM~106_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux1~12 .lut_mask = 16'h000F;
defparam \ula_ctrl|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
fiftyfivenm_lcell_comb \uc|WideOr4~4 (
// Equation(s):
// \uc|WideOr4~4_combout  = (\pc|PC [3] & ((!\pc|PC [6]) # (!\pc|PC [4]))) # (!\pc|PC [3] & ((\pc|PC [4]) # (\pc|PC [6])))

	.dataa(\pc|PC [3]),
	.datab(gnd),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\uc|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr4~4 .lut_mask = 16'h5FFA;
defparam \uc|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
fiftyfivenm_lcell_comb \uc|WideOr2~3 (
// Equation(s):
// \uc|WideOr2~3_combout  = (\pc|PC [4] & (\pc|PC [6] & (\pc|PC [5] $ (\pc|PC [3])))) # (!\pc|PC [4] & (!\pc|PC [5] & (!\pc|PC [3])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\uc|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr2~3 .lut_mask = 16'h4901;
defparam \uc|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~14 (
// Equation(s):
// \ula_ctrl|Mux3~14_combout  = ((!\uc|WideOr2~3_combout  & ((\pc|PC [5]) # (\uc|WideOr4~4_combout )))) # (!\pc|PC [2])

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [2]),
	.datac(\uc|WideOr4~4_combout ),
	.datad(\uc|WideOr2~3_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~14 .lut_mask = 16'h33FB;
defparam \ula_ctrl|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~53 (
// Equation(s):
// \imen|memoria_ROM~53_combout  = (\pc|PC [3] & (((\pc|PC [7]) # (!\pc|PC [4])))) # (!\pc|PC [3] & ((\pc|PC [4]) # ((!\pc|PC [2] & \pc|PC [7]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~53_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~53 .lut_mask = 16'hF3DC;
defparam \imen|memoria_ROM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~57 (
// Equation(s):
// \imen|memoria_ROM~57_combout  = (\pc|PC [7] & (\pc|PC [4] $ (((!\pc|PC [2] & !\pc|PC [3]))))) # (!\pc|PC [7] & ((\pc|PC [4] & ((!\pc|PC [3]))) # (!\pc|PC [4] & (\pc|PC [2] & \pc|PC [3]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~57_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~57 .lut_mask = 16'h98C6;
defparam \imen|memoria_ROM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~54 (
// Equation(s):
// \imen|memoria_ROM~54_combout  = (\pc|PC [4] & ((\pc|PC [7]) # ((!\pc|PC [3] & !\pc|PC [2])))) # (!\pc|PC [4] & (((\pc|PC [3]) # (\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~54_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~54 .lut_mask = 16'hDDDA;
defparam \imen|memoria_ROM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~55 (
// Equation(s):
// \imen|memoria_ROM~55_combout  = (!\pc|PC [7] & (\pc|PC [3] & ((\pc|PC [4]) # (!\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~55_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~55 .lut_mask = 16'h2030;
defparam \imen|memoria_ROM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~56 (
// Equation(s):
// \imen|memoria_ROM~56_combout  = (\pc|PC [6] & (\pc|PC [5])) # (!\pc|PC [6] & ((\pc|PC [5] & (!\imen|memoria_ROM~54_combout )) # (!\pc|PC [5] & ((!\imen|memoria_ROM~55_combout )))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~54_combout ),
	.datad(\imen|memoria_ROM~55_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~56_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~56 .lut_mask = 16'h8C9D;
defparam \imen|memoria_ROM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~130 (
// Equation(s):
// \imen|memoria_ROM~130_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~56_combout  & ((!\imen|memoria_ROM~57_combout ))) # (!\imen|memoria_ROM~56_combout  & (\imen|memoria_ROM~53_combout )))) # (!\pc|PC [6] & (((\imen|memoria_ROM~56_combout ))))

	.dataa(\imen|memoria_ROM~53_combout ),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~57_combout ),
	.datad(\imen|memoria_ROM~56_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~130_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~130 .lut_mask = 16'h3F88;
defparam \imen|memoria_ROM~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
fiftyfivenm_lcell_comb \uc|WideOr1~3 (
// Equation(s):
// \uc|WideOr1~3_combout  = (\pc|PC [7] & (\pc|PC [4] & ((\pc|PC [2]) # (\pc|PC [3])))) # (!\pc|PC [7] & (!\pc|PC [2] & (!\pc|PC [3] & !\pc|PC [4])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\uc|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr1~3 .lut_mask = 16'hC801;
defparam \uc|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
fiftyfivenm_lcell_comb \uc|WideOr1~4 (
// Equation(s):
// \uc|WideOr1~4_combout  = (\pc|PC [7] & (((!\pc|PC [2] & !\pc|PC [4])) # (!\pc|PC [3])))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\uc|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr1~4 .lut_mask = 16'h02AA;
defparam \uc|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
fiftyfivenm_lcell_comb \uc|WideOr1~8 (
// Equation(s):
// \uc|WideOr1~8_combout  = (!\pc|PC [6] & ((\pc|PC [5] & ((\uc|WideOr1~4_combout ))) # (!\pc|PC [5] & (\uc|WideOr1~3_combout ))))

	.dataa(\uc|WideOr1~3_combout ),
	.datab(\pc|PC [5]),
	.datac(\uc|WideOr1~4_combout ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\uc|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr1~8 .lut_mask = 16'h00E2;
defparam \uc|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
fiftyfivenm_lcell_comb \uc|WideOr1~7 (
// Equation(s):
// \uc|WideOr1~7_combout  = (\imen|memoria_ROM~130_combout  & !\uc|WideOr1~8_combout )

	.dataa(\imen|memoria_ROM~130_combout ),
	.datab(gnd),
	.datac(\uc|WideOr1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uc|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr1~7 .lut_mask = 16'h0A0A;
defparam \uc|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
fiftyfivenm_lcell_comb \uc|WideOr3~4 (
// Equation(s):
// \uc|WideOr3~4_combout  = (\pc|PC [2] & (\pc|PC [5] $ (!\pc|PC [4]))) # (!\pc|PC [2] & (\pc|PC [5] & !\pc|PC [4]))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(gnd),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\uc|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr3~4 .lut_mask = 16'h8866;
defparam \uc|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
fiftyfivenm_lcell_comb \uc|WideOr3~10 (
// Equation(s):
// \uc|WideOr3~10_combout  = (\pc|PC [6] & (\pc|PC [7] & (\uc|WideOr3~4_combout  & !\pc|PC [3])))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\uc|WideOr3~4_combout ),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\uc|WideOr3~10_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr3~10 .lut_mask = 16'h0080;
defparam \uc|WideOr3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
fiftyfivenm_lcell_comb \uc|WideOr3~9 (
// Equation(s):
// \uc|WideOr3~9_combout  = (\imen|memoria_ROM~130_combout  & \uc|WideOr3~10_combout )

	.dataa(\imen|memoria_ROM~130_combout ),
	.datab(gnd),
	.datac(\uc|WideOr3~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uc|WideOr3~9_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr3~9 .lut_mask = 16'hA0A0;
defparam \uc|WideOr3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~15 (
// Equation(s):
// \ula_ctrl|Mux3~15_combout  = (!\uc|WideOr1~7_combout  & (!\uc|WideOr3~9_combout  & ((\pc|PC [7]) # (\ula_ctrl|Mux3~14_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\ula_ctrl|Mux3~14_combout ),
	.datac(\uc|WideOr1~7_combout ),
	.datad(\uc|WideOr3~9_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~15 .lut_mask = 16'h000E;
defparam \ula_ctrl|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~12 (
// Equation(s):
// \ula_ctrl|Mux3~12_combout  = (\ula_ctrl|Mux3~13_combout ) # ((\ula_ctrl|Mux3~15_combout  & ((!\ula_ctrl|Mux1~12_combout ) # (!\ula_ctrl|WideOr7~0_combout ))))

	.dataa(\ula_ctrl|WideOr7~0_combout ),
	.datab(\ula_ctrl|Mux3~13_combout ),
	.datac(\ula_ctrl|Mux1~12_combout ),
	.datad(\ula_ctrl|Mux3~15_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~12 .lut_mask = 16'hDFCC;
defparam \ula_ctrl|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~83 (
// Equation(s):
// \imen|memoria_ROM~83_combout  = \pc|PC [4] $ (((\pc|PC [3]) # ((\pc|PC [5] & \pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~83_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~83 .lut_mask = 16'h1E3C;
defparam \imen|memoria_ROM~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~82 (
// Equation(s):
// \imen|memoria_ROM~82_combout  = (\pc|PC [2] & (\pc|PC [3] $ (((\pc|PC [5]) # (!\pc|PC [4]))))) # (!\pc|PC [2] & (\pc|PC [5] & (\pc|PC [3] & !\pc|PC [4])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~82_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~82 .lut_mask = 16'h6308;
defparam \imen|memoria_ROM~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~84 (
// Equation(s):
// \imen|memoria_ROM~84_combout  = ((\pc|PC [7] & (!\imen|memoria_ROM~83_combout )) # (!\pc|PC [7] & ((!\imen|memoria_ROM~82_combout )))) # (!\pc|PC [6])

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~83_combout ),
	.datad(\imen|memoria_ROM~82_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~84_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~84 .lut_mask = 16'h5D7F;
defparam \imen|memoria_ROM~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
fiftyfivenm_lcell_comb \ula_ctrl|Mux2~8 (
// Equation(s):
// \ula_ctrl|Mux2~8_combout  = (\pc|PC [7]) # ((\pc|PC [2] & ((\pc|PC [3]) # (\pc|PC [4]))) # (!\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux2~8 .lut_mask = 16'hFEF9;
defparam \ula_ctrl|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
fiftyfivenm_lcell_comb \ula_ctrl|Mux2~5 (
// Equation(s):
// \ula_ctrl|Mux2~5_combout  = ((\pc|PC [3]) # (\pc|PC [7] $ (\pc|PC [4]))) # (!\pc|PC [2])

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux2~5 .lut_mask = 16'hDFFD;
defparam \ula_ctrl|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
fiftyfivenm_lcell_comb \ula_ctrl|Mux2~6 (
// Equation(s):
// \ula_ctrl|Mux2~6_combout  = (\pc|PC [7]) # ((\pc|PC [2] & ((!\pc|PC [4]) # (!\pc|PC [3]))) # (!\pc|PC [2] & ((\pc|PC [3]) # (\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux2~6 .lut_mask = 16'hF7FE;
defparam \ula_ctrl|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
fiftyfivenm_lcell_comb \ula_ctrl|Mux2~10 (
// Equation(s):
// \ula_ctrl|Mux2~10_combout  = (\pc|PC [6] & ((\pc|PC [5]) # ((\ula_ctrl|Mux2~6_combout )))) # (!\pc|PC [6] & (!\pc|PC [5] & (\ula_ctrl|Mux2~5_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [5]),
	.datac(\ula_ctrl|Mux2~5_combout ),
	.datad(\ula_ctrl|Mux2~6_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux2~10 .lut_mask = 16'hBA98;
defparam \ula_ctrl|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
fiftyfivenm_lcell_comb \ula_ctrl|Mux2~9 (
// Equation(s):
// \ula_ctrl|Mux2~9_combout  = ((\pc|PC [3] & ((\pc|PC [7]) # (\pc|PC [4]))) # (!\pc|PC [3] & ((!\pc|PC [4]) # (!\pc|PC [7])))) # (!\pc|PC [2])

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux2~9 .lut_mask = 16'hDFF7;
defparam \ula_ctrl|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
fiftyfivenm_lcell_comb \ula_ctrl|Mux2~11 (
// Equation(s):
// \ula_ctrl|Mux2~11_combout  = (\pc|PC [5] & ((\ula_ctrl|Mux2~10_combout  & ((\ula_ctrl|Mux2~9_combout ))) # (!\ula_ctrl|Mux2~10_combout  & (\ula_ctrl|Mux2~8_combout )))) # (!\pc|PC [5] & (((\ula_ctrl|Mux2~10_combout ))))

	.dataa(\ula_ctrl|Mux2~8_combout ),
	.datab(\pc|PC [5]),
	.datac(\ula_ctrl|Mux2~10_combout ),
	.datad(\ula_ctrl|Mux2~9_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux2~11 .lut_mask = 16'hF838;
defparam \ula_ctrl|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
fiftyfivenm_lcell_comb \ula_ctrl|Mux1~3 (
// Equation(s):
// \ula_ctrl|Mux1~3_combout  = (\pc|PC [6] & (\pc|PC [4] $ (!\pc|PC [5])))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [4]),
	.datac(gnd),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux1~3 .lut_mask = 16'h8822;
defparam \ula_ctrl|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
fiftyfivenm_lcell_comb \ula_ctrl|Mux1~14 (
// Equation(s):
// \ula_ctrl|Mux1~14_combout  = (\ula_ctrl|Mux1~3_combout  & (\pc|PC [2] & (!\pc|PC [3] & !\pc|PC [7])))

	.dataa(\ula_ctrl|Mux1~3_combout ),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux1~14 .lut_mask = 16'h0008;
defparam \ula_ctrl|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
fiftyfivenm_lcell_comb \ula_ctrl|WideOr3~0 (
// Equation(s):
// \ula_ctrl|WideOr3~0_combout  = (\imen|memoria_ROM~117_combout  & (((\imen|memoria_ROM~100_combout ) # (!\imen|memoria_ROM~112_combout )) # (!\imen|memoria_ROM~90_combout ))) # (!\imen|memoria_ROM~117_combout  & (\imen|memoria_ROM~100_combout  & 
// (\imen|memoria_ROM~90_combout  $ (\imen|memoria_ROM~112_combout ))))

	.dataa(\imen|memoria_ROM~117_combout ),
	.datab(\imen|memoria_ROM~90_combout ),
	.datac(\imen|memoria_ROM~112_combout ),
	.datad(\imen|memoria_ROM~100_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|WideOr3~0 .lut_mask = 16'hBE2A;
defparam \ula_ctrl|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
fiftyfivenm_lcell_comb \ula_ctrl|Mux1~13 (
// Equation(s):
// \ula_ctrl|Mux1~13_combout  = (\ula_ctrl|Mux1~14_combout ) # ((\ula_ctrl|Mux3~15_combout  & ((\ula_ctrl|WideOr3~0_combout ) # (!\ula_ctrl|Mux1~12_combout ))))

	.dataa(\ula_ctrl|Mux1~12_combout ),
	.datab(\ula_ctrl|Mux1~14_combout ),
	.datac(\ula_ctrl|WideOr3~0_combout ),
	.datad(\ula_ctrl|Mux3~15_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux1~13 .lut_mask = 16'hFDCC;
defparam \ula_ctrl|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
fiftyfivenm_lcell_comb \ula|Mux25~19 (
// Equation(s):
// \ula|Mux25~19_combout  = (\imen|memoria_ROM~84_combout  & ((\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux2~11_combout  & \ula_ctrl|Mux1~13_combout )) # (!\ula_ctrl|Mux3~12_combout  & (\ula_ctrl|Mux2~11_combout  & !\ula_ctrl|Mux1~13_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula_ctrl|Mux1~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~19 .lut_mask = 16'h0840;
defparam \ula|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
fiftyfivenm_lcell_comb \ula|Mux25~20 (
// Equation(s):
// \ula|Mux25~20_combout  = (!\ula_ctrl|Mux0~9_combout  & \ula|Mux25~19_combout )

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula|Mux25~19_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~20 .lut_mask = 16'h5500;
defparam \ula|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
fiftyfivenm_lcell_comb \ula|Mux19~3 (
// Equation(s):
// \ula|Mux19~3_combout  = (!\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux2~11_combout  & (\ula_ctrl|Mux0~9_combout  & \ula_ctrl|Mux1~13_combout )) # (!\ula_ctrl|Mux2~11_combout  & (!\ula_ctrl|Mux0~9_combout  & !\ula_ctrl|Mux1~13_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula_ctrl|Mux1~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~3 .lut_mask = 16'h0801;
defparam \ula|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
fiftyfivenm_lcell_comb \ula|Mux19~4 (
// Equation(s):
// \ula|Mux19~4_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|Mux19~3_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula|Mux25~19_combout  & ((\imen|memoria_ROM~92_combout ))) # (!\ula|Mux25~19_combout  & (\ula|Mux19~3_combout ))))

	.dataa(\ula|Mux19~3_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux25~19_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~4 .lut_mask = 16'hACAA;
defparam \ula|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~0 (
// Equation(s):
// \imen|memoria_ROM~0_combout  = (\pc|PC [2] & (\pc|PC [3] & (\pc|PC [4] & \pc|PC [5])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~0_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~0 .lut_mask = 16'h8000;
defparam \imen|memoria_ROM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~2 (
// Equation(s):
// \imen|memoria_ROM~2_combout  = (\pc|PC [7] & ((\pc|PC [6] & (\imen|memoria_ROM~0_combout )) # (!\pc|PC [6] & ((\imen|memoria_ROM~1_combout )))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~0_combout ),
	.datad(\imen|memoria_ROM~1_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~2_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~2 .lut_mask = 16'hA280;
defparam \imen|memoria_ROM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~12 (
// Equation(s):
// \imen|memoria_ROM~12_combout  = (\pc|PC [2] & (\pc|PC [4] & ((\pc|PC [3]) # (!\pc|PC [5])))) # (!\pc|PC [2] & ((\pc|PC [3] & (\pc|PC [4] & !\pc|PC [5])) # (!\pc|PC [3] & (!\pc|PC [4] & \pc|PC [5]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~12_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~12 .lut_mask = 16'h81E0;
defparam \imen|memoria_ROM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~13 (
// Equation(s):
// \imen|memoria_ROM~13_combout  = (\pc|PC [7] & ((\pc|PC [6] & (\imen|memoria_ROM~0_combout )) # (!\pc|PC [6] & ((\imen|memoria_ROM~12_combout )))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~0_combout ),
	.datad(\imen|memoria_ROM~12_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~13_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~13 .lut_mask = 16'hA280;
defparam \imen|memoria_ROM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~8 (
// Equation(s):
// \imen|memoria_ROM~8_combout  = (\pc|PC [4] & (\pc|PC [5] & (\pc|PC [3] $ (\pc|PC [2])))) # (!\pc|PC [4] & (\pc|PC [5] $ (((\pc|PC [3]) # (\pc|PC [2])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~8_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~8 .lut_mask = 16'h2594;
defparam \imen|memoria_ROM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~9 (
// Equation(s):
// \imen|memoria_ROM~9_combout  = (\pc|PC [7] & ((\pc|PC [4] & (\pc|PC [3] & \pc|PC [2])) # (!\pc|PC [4] & (!\pc|PC [3] & !\pc|PC [2])))) # (!\pc|PC [7] & (((!\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~9_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~9 .lut_mask = 16'h801F;
defparam \imen|memoria_ROM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~10 (
// Equation(s):
// \imen|memoria_ROM~10_combout  = (\pc|PC [7] & (\imen|memoria_ROM~9_combout  & ((!\imen|memoria_ROM~8_combout ) # (!\pc|PC [6])))) # (!\pc|PC [7] & (\imen|memoria_ROM~8_combout  & (\pc|PC [6] $ (!\imen|memoria_ROM~9_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~8_combout ),
	.datad(\imen|memoria_ROM~9_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~10_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~10 .lut_mask = 16'h6C10;
defparam \imen|memoria_ROM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~11 (
// Equation(s):
// \imen|memoria_ROM~11_combout  = (\imen|memoria_ROM~10_combout  & ((\pc|PC [4]) # ((\pc|PC [6]) # (\imen|memoria_ROM~8_combout ))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~8_combout ),
	.datad(\imen|memoria_ROM~10_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~11_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~11 .lut_mask = 16'hFE00;
defparam \imen|memoria_ROM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
fiftyfivenm_lcell_comb \regfile|Equal1~0 (
// Equation(s):
// \regfile|Equal1~0_combout  = (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~18_combout  & !\imen|memoria_ROM~11_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\imen|memoria_ROM~18_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Equal1~0 .lut_mask = 16'h0003;
defparam \regfile|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
fiftyfivenm_lcell_comb \regfile|Equal1~1 (
// Equation(s):
// \regfile|Equal1~1_combout  = (!\imen|memoria_ROM~2_combout  & (!\imen|memoria_ROM~13_combout  & \regfile|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regfile|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Equal1~1 .lut_mask = 16'h0300;
defparam \regfile|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~94 (
// Equation(s):
// \imen|memoria_ROM~94_combout  = (\pc|PC [5] & (((\pc|PC [4] & \pc|PC [3])))) # (!\pc|PC [5] & (\pc|PC [7] $ (\pc|PC [4] $ (\pc|PC [3]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~94_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~94 .lut_mask = 16'hC096;
defparam \imen|memoria_ROM~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~93 (
// Equation(s):
// \imen|memoria_ROM~93_combout  = (\pc|PC [4] & (!\pc|PC [3] & ((\pc|PC [7]) # (!\pc|PC [5])))) # (!\pc|PC [4] & (\pc|PC [3] & ((\pc|PC [7]) # (\pc|PC [5]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~93_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~93 .lut_mask = 16'h382C;
defparam \imen|memoria_ROM~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~95 (
// Equation(s):
// \imen|memoria_ROM~95_combout  = (\pc|PC [6] & ((\pc|PC [2] & (!\imen|memoria_ROM~94_combout )) # (!\pc|PC [2] & ((\imen|memoria_ROM~93_combout )))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~94_combout ),
	.datad(\imen|memoria_ROM~93_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~95_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~95 .lut_mask = 16'h4C08;
defparam \imen|memoria_ROM~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~45 (
// Equation(s):
// \imen|memoria_ROM~45_combout  = (\pc|PC [5] & (((!\pc|PC [4] & !\pc|PC [2])) # (!\pc|PC [3]))) # (!\pc|PC [5] & (\pc|PC [4] & ((\pc|PC [2]) # (\pc|PC [3]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~45_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~45 .lut_mask = 16'h46EA;
defparam \imen|memoria_ROM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~126 (
// Equation(s):
// \imen|memoria_ROM~126_combout  = (\pc|PC [7] & (\imen|memoria_ROM~45_combout  & !\pc|PC [6]))

	.dataa(gnd),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~45_combout ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~126_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~126 .lut_mask = 16'h00C0;
defparam \imen|memoria_ROM~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~46 (
// Equation(s):
// \imen|memoria_ROM~46_combout  = (!\pc|PC [5] & ((\pc|PC [6] & (\pc|PC [3] & \pc|PC [4])) # (!\pc|PC [6] & (!\pc|PC [3] & !\pc|PC [4]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~46_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~46 .lut_mask = 16'h0801;
defparam \imen|memoria_ROM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~47 (
// Equation(s):
// \imen|memoria_ROM~47_combout  = (\pc|PC [5] & (!\pc|PC [4] & (!\pc|PC [2] & !\pc|PC [3])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~47_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~47 .lut_mask = 16'h0002;
defparam \imen|memoria_ROM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~48 (
// Equation(s):
// \imen|memoria_ROM~48_combout  = (\pc|PC [7] & ((\pc|PC [6] & (\imen|memoria_ROM~47_combout )) # (!\pc|PC [6] & ((\imen|memoria_ROM~45_combout ))))) # (!\pc|PC [7] & (!\pc|PC [6]))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~47_combout ),
	.datad(\imen|memoria_ROM~45_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~48_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~48 .lut_mask = 16'hB391;
defparam \imen|memoria_ROM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~127 (
// Equation(s):
// \imen|memoria_ROM~127_combout  = (\pc|PC [7] & (((\imen|memoria_ROM~48_combout )))) # (!\pc|PC [7] & (\imen|memoria_ROM~46_combout  & ((\pc|PC [2]) # (\imen|memoria_ROM~48_combout ))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~46_combout ),
	.datad(\imen|memoria_ROM~48_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~127_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~127 .lut_mask = 16'hFC20;
defparam \imen|memoria_ROM~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
fiftyfivenm_lcell_comb \uc|Decoder0~0 (
// Equation(s):
// \uc|Decoder0~0_combout  = (!\pc|PC [6] & !\pc|PC [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\uc|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~0 .lut_mask = 16'h000F;
defparam \uc|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~20 (
// Equation(s):
// \imen|memoria_ROM~20_combout  = (!\pc|PC [2] & (!\pc|PC [4] & (!\pc|PC [3] & \uc|Decoder0~0_combout )))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\uc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~20_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~20 .lut_mask = 16'h0100;
defparam \imen|memoria_ROM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~49 (
// Equation(s):
// \imen|memoria_ROM~49_combout  = (!\pc|PC [3] & ((\pc|PC [5] & (\pc|PC [4] $ (!\pc|PC [2]))) # (!\pc|PC [5] & (!\pc|PC [4] & \pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~49_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~49 .lut_mask = 16'h0092;
defparam \imen|memoria_ROM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~50 (
// Equation(s):
// \imen|memoria_ROM~50_combout  = (\pc|PC [7] & ((\pc|PC [6] & ((\imen|memoria_ROM~49_combout ))) # (!\pc|PC [6] & (\imen|memoria_ROM~45_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~45_combout ),
	.datad(\imen|memoria_ROM~49_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~50_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~50 .lut_mask = 16'hA820;
defparam \imen|memoria_ROM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~128 (
// Equation(s):
// \imen|memoria_ROM~128_combout  = (\imen|memoria_ROM~50_combout ) # ((\imen|memoria_ROM~20_combout  & !\pc|PC [7]))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~20_combout ),
	.datac(\imen|memoria_ROM~50_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~128_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~128 .lut_mask = 16'hF0FC;
defparam \imen|memoria_ROM~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~51 (
// Equation(s):
// \imen|memoria_ROM~51_combout  = (\pc|PC [6] & (\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [4])))) # (!\pc|PC [6] & (!\pc|PC [3] & (!\pc|PC [4])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~51_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~51 .lut_mask = 16'h8501;
defparam \imen|memoria_ROM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~19 (
// Equation(s):
// \imen|memoria_ROM~19_combout  = (\pc|PC [2] & (\pc|PC [5] & (\pc|PC [4] & \pc|PC [6])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~19_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~19 .lut_mask = 16'h8000;
defparam \imen|memoria_ROM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~52 (
// Equation(s):
// \imen|memoria_ROM~52_combout  = (!\pc|PC [3] & \imen|memoria_ROM~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC [3]),
	.datad(\imen|memoria_ROM~19_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~52_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~52 .lut_mask = 16'h0F00;
defparam \imen|memoria_ROM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~129 (
// Equation(s):
// \imen|memoria_ROM~129_combout  = (!\pc|PC [7] & ((\imen|memoria_ROM~52_combout ) # ((!\pc|PC [5] & \imen|memoria_ROM~51_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~51_combout ),
	.datad(\imen|memoria_ROM~52_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~129_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~129 .lut_mask = 16'h5510;
defparam \imen|memoria_ROM~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
fiftyfivenm_lcell_comb \uc|WideOr0~0 (
// Equation(s):
// \uc|WideOr0~0_combout  = (\imen|memoria_ROM~127_combout  & ((\imen|memoria_ROM~129_combout  & (\imen|memoria_ROM~126_combout )) # (!\imen|memoria_ROM~129_combout  & ((!\imen|memoria_ROM~128_combout ))))) # (!\imen|memoria_ROM~127_combout  & 
// (\imen|memoria_ROM~126_combout ))

	.dataa(\imen|memoria_ROM~126_combout ),
	.datab(\imen|memoria_ROM~127_combout ),
	.datac(\imen|memoria_ROM~128_combout ),
	.datad(\imen|memoria_ROM~129_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~0 .lut_mask = 16'hAA2E;
defparam \uc|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~41 (
// Equation(s):
// \imen|memoria_ROM~41_combout  = (\pc|PC [5] & ((\pc|PC [6] $ (!\pc|PC [4])))) # (!\pc|PC [5] & ((\pc|PC [3] $ (!\pc|PC [4])) # (!\pc|PC [6])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~41_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~41 .lut_mask = 16'hE31F;
defparam \imen|memoria_ROM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~42 (
// Equation(s):
// \imen|memoria_ROM~42_combout  = (\pc|PC [2] & ((\pc|PC [3]) # ((!\pc|PC [6] & \pc|PC [4])))) # (!\pc|PC [2] & (((\pc|PC [6]) # (\pc|PC [4]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~42_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~42 .lut_mask = 16'hBFB8;
defparam \imen|memoria_ROM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~43 (
// Equation(s):
// \imen|memoria_ROM~43_combout  = (!\pc|PC [7] & ((\imen|memoria_ROM~42_combout ) # (!\pc|PC [4])))

	.dataa(gnd),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [4]),
	.datad(\imen|memoria_ROM~42_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~43_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~43 .lut_mask = 16'h3303;
defparam \imen|memoria_ROM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~40 (
// Equation(s):
// \imen|memoria_ROM~40_combout  = (\pc|PC [5] & (!\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [6])))) # (!\pc|PC [5] & ((\pc|PC [3] $ (!\pc|PC [2])) # (!\pc|PC [6])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~40_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~40 .lut_mask = 16'h2397;
defparam \imen|memoria_ROM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~44 (
// Equation(s):
// \imen|memoria_ROM~44_combout  = (\imen|memoria_ROM~41_combout  & ((\imen|memoria_ROM~43_combout  & ((\imen|memoria_ROM~42_combout ) # (!\imen|memoria_ROM~40_combout ))) # (!\imen|memoria_ROM~43_combout  & ((\imen|memoria_ROM~40_combout ))))) # 
// (!\imen|memoria_ROM~41_combout  & (((\imen|memoria_ROM~43_combout ))))

	.dataa(\imen|memoria_ROM~41_combout ),
	.datab(\imen|memoria_ROM~42_combout ),
	.datac(\imen|memoria_ROM~43_combout ),
	.datad(\imen|memoria_ROM~40_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~44_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~44 .lut_mask = 16'hDAF0;
defparam \imen|memoria_ROM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
fiftyfivenm_lcell_comb \uc|WideOr0~1 (
// Equation(s):
// \uc|WideOr0~1_combout  = (\imen|memoria_ROM~126_combout  & (\imen|memoria_ROM~127_combout  & (!\imen|memoria_ROM~130_combout  & !\imen|memoria_ROM~129_combout )))

	.dataa(\imen|memoria_ROM~126_combout ),
	.datab(\imen|memoria_ROM~127_combout ),
	.datac(\imen|memoria_ROM~130_combout ),
	.datad(\imen|memoria_ROM~129_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~1 .lut_mask = 16'h0008;
defparam \uc|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~16 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~16_combout  = (\imen|memoria_ROM~44_combout  & (!\uc|WideOr0~1_combout  & ((\uc|WideOr0~0_combout ) # (!\imen|memoria_ROM~130_combout ))))

	.dataa(\uc|WideOr0~0_combout ),
	.datab(\imen|memoria_ROM~44_combout ),
	.datac(\imen|memoria_ROM~130_combout ),
	.datad(\uc|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~16 .lut_mask = 16'h008C;
defparam \mux_in_2_ALU|saida[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~28 (
// Equation(s):
// \imen|memoria_ROM~28_combout  = (\pc|PC [4] & (\pc|PC [2] & (\pc|PC [5]))) # (!\pc|PC [4] & (!\pc|PC [3] & (\pc|PC [2] $ (\pc|PC [5]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~28_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~28 .lut_mask = 16'h8806;
defparam \imen|memoria_ROM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~24 (
// Equation(s):
// \imen|memoria_ROM~24_combout  = (\pc|PC [4] & ((\pc|PC [5] & (\pc|PC [3] & !\pc|PC [2])) # (!\pc|PC [5] & (!\pc|PC [3] & \pc|PC [2])))) # (!\pc|PC [4] & (!\pc|PC [2] & (\pc|PC [5] $ (\pc|PC [3]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~24_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~24 .lut_mask = 16'h0294;
defparam \imen|memoria_ROM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~26 (
// Equation(s):
// \imen|memoria_ROM~26_combout  = (\pc|PC [5] & (!\pc|PC [3] & (\pc|PC [2] $ (!\pc|PC [4])))) # (!\pc|PC [5] & (\pc|PC [2] & (\pc|PC [3] & !\pc|PC [4])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~26_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~26 .lut_mask = 16'h0824;
defparam \imen|memoria_ROM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~25 (
// Equation(s):
// \imen|memoria_ROM~25_combout  = (\pc|PC [5] & ((\pc|PC [2]) # ((\pc|PC [3]) # (\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~25_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~25 .lut_mask = 16'hCCC8;
defparam \imen|memoria_ROM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~27 (
// Equation(s):
// \imen|memoria_ROM~27_combout  = (\pc|PC [6] & (\pc|PC [7])) # (!\pc|PC [6] & ((\pc|PC [7] & ((\imen|memoria_ROM~25_combout ))) # (!\pc|PC [7] & (\imen|memoria_ROM~26_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~26_combout ),
	.datad(\imen|memoria_ROM~25_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~27_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~27 .lut_mask = 16'hDC98;
defparam \imen|memoria_ROM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~29 (
// Equation(s):
// \imen|memoria_ROM~29_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~27_combout  & (!\imen|memoria_ROM~28_combout )) # (!\imen|memoria_ROM~27_combout  & ((\imen|memoria_ROM~24_combout ))))) # (!\pc|PC [6] & (((\imen|memoria_ROM~27_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\imen|memoria_ROM~28_combout ),
	.datac(\imen|memoria_ROM~24_combout ),
	.datad(\imen|memoria_ROM~27_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~29_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~29 .lut_mask = 16'h77A0;
defparam \imen|memoria_ROM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~30 (
// Equation(s):
// \imen|memoria_ROM~30_combout  = (\pc|PC [5] & (((\pc|PC [3] & !\pc|PC [4])) # (!\pc|PC [2]))) # (!\pc|PC [5] & (\pc|PC [2] $ (\pc|PC [3] $ (\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~30_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~30 .lut_mask = 16'h59D6;
defparam \imen|memoria_ROM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~34 (
// Equation(s):
// \imen|memoria_ROM~34_combout  = (\pc|PC [4] & ((\pc|PC [5] $ (!\pc|PC [2])) # (!\pc|PC [3]))) # (!\pc|PC [4] & ((\pc|PC [5]) # ((\pc|PC [3]) # (\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~34_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~34 .lut_mask = 16'hDF7E;
defparam \imen|memoria_ROM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~32 (
// Equation(s):
// \imen|memoria_ROM~32_combout  = (!\pc|PC [2] & ((\pc|PC [3] & (\pc|PC [5] & \pc|PC [4])) # (!\pc|PC [3] & (\pc|PC [5] $ (\pc|PC [4])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~32_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~32 .lut_mask = 16'h4110;
defparam \imen|memoria_ROM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~31 (
// Equation(s):
// \imen|memoria_ROM~31_combout  = (\pc|PC [2] & ((\pc|PC [3] $ (!\pc|PC [4])) # (!\pc|PC [5]))) # (!\pc|PC [2] & (!\pc|PC [3] & (\pc|PC [5] & \pc|PC [4])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~31_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~31 .lut_mask = 16'h9A2A;
defparam \imen|memoria_ROM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~33 (
// Equation(s):
// \imen|memoria_ROM~33_combout  = (\pc|PC [7] & ((\pc|PC [6]) # ((!\imen|memoria_ROM~31_combout )))) # (!\pc|PC [7] & (!\pc|PC [6] & (!\imen|memoria_ROM~32_combout )))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~32_combout ),
	.datad(\imen|memoria_ROM~31_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~33_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~33 .lut_mask = 16'h89AB;
defparam \imen|memoria_ROM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~35 (
// Equation(s):
// \imen|memoria_ROM~35_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~33_combout  & ((!\imen|memoria_ROM~34_combout ))) # (!\imen|memoria_ROM~33_combout  & (\imen|memoria_ROM~30_combout )))) # (!\pc|PC [6] & (((\imen|memoria_ROM~33_combout ))))

	.dataa(\imen|memoria_ROM~30_combout ),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~34_combout ),
	.datad(\imen|memoria_ROM~33_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~35_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~35 .lut_mask = 16'h3F88;
defparam \imen|memoria_ROM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
fiftyfivenm_lcell_comb \uc|Decoder0~4 (
// Equation(s):
// \uc|Decoder0~4_combout  = (\pc|PC [2] & ((\pc|PC [4] & (\pc|PC [3])) # (!\pc|PC [4] & ((\pc|PC [5]))))) # (!\pc|PC [2] & (\pc|PC [3] & ((\pc|PC [5]) # (!\pc|PC [4]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\uc|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~4 .lut_mask = 16'hCE84;
defparam \uc|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
fiftyfivenm_lcell_comb \uc|Decoder0~3 (
// Equation(s):
// \uc|Decoder0~3_combout  = (\pc|PC [3] & ((\pc|PC [4] & ((!\pc|PC [5]))) # (!\pc|PC [4] & (\pc|PC [2])))) # (!\pc|PC [3] & ((\pc|PC [2] & (!\pc|PC [4] & !\pc|PC [5])) # (!\pc|PC [2] & ((\pc|PC [5])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\uc|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~3 .lut_mask = 16'h19CA;
defparam \uc|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
fiftyfivenm_lcell_comb \uc|Decoder0~5 (
// Equation(s):
// \uc|Decoder0~5_combout  = (\pc|PC [4] & ((\uc|Decoder0~4_combout  & ((\uc|Decoder0~3_combout ) # (!\pc|PC [7]))) # (!\uc|Decoder0~4_combout  & ((\pc|PC [7]) # (!\uc|Decoder0~3_combout ))))) # (!\pc|PC [4] & ((\pc|PC [7]) # (\uc|Decoder0~4_combout  $ 
// (\uc|Decoder0~3_combout ))))

	.dataa(\pc|PC [4]),
	.datab(\uc|Decoder0~4_combout ),
	.datac(\pc|PC [7]),
	.datad(\uc|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\uc|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~5 .lut_mask = 16'hF97E;
defparam \uc|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
fiftyfivenm_lcell_comb \uc|Decoder0~6 (
// Equation(s):
// \uc|Decoder0~6_combout  = (\pc|PC [7] & (\uc|Decoder0~4_combout  & (\pc|PC [4] $ (\uc|Decoder0~3_combout )))) # (!\pc|PC [7] & ((\pc|PC [4] & ((\uc|Decoder0~3_combout ))) # (!\pc|PC [4] & (\uc|Decoder0~4_combout ))))

	.dataa(\pc|PC [4]),
	.datab(\uc|Decoder0~4_combout ),
	.datac(\pc|PC [7]),
	.datad(\uc|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\uc|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~6 .lut_mask = 16'h4E84;
defparam \uc|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
fiftyfivenm_lcell_comb \uc|Decoder0~7 (
// Equation(s):
// \uc|Decoder0~7_combout  = (\pc|PC [6] & (!\uc|Decoder0~5_combout )) # (!\pc|PC [6] & ((\uc|Decoder0~6_combout )))

	.dataa(\uc|Decoder0~5_combout ),
	.datab(\pc|PC [6]),
	.datac(gnd),
	.datad(\uc|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\uc|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~7 .lut_mask = 16'h7744;
defparam \uc|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~76 (
// Equation(s):
// \imen|memoria_ROM~76_combout  = (\pc|PC [3] & (((\pc|PC [5]) # (\pc|PC [7])))) # (!\pc|PC [3] & (\pc|PC [2] & ((\pc|PC [5]) # (!\pc|PC [7]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~76_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~76 .lut_mask = 16'hEAE4;
defparam \imen|memoria_ROM~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~77 (
// Equation(s):
// \imen|memoria_ROM~77_combout  = (\pc|PC [3] & (!\pc|PC [7] & (!\pc|PC [5] & \pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~77_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~77 .lut_mask = 16'h0200;
defparam \imen|memoria_ROM~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~78 (
// Equation(s):
// \imen|memoria_ROM~78_combout  = (\pc|PC [5] & (\pc|PC [2] & ((\pc|PC [3]) # (!\pc|PC [7])))) # (!\pc|PC [5] & (\pc|PC [3] & (!\pc|PC [7] & !\pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~78_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~78 .lut_mask = 16'hB002;
defparam \imen|memoria_ROM~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~79 (
// Equation(s):
// \imen|memoria_ROM~79_combout  = (\pc|PC [4] & ((\pc|PC [6]) # ((\imen|memoria_ROM~77_combout )))) # (!\pc|PC [4] & (!\pc|PC [6] & ((\imen|memoria_ROM~78_combout ))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~77_combout ),
	.datad(\imen|memoria_ROM~78_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~79_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~79 .lut_mask = 16'hB9A8;
defparam \imen|memoria_ROM~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~81 (
// Equation(s):
// \imen|memoria_ROM~81_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~79_combout  & ((\imen|memoria_ROM~80_combout ))) # (!\imen|memoria_ROM~79_combout  & (\imen|memoria_ROM~76_combout )))) # (!\pc|PC [6] & (((\imen|memoria_ROM~79_combout ))))

	.dataa(\imen|memoria_ROM~76_combout ),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~80_combout ),
	.datad(\imen|memoria_ROM~79_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~81_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~81 .lut_mask = 16'hF388;
defparam \imen|memoria_ROM~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~59 (
// Equation(s):
// \imen|memoria_ROM~59_combout  = (\pc|PC [5] & (!\pc|PC [2] & ((!\pc|PC [3])))) # (!\pc|PC [5] & ((\pc|PC [7] $ (\pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~59_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~59 .lut_mask = 16'h0374;
defparam \imen|memoria_ROM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~58 (
// Equation(s):
// \imen|memoria_ROM~58_combout  = (!\pc|PC [7] & (!\pc|PC [5] & (\pc|PC [3] $ (\pc|PC [2]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~58_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~58 .lut_mask = 16'h0110;
defparam \imen|memoria_ROM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~60 (
// Equation(s):
// \imen|memoria_ROM~60_combout  = (!\pc|PC [4] & ((\pc|PC [6] & (!\imen|memoria_ROM~59_combout )) # (!\pc|PC [6] & ((\imen|memoria_ROM~58_combout )))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~59_combout ),
	.datad(\imen|memoria_ROM~58_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~60_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~60 .lut_mask = 16'h1504;
defparam \imen|memoria_ROM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~61 (
// Equation(s):
// \imen|memoria_ROM~61_combout  = (\pc|PC [3] & (!\pc|PC [5] & (!\pc|PC [7]))) # (!\pc|PC [3] & (\pc|PC [7] $ (((\pc|PC [5] & \pc|PC [2])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~61_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~61 .lut_mask = 16'h1652;
defparam \imen|memoria_ROM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~62 (
// Equation(s):
// \imen|memoria_ROM~62_combout  = (\imen|memoria_ROM~60_combout ) # ((\pc|PC [6] & (\imen|memoria_ROM~61_combout  & \pc|PC [4])))

	.dataa(\imen|memoria_ROM~60_combout ),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~61_combout ),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~62_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~62 .lut_mask = 16'hEAAA;
defparam \imen|memoria_ROM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
fiftyfivenm_lcell_comb \mux_dest_reg|saida[4]~2 (
// Equation(s):
// \mux_dest_reg|saida[4]~2_combout  = (\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~62_combout ))) # (!\uc|Decoder0~7_combout  & (\imen|memoria_ROM~44_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~44_combout ),
	.datac(\imen|memoria_ROM~62_combout ),
	.datad(\uc|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mux_dest_reg|saida[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dest_reg|saida[4]~2 .lut_mask = 16'hF0CC;
defparam \mux_dest_reg|saida[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~71 (
// Equation(s):
// \imen|memoria_ROM~71_combout  = (\pc|PC [3] & (!\pc|PC [4] & ((\pc|PC [7]) # (!\pc|PC [2])))) # (!\pc|PC [3] & (\pc|PC [2] $ (((\pc|PC [4] & \pc|PC [7])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~71_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~71 .lut_mask = 16'h5364;
defparam \imen|memoria_ROM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~63 (
// Equation(s):
// \imen|memoria_ROM~63_combout  = (\pc|PC [7] & (\pc|PC [4] $ ((\pc|PC [3])))) # (!\pc|PC [7] & (\pc|PC [2] & (\pc|PC [4] $ (!\pc|PC [3]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~63_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~63 .lut_mask = 16'h6960;
defparam \imen|memoria_ROM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~69 (
// Equation(s):
// \imen|memoria_ROM~69_combout  = (!\pc|PC [4] & (!\pc|PC [3] & (!\pc|PC [7] & \pc|PC [2])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~69_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~69 .lut_mask = 16'h0100;
defparam \imen|memoria_ROM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~68 (
// Equation(s):
// \imen|memoria_ROM~68_combout  = (\pc|PC [4] & (!\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [7])))) # (!\pc|PC [4] & (\pc|PC [3] & (!\pc|PC [7])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~68_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~68 .lut_mask = 16'h0486;
defparam \imen|memoria_ROM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~70 (
// Equation(s):
// \imen|memoria_ROM~70_combout  = (\pc|PC [6] & (\pc|PC [5])) # (!\pc|PC [6] & ((\pc|PC [5] & ((\imen|memoria_ROM~68_combout ))) # (!\pc|PC [5] & (\imen|memoria_ROM~69_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~69_combout ),
	.datad(\imen|memoria_ROM~68_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~70_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~70 .lut_mask = 16'hDC98;
defparam \imen|memoria_ROM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~72 (
// Equation(s):
// \imen|memoria_ROM~72_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~70_combout  & (\imen|memoria_ROM~71_combout )) # (!\imen|memoria_ROM~70_combout  & ((\imen|memoria_ROM~63_combout ))))) # (!\pc|PC [6] & (((\imen|memoria_ROM~70_combout ))))

	.dataa(\imen|memoria_ROM~71_combout ),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~63_combout ),
	.datad(\imen|memoria_ROM~70_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~72_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~72 .lut_mask = 16'hBBC0;
defparam \imen|memoria_ROM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~21 (
// Equation(s):
// \imen|memoria_ROM~21_combout  = (\pc|PC [4] & (\pc|PC [2] $ (\pc|PC [6])))

	.dataa(\pc|PC [4]),
	.datab(gnd),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~21_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~21 .lut_mask = 16'h0AA0;
defparam \imen|memoria_ROM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~22 (
// Equation(s):
// \imen|memoria_ROM~22_combout  = (\pc|PC [3] & (((\pc|PC [5] & \imen|memoria_ROM~21_combout )) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [3]),
	.datad(\imen|memoria_ROM~21_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~22_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~22 .lut_mask = 16'hD050;
defparam \imen|memoria_ROM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~23 (
// Equation(s):
// \imen|memoria_ROM~23_combout  = (\pc|PC [7] & (((\imen|memoria_ROM~20_combout ) # (\imen|memoria_ROM~22_combout )))) # (!\pc|PC [7] & (\imen|memoria_ROM~19_combout  & ((\imen|memoria_ROM~22_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\imen|memoria_ROM~19_combout ),
	.datac(\imen|memoria_ROM~20_combout ),
	.datad(\imen|memoria_ROM~22_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~23_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~23 .lut_mask = 16'hEEA0;
defparam \imen|memoria_ROM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
fiftyfivenm_lcell_comb \mux_dest_reg|saida[2]~0 (
// Equation(s):
// \mux_dest_reg|saida[2]~0_combout  = (\uc|Decoder0~7_combout  & (\imen|memoria_ROM~72_combout )) # (!\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~23_combout )))

	.dataa(\imen|memoria_ROM~72_combout ),
	.datab(gnd),
	.datac(\uc|Decoder0~7_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_dest_reg|saida[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dest_reg|saida[2]~0 .lut_mask = 16'hAFA0;
defparam \mux_dest_reg|saida[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~66 (
// Equation(s):
// \imen|memoria_ROM~66_combout  = (\pc|PC [4] & ((\pc|PC [7] & ((!\pc|PC [2]))) # (!\pc|PC [7] & (!\pc|PC [3])))) # (!\pc|PC [4] & ((\pc|PC [3] & ((\pc|PC [7]) # (!\pc|PC [2]))) # (!\pc|PC [3] & ((\pc|PC [2])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~66_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~66 .lut_mask = 16'h53E6;
defparam \imen|memoria_ROM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~64 (
// Equation(s):
// \imen|memoria_ROM~64_combout  = (\pc|PC [7] & (\pc|PC [3] & ((\pc|PC [4]) # (\pc|PC [2])))) # (!\pc|PC [7] & (\pc|PC [4] $ (((\pc|PC [3]) # (\pc|PC [2])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~64_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~64 .lut_mask = 16'hC586;
defparam \imen|memoria_ROM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~65 (
// Equation(s):
// \imen|memoria_ROM~65_combout  = (\pc|PC [5] & (((\pc|PC [6]) # (\imen|memoria_ROM~64_combout )))) # (!\pc|PC [5] & (\imen|memoria_ROM~55_combout  & (!\pc|PC [6])))

	.dataa(\imen|memoria_ROM~55_combout ),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [6]),
	.datad(\imen|memoria_ROM~64_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~65_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~65 .lut_mask = 16'hCEC2;
defparam \imen|memoria_ROM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~67 (
// Equation(s):
// \imen|memoria_ROM~67_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~65_combout  & (\imen|memoria_ROM~66_combout )) # (!\imen|memoria_ROM~65_combout  & ((\imen|memoria_ROM~63_combout ))))) # (!\pc|PC [6] & (((\imen|memoria_ROM~65_combout ))))

	.dataa(\imen|memoria_ROM~66_combout ),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~63_combout ),
	.datad(\imen|memoria_ROM~65_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~67_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~67 .lut_mask = 16'hBBC0;
defparam \imen|memoria_ROM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
fiftyfivenm_lcell_comb \uc|WideOr5~3 (
// Equation(s):
// \uc|WideOr5~3_combout  = (\pc|PC [3] & (!\pc|PC [5] & (!\pc|PC [7] & \pc|PC [4]))) # (!\pc|PC [3] & (\pc|PC [5] $ (((!\pc|PC [4])))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\uc|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr5~3 .lut_mask = 16'h2611;
defparam \uc|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
fiftyfivenm_lcell_comb \uc|WideOr5~7 (
// Equation(s):
// \uc|WideOr5~7_combout  = (\uc|WideOr5~3_combout  & (\pc|PC [6] & \pc|PC [2]))

	.dataa(\uc|WideOr5~3_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uc|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr5~7 .lut_mask = 16'h8080;
defparam \uc|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
fiftyfivenm_lcell_comb \uc|WideOr5~6 (
// Equation(s):
// \uc|WideOr5~6_combout  = (\uc|WideOr0~1_combout ) # ((!\uc|WideOr5~7_combout  & !\imen|memoria_ROM~126_combout ))

	.dataa(\uc|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\uc|WideOr5~7_combout ),
	.datad(\imen|memoria_ROM~126_combout ),
	.cin(gnd),
	.combout(\uc|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr5~6 .lut_mask = 16'hAAAF;
defparam \uc|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
fiftyfivenm_lcell_comb \regfile|Decoder0~146 (
// Equation(s):
// \regfile|Decoder0~146_combout  = (\uc|WideOr5~6_combout  & ((\uc|Decoder0~7_combout  & (\imen|memoria_ROM~67_combout )) # (!\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~29_combout )))))

	.dataa(\imen|memoria_ROM~67_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\uc|WideOr5~6_combout ),
	.datad(\uc|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~146_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~146 .lut_mask = 16'hA0C0;
defparam \regfile|Decoder0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~38 (
// Equation(s):
// \imen|memoria_ROM~38_combout  = (\pc|PC [5] & (\pc|PC [4] & (\pc|PC [3] & !\pc|PC [2])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~38_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~38 .lut_mask = 16'h0080;
defparam \imen|memoria_ROM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~36 (
// Equation(s):
// \imen|memoria_ROM~36_combout  = (\pc|PC [5] & (!\pc|PC [4] & (!\pc|PC [3] & !\pc|PC [2]))) # (!\pc|PC [5] & ((\pc|PC [3] $ (!\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~36_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~36 .lut_mask = 16'h5007;
defparam \imen|memoria_ROM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~37 (
// Equation(s):
// \imen|memoria_ROM~37_combout  = (\pc|PC [6] & (((\pc|PC [7])))) # (!\pc|PC [6] & (\imen|memoria_ROM~36_combout  & ((\pc|PC [5]) # (\pc|PC [7]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\imen|memoria_ROM~36_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~37_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~37 .lut_mask = 16'hCEC0;
defparam \imen|memoria_ROM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~39 (
// Equation(s):
// \imen|memoria_ROM~39_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~37_combout  & (\imen|memoria_ROM~38_combout )) # (!\imen|memoria_ROM~37_combout  & ((\imen|memoria_ROM~0_combout ))))) # (!\pc|PC [6] & (((\imen|memoria_ROM~37_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\imen|memoria_ROM~38_combout ),
	.datac(\imen|memoria_ROM~0_combout ),
	.datad(\imen|memoria_ROM~37_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~39_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~39 .lut_mask = 16'hDDA0;
defparam \imen|memoria_ROM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~73 (
// Equation(s):
// \imen|memoria_ROM~73_combout  = (\pc|PC [6] & ((\pc|PC [5] & (\imen|memoria_ROM~71_combout )) # (!\pc|PC [5] & ((\imen|memoria_ROM~63_combout )))))

	.dataa(\imen|memoria_ROM~71_combout ),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~63_combout ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~73_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~73 .lut_mask = 16'hB800;
defparam \imen|memoria_ROM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~74 (
// Equation(s):
// \imen|memoria_ROM~74_combout  = (\pc|PC [4] & (!\pc|PC [3] & (!\pc|PC [7] & !\pc|PC [2]))) # (!\pc|PC [4] & (\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [7]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~74_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~74 .lut_mask = 16'h4102;
defparam \imen|memoria_ROM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~75 (
// Equation(s):
// \imen|memoria_ROM~75_combout  = (\imen|memoria_ROM~73_combout ) # ((!\pc|PC [6] & (\pc|PC [5] & \imen|memoria_ROM~74_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~73_combout ),
	.datad(\imen|memoria_ROM~74_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~75_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~75 .lut_mask = 16'hF4F0;
defparam \imen|memoria_ROM~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
fiftyfivenm_lcell_comb \mux_dest_reg|saida[1]~1 (
// Equation(s):
// \mux_dest_reg|saida[1]~1_combout  = (\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~75_combout ))) # (!\uc|Decoder0~7_combout  & (\imen|memoria_ROM~39_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\uc|Decoder0~7_combout ),
	.datad(\imen|memoria_ROM~75_combout ),
	.cin(gnd),
	.combout(\mux_dest_reg|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dest_reg|saida[1]~1 .lut_mask = 16'hFC0C;
defparam \mux_dest_reg|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
fiftyfivenm_lcell_comb \regfile|Decoder0~147 (
// Equation(s):
// \regfile|Decoder0~147_combout  = (\mux_dest_reg|saida[4]~2_combout  & (!\mux_dest_reg|saida[2]~0_combout  & (\regfile|Decoder0~146_combout  & !\mux_dest_reg|saida[1]~1_combout )))

	.dataa(\mux_dest_reg|saida[4]~2_combout ),
	.datab(\mux_dest_reg|saida[2]~0_combout ),
	.datac(\regfile|Decoder0~146_combout ),
	.datad(\mux_dest_reg|saida[1]~1_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~147_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~147 .lut_mask = 16'h0020;
defparam \regfile|Decoder0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N10
fiftyfivenm_lcell_comb \regfile|Decoder0~168 (
// Equation(s):
// \regfile|Decoder0~168_combout  = (\regfile|Decoder0~147_combout  & ((\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~81_combout ))) # (!\uc|Decoder0~7_combout  & (\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\uc|Decoder0~7_combout ),
	.datac(\imen|memoria_ROM~81_combout ),
	.datad(\regfile|Decoder0~147_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~168_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~168 .lut_mask = 16'hE200;
defparam \regfile|Decoder0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N31
dffeas \regfile|regs[25][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][12] .is_wysiwyg = "true";
defparam \regfile|regs[25][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
fiftyfivenm_lcell_comb \mux_dest_reg|saida[0]~3 (
// Equation(s):
// \mux_dest_reg|saida[0]~3_combout  = (\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~81_combout ))) # (!\uc|Decoder0~7_combout  & (\imen|memoria_ROM~35_combout ))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(gnd),
	.datac(\imen|memoria_ROM~81_combout ),
	.datad(\uc|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mux_dest_reg|saida[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_dest_reg|saida[0]~3 .lut_mask = 16'hF0AA;
defparam \mux_dest_reg|saida[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
fiftyfivenm_lcell_comb \regfile|Decoder0~172 (
// Equation(s):
// \regfile|Decoder0~172_combout  = (!\mux_dest_reg|saida[1]~1_combout  & ((\uc|Decoder0~7_combout  & (\imen|memoria_ROM~72_combout )) # (!\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~23_combout )))))

	.dataa(\imen|memoria_ROM~72_combout ),
	.datab(\mux_dest_reg|saida[1]~1_combout ),
	.datac(\uc|Decoder0~7_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~172_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~172 .lut_mask = 16'h2320;
defparam \regfile|Decoder0~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
fiftyfivenm_lcell_comb \regfile|Decoder0~150 (
// Equation(s):
// \regfile|Decoder0~150_combout  = (\mux_dest_reg|saida[0]~3_combout  & (\regfile|Decoder0~146_combout  & (\mux_dest_reg|saida[4]~2_combout  & \regfile|Decoder0~172_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\regfile|Decoder0~146_combout ),
	.datac(\mux_dest_reg|saida[4]~2_combout ),
	.datad(\regfile|Decoder0~172_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~150_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~150 .lut_mask = 16'h8000;
defparam \regfile|Decoder0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \regfile|regs[29][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][12] .is_wysiwyg = "true";
defparam \regfile|regs[29][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
fiftyfivenm_lcell_comb \regfile|Decoder0~144 (
// Equation(s):
// \regfile|Decoder0~144_combout  = (\uc|WideOr5~6_combout  & ((\uc|Decoder0~7_combout  & (!\imen|memoria_ROM~67_combout )) # (!\uc|Decoder0~7_combout  & ((!\imen|memoria_ROM~29_combout )))))

	.dataa(\imen|memoria_ROM~67_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\uc|WideOr5~6_combout ),
	.datad(\uc|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~144_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~144 .lut_mask = 16'h5030;
defparam \regfile|Decoder0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
fiftyfivenm_lcell_comb \regfile|Decoder0~145 (
// Equation(s):
// \regfile|Decoder0~145_combout  = (\mux_dest_reg|saida[0]~3_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~144_combout  & \regfile|Decoder0~172_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~144_combout ),
	.datad(\regfile|Decoder0~172_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~145_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~145 .lut_mask = 16'h8000;
defparam \regfile|Decoder0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N13
dffeas \regfile|regs[21][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][12] .is_wysiwyg = "true";
defparam \regfile|regs[21][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
fiftyfivenm_lcell_comb \regfile|Decoder0~148 (
// Equation(s):
// \regfile|Decoder0~148_combout  = (\mux_dest_reg|saida[4]~2_combout  & (!\mux_dest_reg|saida[2]~0_combout  & !\mux_dest_reg|saida[1]~1_combout ))

	.dataa(\mux_dest_reg|saida[4]~2_combout ),
	.datab(\mux_dest_reg|saida[2]~0_combout ),
	.datac(gnd),
	.datad(\mux_dest_reg|saida[1]~1_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~148_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~148 .lut_mask = 16'h0022;
defparam \regfile|Decoder0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
fiftyfivenm_lcell_comb \regfile|Decoder0~149 (
// Equation(s):
// \regfile|Decoder0~149_combout  = (\mux_dest_reg|saida[0]~3_combout  & (\regfile|Decoder0~144_combout  & \regfile|Decoder0~148_combout ))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(gnd),
	.datac(\regfile|Decoder0~144_combout ),
	.datad(\regfile|Decoder0~148_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~149_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~149 .lut_mask = 16'hA000;
defparam \regfile|Decoder0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \regfile|regs[17][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][12] .is_wysiwyg = "true";
defparam \regfile|regs[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~437 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~437_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][12]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][12]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[21][12]~q ),
	.datac(\regfile|regs[17][12]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~437_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~437 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[12]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~438 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~438_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[12]~437_combout  & ((\regfile|regs[29][12]~q ))) # (!\mux_in_2_ALU|saida[12]~437_combout  & (\regfile|regs[25][12]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[12]~437_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][12]~q ),
	.datac(\regfile|regs[29][12]~q ),
	.datad(\mux_in_2_ALU|saida[12]~437_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~438_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~438 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[12]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
fiftyfivenm_lcell_comb \regfile|regs[23][12]~feeder (
// Equation(s):
// \regfile|regs[23][12]~feeder_combout  = \mux_valor_write_data|saida[12]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[12]~85_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][12]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
fiftyfivenm_lcell_comb \regfile|Decoder0~35 (
// Equation(s):
// \regfile|Decoder0~35_combout  = (!\pc|PC [4] & (!\pc|PC [5] & !\pc|PC [6]))

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\regfile|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~35 .lut_mask = 16'h0003;
defparam \regfile|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
fiftyfivenm_lcell_comb \regfile|Decoder0~176 (
// Equation(s):
// \regfile|Decoder0~176_combout  = (\pc|PC [7] & (\regfile|Decoder0~35_combout  & (!\pc|PC [2] & !\pc|PC [3])))

	.dataa(\pc|PC [7]),
	.datab(\regfile|Decoder0~35_combout ),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\regfile|Decoder0~176_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~176 .lut_mask = 16'h0008;
defparam \regfile|Decoder0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \regfile|regs[23][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][12] .is_wysiwyg = "true";
defparam \regfile|regs[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
fiftyfivenm_lcell_comb \regfile|regs[19][12]~feeder (
// Equation(s):
// \regfile|regs[19][12]~feeder_combout  = \mux_valor_write_data|saida[12]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[12]~85_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][12]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
fiftyfivenm_lcell_comb \regfile|Decoder0~59 (
// Equation(s):
// \regfile|Decoder0~59_combout  = (\pc|PC [4] & (!\pc|PC [5] & !\pc|PC [6]))

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\regfile|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~59 .lut_mask = 16'h000C;
defparam \regfile|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
fiftyfivenm_lcell_comb \regfile|Decoder0~177 (
// Equation(s):
// \regfile|Decoder0~177_combout  = (\pc|PC [7] & (\regfile|Decoder0~59_combout  & (!\pc|PC [2] & !\pc|PC [3])))

	.dataa(\pc|PC [7]),
	.datab(\regfile|Decoder0~59_combout ),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\regfile|Decoder0~177_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~177 .lut_mask = 16'h0008;
defparam \regfile|Decoder0~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \regfile|regs[19][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][12] .is_wysiwyg = "true";
defparam \regfile|regs[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~444 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~444_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[23][12]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[19][12]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[23][12]~q ),
	.datab(\regfile|regs[19][12]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~444_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~444 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[12]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
fiftyfivenm_lcell_comb \regfile|Decoder0~151 (
// Equation(s):
// \regfile|Decoder0~151_combout  = (\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~146_combout  & !\mux_dest_reg|saida[2]~0_combout ))

	.dataa(\mux_dest_reg|saida[4]~2_combout ),
	.datab(gnd),
	.datac(\regfile|Decoder0~146_combout ),
	.datad(\mux_dest_reg|saida[2]~0_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~151_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~151 .lut_mask = 16'h00A0;
defparam \regfile|Decoder0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
fiftyfivenm_lcell_comb \regfile|Decoder0~158 (
// Equation(s):
// \regfile|Decoder0~158_combout  = (\mux_dest_reg|saida[1]~1_combout  & (\mux_dest_reg|saida[0]~3_combout  & \regfile|Decoder0~151_combout ))

	.dataa(\mux_dest_reg|saida[1]~1_combout ),
	.datab(gnd),
	.datac(\mux_dest_reg|saida[0]~3_combout ),
	.datad(\regfile|Decoder0~151_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~158_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~158 .lut_mask = 16'hA000;
defparam \regfile|Decoder0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \regfile|regs[27][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][12] .is_wysiwyg = "true";
defparam \regfile|regs[27][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
fiftyfivenm_lcell_comb \regfile|Decoder0~153 (
// Equation(s):
// \regfile|Decoder0~153_combout  = (\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~146_combout  & \mux_dest_reg|saida[2]~0_combout ))

	.dataa(\mux_dest_reg|saida[4]~2_combout ),
	.datab(gnd),
	.datac(\regfile|Decoder0~146_combout ),
	.datad(\mux_dest_reg|saida[2]~0_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~153_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~153 .lut_mask = 16'hA000;
defparam \regfile|Decoder0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
fiftyfivenm_lcell_comb \regfile|Decoder0~159 (
// Equation(s):
// \regfile|Decoder0~159_combout  = (\mux_dest_reg|saida[1]~1_combout  & (\mux_dest_reg|saida[0]~3_combout  & \regfile|Decoder0~153_combout ))

	.dataa(\mux_dest_reg|saida[1]~1_combout ),
	.datab(\mux_dest_reg|saida[0]~3_combout ),
	.datac(gnd),
	.datad(\regfile|Decoder0~153_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~159_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~159 .lut_mask = 16'h8800;
defparam \regfile|Decoder0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \regfile|regs[31][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[12]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][12] .is_wysiwyg = "true";
defparam \regfile|regs[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~445 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~445_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[12]~444_combout  & ((\regfile|regs[31][12]~q ))) # (!\mux_in_2_ALU|saida[12]~444_combout  & (\regfile|regs[27][12]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (\mux_in_2_ALU|saida[12]~444_combout ))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[12]~444_combout ),
	.datac(\regfile|regs[27][12]~q ),
	.datad(\regfile|regs[31][12]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~445_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~445 .lut_mask = 16'hEC64;
defparam \mux_in_2_ALU|saida[12]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
fiftyfivenm_lcell_comb \regfile|regs[20][12]~feeder (
// Equation(s):
// \regfile|regs[20][12]~feeder_combout  = \mux_valor_write_data|saida[12]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[12]~85_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][12]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
fiftyfivenm_lcell_comb \regfile|Decoder0~155 (
// Equation(s):
// \regfile|Decoder0~155_combout  = (!\mux_dest_reg|saida[0]~3_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~144_combout  & \regfile|Decoder0~172_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~144_combout ),
	.datad(\regfile|Decoder0~172_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~155_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~155 .lut_mask = 16'h4000;
defparam \regfile|Decoder0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \regfile|regs[20][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][12] .is_wysiwyg = "true";
defparam \regfile|regs[20][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
fiftyfivenm_lcell_comb \regfile|Decoder0~157 (
// Equation(s):
// \regfile|Decoder0~157_combout  = (!\mux_dest_reg|saida[0]~3_combout  & (\regfile|Decoder0~146_combout  & (\mux_dest_reg|saida[4]~2_combout  & \regfile|Decoder0~172_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\regfile|Decoder0~146_combout ),
	.datac(\mux_dest_reg|saida[4]~2_combout ),
	.datad(\regfile|Decoder0~172_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~157_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~157 .lut_mask = 16'h4000;
defparam \regfile|Decoder0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \regfile|regs[28][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][12] .is_wysiwyg = "true";
defparam \regfile|regs[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N4
fiftyfivenm_lcell_comb \regfile|Decoder0~171 (
// Equation(s):
// \regfile|Decoder0~171_combout  = (\regfile|Decoder0~147_combout  & ((\uc|Decoder0~7_combout  & ((!\imen|memoria_ROM~81_combout ))) # (!\uc|Decoder0~7_combout  & (!\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\uc|Decoder0~7_combout ),
	.datac(\imen|memoria_ROM~81_combout ),
	.datad(\regfile|Decoder0~147_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~171_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~171 .lut_mask = 16'h1D00;
defparam \regfile|Decoder0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \regfile|regs[24][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][12] .is_wysiwyg = "true";
defparam \regfile|regs[24][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
fiftyfivenm_lcell_comb \regfile|Decoder0~173 (
// Equation(s):
// \regfile|Decoder0~173_combout  = (!\mux_dest_reg|saida[1]~1_combout  & ((\uc|Decoder0~7_combout  & (!\imen|memoria_ROM~72_combout )) # (!\uc|Decoder0~7_combout  & ((!\imen|memoria_ROM~23_combout )))))

	.dataa(\imen|memoria_ROM~72_combout ),
	.datab(\mux_dest_reg|saida[1]~1_combout ),
	.datac(\uc|Decoder0~7_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~173_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~173 .lut_mask = 16'h1013;
defparam \regfile|Decoder0~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
fiftyfivenm_lcell_comb \regfile|Decoder0~156 (
// Equation(s):
// \regfile|Decoder0~156_combout  = (!\mux_dest_reg|saida[0]~3_combout  & (\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~144_combout  & \regfile|Decoder0~173_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~144_combout ),
	.datad(\regfile|Decoder0~173_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~156_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~156 .lut_mask = 16'h4000;
defparam \regfile|Decoder0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \regfile|regs[16][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][12] .is_wysiwyg = "true";
defparam \regfile|regs[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~441 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~441_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[24][12]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[16][12]~q )))))

	.dataa(\regfile|regs[24][12]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[16][12]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~441_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~441 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[12]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~442 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~442_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[12]~441_combout  & ((\regfile|regs[28][12]~q ))) # (!\mux_in_2_ALU|saida[12]~441_combout  & (\regfile|regs[20][12]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[12]~441_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[20][12]~q ),
	.datac(\regfile|regs[28][12]~q ),
	.datad(\mux_in_2_ALU|saida[12]~441_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~442_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~442 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[12]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
fiftyfivenm_lcell_comb \regfile|Decoder0~23 (
// Equation(s):
// \regfile|Decoder0~23_combout  = (\pc|PC [4] & (\pc|PC [5] & \pc|PC [6]))

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\regfile|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~23 .lut_mask = 16'hC000;
defparam \regfile|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
fiftyfivenm_lcell_comb \regfile|Decoder0~174 (
// Equation(s):
// \regfile|Decoder0~174_combout  = (!\pc|PC [7] & (\regfile|Decoder0~23_combout  & (\pc|PC [2] & \pc|PC [3])))

	.dataa(\pc|PC [7]),
	.datab(\regfile|Decoder0~23_combout ),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\regfile|Decoder0~174_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~174 .lut_mask = 16'h4000;
defparam \regfile|Decoder0~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \regfile|regs[22][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][12] .is_wysiwyg = "true";
defparam \regfile|regs[22][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
fiftyfivenm_lcell_comb \regfile|Decoder0~154 (
// Equation(s):
// \regfile|Decoder0~154_combout  = (\mux_dest_reg|saida[1]~1_combout  & (!\mux_dest_reg|saida[0]~3_combout  & \regfile|Decoder0~153_combout ))

	.dataa(\mux_dest_reg|saida[1]~1_combout ),
	.datab(gnd),
	.datac(\mux_dest_reg|saida[0]~3_combout ),
	.datad(\regfile|Decoder0~153_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~154_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~154 .lut_mask = 16'h0A00;
defparam \regfile|Decoder0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \regfile|regs[30][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][12] .is_wysiwyg = "true";
defparam \regfile|regs[30][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
fiftyfivenm_lcell_comb \regfile|Decoder0~152 (
// Equation(s):
// \regfile|Decoder0~152_combout  = (\mux_dest_reg|saida[1]~1_combout  & (!\mux_dest_reg|saida[0]~3_combout  & \regfile|Decoder0~151_combout ))

	.dataa(\mux_dest_reg|saida[1]~1_combout ),
	.datab(gnd),
	.datac(\mux_dest_reg|saida[0]~3_combout ),
	.datad(\regfile|Decoder0~151_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~152_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~152 .lut_mask = 16'h0A00;
defparam \regfile|Decoder0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \regfile|regs[26][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][12] .is_wysiwyg = "true";
defparam \regfile|regs[26][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
fiftyfivenm_lcell_comb \regfile|Decoder0~175 (
// Equation(s):
// \regfile|Decoder0~175_combout  = (\pc|PC [7] & (\regfile|Decoder0~35_combout  & (\pc|PC [2] & \pc|PC [3])))

	.dataa(\pc|PC [7]),
	.datab(\regfile|Decoder0~35_combout ),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\regfile|Decoder0~175_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~175 .lut_mask = 16'h8000;
defparam \regfile|Decoder0~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \regfile|regs[18][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][12] .is_wysiwyg = "true";
defparam \regfile|regs[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~439 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~439_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][12]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[18][12]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[26][12]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][12]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~439_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~439 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[12]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~440 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~440_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[12]~439_combout  & ((\regfile|regs[30][12]~q ))) # (!\mux_in_2_ALU|saida[12]~439_combout  & (\regfile|regs[22][12]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[12]~439_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][12]~q ),
	.datac(\regfile|regs[30][12]~q ),
	.datad(\mux_in_2_ALU|saida[12]~439_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~440_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~440 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[12]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~443 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~443_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[12]~440_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// (\mux_in_2_ALU|saida[12]~442_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[12]~442_combout ),
	.datad(\mux_in_2_ALU|saida[12]~440_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~443_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~443 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[12]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~446 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~446_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[12]~443_combout  & ((\mux_in_2_ALU|saida[12]~445_combout ))) # (!\mux_in_2_ALU|saida[12]~443_combout  & (\mux_in_2_ALU|saida[12]~438_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[12]~443_combout ))))

	.dataa(\mux_in_2_ALU|saida[12]~438_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[12]~445_combout ),
	.datad(\mux_in_2_ALU|saida[12]~443_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~446_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~446 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[12]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~3 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~3_combout  = (\pc|PC [5] & (\pc|PC [7] & ((\pc|PC [4]) # (\pc|PC [2])))) # (!\pc|PC [5] & (!\pc|PC [4] & (!\pc|PC [2] & !\pc|PC [7])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~3 .lut_mask = 16'hE001;
defparam \mux_in_2_ALU|saida[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~713 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~713_combout  = (\mux_in_2_ALU|saida[31]~3_combout  & (\pc|PC [3] & !\pc|PC [6]))

	.dataa(\mux_in_2_ALU|saida[31]~3_combout ),
	.datab(\pc|PC [3]),
	.datac(gnd),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~713_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~713 .lut_mask = 16'h0088;
defparam \mux_in_2_ALU|saida[31]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
fiftyfivenm_lcell_comb \uc|WideOr0~2 (
// Equation(s):
// \uc|WideOr0~2_combout  = (\uc|WideOr0~1_combout ) # ((!\uc|WideOr0~0_combout  & \imen|memoria_ROM~130_combout ))

	.dataa(\uc|WideOr0~0_combout ),
	.datab(\imen|memoria_ROM~130_combout ),
	.datac(gnd),
	.datad(\uc|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~2 .lut_mask = 16'hFF44;
defparam \uc|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
fiftyfivenm_lcell_comb \regfile|Decoder0~184 (
// Equation(s):
// \regfile|Decoder0~184_combout  = (\pc|PC [4] & (\pc|PC [2] & (\pc|PC [3] $ (\pc|PC [5])))) # (!\pc|PC [4] & (\pc|PC [3] & (!\pc|PC [2] & \pc|PC [5])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\regfile|Decoder0~184_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~184 .lut_mask = 16'h2480;
defparam \regfile|Decoder0~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
fiftyfivenm_lcell_comb \regfile|Decoder0~185 (
// Equation(s):
// \regfile|Decoder0~185_combout  = (!\pc|PC [6] & (\regfile|Decoder0~184_combout  & (\pc|PC [7] $ (!\pc|PC [5]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\regfile|Decoder0~184_combout ),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\regfile|Decoder0~185_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~185 .lut_mask = 16'h4010;
defparam \regfile|Decoder0~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \regfile|regs[9][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][12] .is_wysiwyg = "true";
defparam \regfile|regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
fiftyfivenm_lcell_comb \regfile|Decoder0~71 (
// Equation(s):
// \regfile|Decoder0~71_combout  = (!\pc|PC [4] & (\pc|PC [5] & !\pc|PC [6]))

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\regfile|Decoder0~71_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~71 .lut_mask = 16'h0030;
defparam \regfile|Decoder0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
fiftyfivenm_lcell_comb \regfile|Decoder0~178 (
// Equation(s):
// \regfile|Decoder0~178_combout  = (!\pc|PC [7] & (\regfile|Decoder0~71_combout  & (!\pc|PC [2] & !\pc|PC [3])))

	.dataa(\pc|PC [7]),
	.datab(\regfile|Decoder0~71_combout ),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\regfile|Decoder0~178_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~178 .lut_mask = 16'h0004;
defparam \regfile|Decoder0~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \regfile|regs[10][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][12] .is_wysiwyg = "true";
defparam \regfile|regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
fiftyfivenm_lcell_comb \regfile|Decoder0~164 (
// Equation(s):
// \regfile|Decoder0~164_combout  = (\regfile|Decoder0~146_combout  & (!\mux_dest_reg|saida[0]~3_combout  & (\regfile|Decoder0~173_combout  & !\mux_dest_reg|saida[4]~2_combout )))

	.dataa(\regfile|Decoder0~146_combout ),
	.datab(\mux_dest_reg|saida[0]~3_combout ),
	.datac(\regfile|Decoder0~173_combout ),
	.datad(\mux_dest_reg|saida[4]~2_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~164_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~164 .lut_mask = 16'h0020;
defparam \regfile|Decoder0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \regfile|regs[8][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][12] .is_wysiwyg = "true";
defparam \regfile|regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~426 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~426_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][12]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][12]~q )))))

	.dataa(\regfile|regs[10][12]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[8][12]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~426 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~427 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~427_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[12]~426_combout  & ((\regfile|regs[11][12]~q ))) # (!\mux_in_2_ALU|saida[12]~426_combout  & (\regfile|regs[9][12]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[12]~426_combout ))))

	.dataa(\regfile|regs[9][12]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][12]~q ),
	.datad(\mux_in_2_ALU|saida[12]~426_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~427_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~427 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[12]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
fiftyfivenm_lcell_comb \regfile|Decoder0~92 (
// Equation(s):
// \regfile|Decoder0~92_combout  = (!\pc|PC [6] & (\pc|PC [5] & \pc|PC [4]))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [5]),
	.datac(gnd),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\regfile|Decoder0~92_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~92 .lut_mask = 16'h4400;
defparam \regfile|Decoder0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
fiftyfivenm_lcell_comb \regfile|Decoder0~180 (
// Equation(s):
// \regfile|Decoder0~180_combout  = (!\pc|PC [3] & (!\pc|PC [2] & (!\pc|PC [7] & \regfile|Decoder0~92_combout )))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\regfile|Decoder0~92_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~180_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~180 .lut_mask = 16'h0100;
defparam \regfile|Decoder0~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \regfile|regs[14][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][12] .is_wysiwyg = "true";
defparam \regfile|regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
fiftyfivenm_lcell_comb \regfile|Decoder0~104 (
// Equation(s):
// \regfile|Decoder0~104_combout  = (!\pc|PC [7] & (!\pc|PC [6] & \pc|PC [5]))

	.dataa(gnd),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\regfile|Decoder0~104_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~104 .lut_mask = 16'h0300;
defparam \regfile|Decoder0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
fiftyfivenm_lcell_comb \regfile|Decoder0~181 (
// Equation(s):
// \regfile|Decoder0~181_combout  = (\pc|PC [3] & (\regfile|Decoder0~104_combout  & (!\pc|PC [4] & \pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\regfile|Decoder0~104_combout ),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\regfile|Decoder0~181_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~181 .lut_mask = 16'h0800;
defparam \regfile|Decoder0~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \regfile|regs[13][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][12] .is_wysiwyg = "true";
defparam \regfile|regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
fiftyfivenm_lcell_comb \regfile|Decoder0~135 (
// Equation(s):
// \regfile|Decoder0~135_combout  = (\pc|PC [5] & (\pc|PC [7] $ (!\pc|PC [4])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [7]),
	.datac(gnd),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\regfile|Decoder0~135_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~135 .lut_mask = 16'h8822;
defparam \regfile|Decoder0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
fiftyfivenm_lcell_comb \regfile|Decoder0~183 (
// Equation(s):
// \regfile|Decoder0~183_combout  = (\regfile|Decoder0~135_combout  & (!\pc|PC [6] & (!\pc|PC [2] & \pc|PC [3])))

	.dataa(\regfile|Decoder0~135_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\regfile|Decoder0~183_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~183 .lut_mask = 16'h0200;
defparam \regfile|Decoder0~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \regfile|regs[12][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][12] .is_wysiwyg = "true";
defparam \regfile|regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~433 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~433_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][12]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][12]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][12]~q ),
	.datac(\regfile|regs[12][12]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~433_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~433 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[12]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
fiftyfivenm_lcell_comb \regfile|Decoder0~169 (
// Equation(s):
// \regfile|Decoder0~169_combout  = (\mux_dest_reg|saida[1]~1_combout  & ((\uc|Decoder0~7_combout  & (\imen|memoria_ROM~72_combout )) # (!\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~23_combout )))))

	.dataa(\imen|memoria_ROM~72_combout ),
	.datab(\mux_dest_reg|saida[1]~1_combout ),
	.datac(\uc|Decoder0~7_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~169_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~169 .lut_mask = 16'h8C80;
defparam \regfile|Decoder0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
fiftyfivenm_lcell_comb \regfile|Decoder0~167 (
// Equation(s):
// \regfile|Decoder0~167_combout  = (\regfile|Decoder0~146_combout  & (\mux_dest_reg|saida[0]~3_combout  & (\regfile|Decoder0~169_combout  & !\mux_dest_reg|saida[4]~2_combout )))

	.dataa(\regfile|Decoder0~146_combout ),
	.datab(\mux_dest_reg|saida[0]~3_combout ),
	.datac(\regfile|Decoder0~169_combout ),
	.datad(\mux_dest_reg|saida[4]~2_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~167_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~167 .lut_mask = 16'h0080;
defparam \regfile|Decoder0~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \regfile|regs[15][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][12] .is_wysiwyg = "true";
defparam \regfile|regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~434 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~434_combout  = (\mux_in_2_ALU|saida[12]~433_combout  & (((\regfile|regs[15][12]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[12]~433_combout  & (\regfile|regs[14][12]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[14][12]~q ),
	.datab(\mux_in_2_ALU|saida[12]~433_combout ),
	.datac(\regfile|regs[15][12]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~434_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~434 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[12]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
fiftyfivenm_lcell_comb \regfile|Decoder0~160 (
// Equation(s):
// \regfile|Decoder0~160_combout  = (!\mux_dest_reg|saida[0]~3_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~169_combout  & \regfile|Decoder0~144_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~169_combout ),
	.datad(\regfile|Decoder0~144_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~160_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~160 .lut_mask = 16'h1000;
defparam \regfile|Decoder0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \regfile|regs[6][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][12] .is_wysiwyg = "true";
defparam \regfile|regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
fiftyfivenm_lcell_comb \regfile|Decoder0~163 (
// Equation(s):
// \regfile|Decoder0~163_combout  = (\mux_dest_reg|saida[0]~3_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~169_combout  & \regfile|Decoder0~144_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~169_combout ),
	.datad(\regfile|Decoder0~144_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~163_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~163 .lut_mask = 16'h2000;
defparam \regfile|Decoder0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \regfile|regs[7][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][12] .is_wysiwyg = "true";
defparam \regfile|regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
fiftyfivenm_lcell_comb \regfile|regs[5][12]~feeder (
// Equation(s):
// \regfile|regs[5][12]~feeder_combout  = \mux_valor_write_data|saida[12]~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[12]~85_combout ),
	.cin(gnd),
	.combout(\regfile|regs[5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[5][12]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
fiftyfivenm_lcell_comb \regfile|Decoder0~161 (
// Equation(s):
// \regfile|Decoder0~161_combout  = (\mux_dest_reg|saida[0]~3_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~144_combout  & \regfile|Decoder0~172_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~144_combout ),
	.datad(\regfile|Decoder0~172_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~161_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~161 .lut_mask = 16'h2000;
defparam \regfile|Decoder0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \regfile|regs[5][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][12] .is_wysiwyg = "true";
defparam \regfile|regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
fiftyfivenm_lcell_comb \regfile|Decoder0~162 (
// Equation(s):
// \regfile|Decoder0~162_combout  = (!\mux_dest_reg|saida[0]~3_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~144_combout  & \regfile|Decoder0~172_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~144_combout ),
	.datad(\regfile|Decoder0~172_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~162_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~162 .lut_mask = 16'h1000;
defparam \regfile|Decoder0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \regfile|regs[4][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][12] .is_wysiwyg = "true";
defparam \regfile|regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~428 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~428_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][12]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][12]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][12]~q ),
	.datac(\regfile|regs[4][12]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~428_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~428 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[12]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~429 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~429_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[12]~428_combout  & ((\regfile|regs[7][12]~q ))) # (!\mux_in_2_ALU|saida[12]~428_combout  & (\regfile|regs[6][12]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[12]~428_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][12]~q ),
	.datac(\regfile|regs[7][12]~q ),
	.datad(\mux_in_2_ALU|saida[12]~428_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~429_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~429 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[12]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
fiftyfivenm_lcell_comb \regfile|Decoder0~170 (
// Equation(s):
// \regfile|Decoder0~170_combout  = (!\mux_dest_reg|saida[2]~0_combout  & ((\uc|Decoder0~7_combout  & (\imen|memoria_ROM~75_combout )) # (!\uc|Decoder0~7_combout  & ((\imen|memoria_ROM~39_combout )))))

	.dataa(\uc|Decoder0~7_combout ),
	.datab(\imen|memoria_ROM~75_combout ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_dest_reg|saida[2]~0_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~170_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~170 .lut_mask = 16'h00D8;
defparam \regfile|Decoder0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
fiftyfivenm_lcell_comb \regfile|Decoder0~166 (
// Equation(s):
// \regfile|Decoder0~166_combout  = (!\mux_dest_reg|saida[0]~3_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~144_combout  & \regfile|Decoder0~170_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~144_combout ),
	.datad(\regfile|Decoder0~170_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~166_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~166 .lut_mask = 16'h1000;
defparam \regfile|Decoder0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \regfile|regs[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][12] .is_wysiwyg = "true";
defparam \regfile|regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
fiftyfivenm_lcell_comb \regfile|Decoder0~165 (
// Equation(s):
// \regfile|Decoder0~165_combout  = (\mux_dest_reg|saida[0]~3_combout  & (!\mux_dest_reg|saida[4]~2_combout  & (\regfile|Decoder0~144_combout  & \regfile|Decoder0~170_combout )))

	.dataa(\mux_dest_reg|saida[0]~3_combout ),
	.datab(\mux_dest_reg|saida[4]~2_combout ),
	.datac(\regfile|Decoder0~144_combout ),
	.datad(\regfile|Decoder0~170_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~165_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~165 .lut_mask = 16'h2000;
defparam \regfile|Decoder0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \regfile|regs[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][12] .is_wysiwyg = "true";
defparam \regfile|regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
fiftyfivenm_lcell_comb \regfile|Decoder0~83 (
// Equation(s):
// \regfile|Decoder0~83_combout  = (!\pc|PC [4] & !\pc|PC [6])

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(gnd),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\regfile|Decoder0~83_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~83 .lut_mask = 16'h0033;
defparam \regfile|Decoder0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
fiftyfivenm_lcell_comb \regfile|Decoder0~179 (
// Equation(s):
// \regfile|Decoder0~179_combout  = (!\pc|PC [3] & (!\pc|PC [7] & (!\pc|PC [5] & \regfile|Decoder0~83_combout )))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\regfile|Decoder0~83_combout ),
	.cin(gnd),
	.combout(\regfile|Decoder0~179_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~179 .lut_mask = 16'h0100;
defparam \regfile|Decoder0~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \regfile|regs[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][12] .is_wysiwyg = "true";
defparam \regfile|regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~430 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~430_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][12]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][12]~q )))))

	.dataa(\regfile|regs[3][12]~q ),
	.datab(\regfile|regs[1][12]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~430_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~430 .lut_mask = 16'hAC00;
defparam \mux_in_2_ALU|saida[12]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~431 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~431_combout  = (\mux_in_2_ALU|saida[12]~430_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][12]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][12]~q ),
	.datad(\mux_in_2_ALU|saida[12]~430_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~431_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~431 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[12]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~432 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~432_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\mux_in_2_ALU|saida[12]~429_combout )) # (!\imen|memoria_ROM~23_combout  & 
// ((\mux_in_2_ALU|saida[12]~431_combout )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[12]~429_combout ),
	.datad(\mux_in_2_ALU|saida[12]~431_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~432_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~432 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[12]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~435 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~435_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[12]~432_combout  & ((\mux_in_2_ALU|saida[12]~434_combout ))) # (!\mux_in_2_ALU|saida[12]~432_combout  & (\mux_in_2_ALU|saida[12]~427_combout )))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[12]~432_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[12]~427_combout ),
	.datac(\mux_in_2_ALU|saida[12]~434_combout ),
	.datad(\mux_in_2_ALU|saida[12]~432_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~435_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~435 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[12]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~436 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~436_combout  = (\mux_in_2_ALU|saida[31]~713_combout  & ((\mux_in_2_ALU|saida[12]~435_combout ) # ((\uc|WideOr0~2_combout  & \imen|memoria_ROM~75_combout )))) # (!\mux_in_2_ALU|saida[31]~713_combout  & (\uc|WideOr0~2_combout  & 
// (\imen|memoria_ROM~75_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\imen|memoria_ROM~75_combout ),
	.datad(\mux_in_2_ALU|saida[12]~435_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~436_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~436 .lut_mask = 16'hEAC0;
defparam \mux_in_2_ALU|saida[12]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[12]~447 (
// Equation(s):
// \mux_in_2_ALU|saida[12]~447_combout  = (\mux_in_2_ALU|saida[12]~436_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[12]~446_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[12]~446_combout ),
	.datad(\mux_in_2_ALU|saida[12]~436_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[12]~447_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[12]~447 .lut_mask = 16'hFFA0;
defparam \mux_in_2_ALU|saida[12]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~239 (
// Equation(s):
// \regfile|ReadData1[12]~239_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[23][12]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[19][12]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[23][12]~q ),
	.datab(\regfile|regs[19][12]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~239_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~239 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[12]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~240 (
// Equation(s):
// \regfile|ReadData1[12]~240_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[12]~239_combout  & ((\regfile|regs[31][12]~q ))) # (!\regfile|ReadData1[12]~239_combout  & (\regfile|regs[27][12]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[12]~239_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[27][12]~q ),
	.datac(\regfile|ReadData1[12]~239_combout ),
	.datad(\regfile|regs[31][12]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~240_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~240 .lut_mask = 16'hF858;
defparam \regfile|ReadData1[12]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~232 (
// Equation(s):
// \regfile|ReadData1[12]~232_combout  = (\imen|memoria_ROM~7_combout  & (\imen|memoria_ROM~2_combout )) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|regs[21][12]~q )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|regs[17][12]~q )))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[21][12]~q ),
	.datad(\regfile|regs[17][12]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~232_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~232 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[12]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~233 (
// Equation(s):
// \regfile|ReadData1[12]~233_combout  = (\regfile|ReadData1[12]~232_combout  & ((\regfile|regs[29][12]~q ) # ((!\imen|memoria_ROM~7_combout )))) # (!\regfile|ReadData1[12]~232_combout  & (((\regfile|regs[25][12]~q  & \imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|ReadData1[12]~232_combout ),
	.datab(\regfile|regs[29][12]~q ),
	.datac(\regfile|regs[25][12]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~233_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~233 .lut_mask = 16'hD8AA;
defparam \regfile|ReadData1[12]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~234 (
// Equation(s):
// \regfile|ReadData1[12]~234_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][12]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][12]~q ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[18][12]~q ),
	.datac(\regfile|regs[26][12]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~234_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~234 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[12]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~235 (
// Equation(s):
// \regfile|ReadData1[12]~235_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[12]~234_combout  & (\regfile|regs[30][12]~q )) # (!\regfile|ReadData1[12]~234_combout  & ((\regfile|regs[22][12]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[12]~234_combout ))))

	.dataa(\regfile|regs[30][12]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][12]~q ),
	.datad(\regfile|ReadData1[12]~234_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~235_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~235 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[12]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~236 (
// Equation(s):
// \regfile|ReadData1[12]~236_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][12]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][12]~q ))))

	.dataa(\regfile|regs[16][12]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[24][12]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~236_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~236 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[12]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~237 (
// Equation(s):
// \regfile|ReadData1[12]~237_combout  = (\regfile|ReadData1[12]~236_combout  & ((\regfile|regs[28][12]~q ) # ((!\imen|memoria_ROM~2_combout )))) # (!\regfile|ReadData1[12]~236_combout  & (((\regfile|regs[20][12]~q  & \imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[28][12]~q ),
	.datab(\regfile|regs[20][12]~q ),
	.datac(\regfile|ReadData1[12]~236_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~237_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~237 .lut_mask = 16'hACF0;
defparam \regfile|ReadData1[12]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~238 (
// Equation(s):
// \regfile|ReadData1[12]~238_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|ReadData1[12]~235_combout )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|ReadData1[12]~237_combout )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[12]~235_combout ),
	.datad(\regfile|ReadData1[12]~237_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~238_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~238 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[12]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~241 (
// Equation(s):
// \regfile|ReadData1[12]~241_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[12]~238_combout  & (\regfile|ReadData1[12]~240_combout )) # (!\regfile|ReadData1[12]~238_combout  & ((\regfile|ReadData1[12]~233_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[12]~238_combout ))))

	.dataa(\regfile|ReadData1[12]~240_combout ),
	.datab(\regfile|ReadData1[12]~233_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[12]~238_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~241_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~241 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[12]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~691 (
// Equation(s):
// \regfile|ReadData1[12]~691_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[12]~241_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[12]~251_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[12]~251_combout ),
	.datad(\regfile|ReadData1[12]~241_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~691_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~691 .lut_mask = 16'h5410;
defparam \regfile|ReadData1[12]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \regfile|regs[31][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[11]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][11] .is_wysiwyg = "true";
defparam \regfile|regs[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \regfile|regs[23][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][11] .is_wysiwyg = "true";
defparam \regfile|regs[23][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
fiftyfivenm_lcell_comb \regfile|regs[19][11]~feeder (
// Equation(s):
// \regfile|regs[19][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \regfile|regs[19][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][11] .is_wysiwyg = "true";
defparam \regfile|regs[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
fiftyfivenm_lcell_comb \regfile|regs[27][11]~feeder (
// Equation(s):
// \regfile|regs[27][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \regfile|regs[27][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][11] .is_wysiwyg = "true";
defparam \regfile|regs[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~344 (
// Equation(s):
// \regfile|ReadData1[11]~344_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][11]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][11]~q ))))

	.dataa(\regfile|regs[19][11]~q ),
	.datab(\regfile|regs[27][11]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~344_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~344 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[11]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~345 (
// Equation(s):
// \regfile|ReadData1[11]~345_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[11]~344_combout  & (\regfile|regs[31][11]~q )) # (!\regfile|ReadData1[11]~344_combout  & ((\regfile|regs[23][11]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[11]~344_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[31][11]~q ),
	.datac(\regfile|regs[23][11]~q ),
	.datad(\regfile|ReadData1[11]~344_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~345_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~345 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[11]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \regfile|regs[29][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][11] .is_wysiwyg = "true";
defparam \regfile|regs[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \regfile|regs[21][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][11] .is_wysiwyg = "true";
defparam \regfile|regs[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \regfile|regs[17][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][11] .is_wysiwyg = "true";
defparam \regfile|regs[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \regfile|regs[25][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][11] .is_wysiwyg = "true";
defparam \regfile|regs[25][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~337 (
// Equation(s):
// \regfile|ReadData1[11]~337_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][11]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][11]~q ))))

	.dataa(\regfile|regs[17][11]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[25][11]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~337_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~337 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[11]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~338 (
// Equation(s):
// \regfile|ReadData1[11]~338_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[11]~337_combout  & (\regfile|regs[29][11]~q )) # (!\regfile|ReadData1[11]~337_combout  & ((\regfile|regs[21][11]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[11]~337_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[29][11]~q ),
	.datac(\regfile|regs[21][11]~q ),
	.datad(\regfile|ReadData1[11]~337_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~338_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~338 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[11]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
fiftyfivenm_lcell_comb \regfile|regs[30][11]~feeder (
// Equation(s):
// \regfile|regs[30][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[30][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[30][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[30][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \regfile|regs[30][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[30][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][11] .is_wysiwyg = "true";
defparam \regfile|regs[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
fiftyfivenm_lcell_comb \regfile|regs[26][11]~feeder (
// Equation(s):
// \regfile|regs[26][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N9
dffeas \regfile|regs[26][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][11] .is_wysiwyg = "true";
defparam \regfile|regs[26][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
fiftyfivenm_lcell_comb \regfile|regs[18][11]~feeder (
// Equation(s):
// \regfile|regs[18][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[18][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[18][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[18][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \regfile|regs[18][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][11] .is_wysiwyg = "true";
defparam \regfile|regs[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N28
fiftyfivenm_lcell_comb \regfile|regs[22][11]~feeder (
// Equation(s):
// \regfile|regs[22][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N29
dffeas \regfile|regs[22][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][11] .is_wysiwyg = "true";
defparam \regfile|regs[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~339 (
// Equation(s):
// \regfile|ReadData1[11]~339_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[22][11]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[18][11]~q ))))

	.dataa(\regfile|regs[18][11]~q ),
	.datab(\regfile|regs[22][11]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~339_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~339 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[11]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~340 (
// Equation(s):
// \regfile|ReadData1[11]~340_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[11]~339_combout  & (\regfile|regs[30][11]~q )) # (!\regfile|ReadData1[11]~339_combout  & ((\regfile|regs[26][11]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[11]~339_combout ))))

	.dataa(\regfile|regs[30][11]~q ),
	.datab(\regfile|regs[26][11]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[11]~339_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~340_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~340 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[11]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
fiftyfivenm_lcell_comb \regfile|regs[24][11]~feeder (
// Equation(s):
// \regfile|regs[24][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N23
dffeas \regfile|regs[24][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][11] .is_wysiwyg = "true";
defparam \regfile|regs[24][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
fiftyfivenm_lcell_comb \regfile|regs[28][11]~feeder (
// Equation(s):
// \regfile|regs[28][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[28][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[28][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[28][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \regfile|regs[28][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[28][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][11] .is_wysiwyg = "true";
defparam \regfile|regs[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
fiftyfivenm_lcell_comb \regfile|regs[16][11]~feeder (
// Equation(s):
// \regfile|regs[16][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \regfile|regs[16][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][11] .is_wysiwyg = "true";
defparam \regfile|regs[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
fiftyfivenm_lcell_comb \regfile|regs[20][11]~feeder (
// Equation(s):
// \regfile|regs[20][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \regfile|regs[20][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][11] .is_wysiwyg = "true";
defparam \regfile|regs[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~341 (
// Equation(s):
// \regfile|ReadData1[11]~341_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[20][11]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[16][11]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[16][11]~q ),
	.datab(\regfile|regs[20][11]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~341_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~341 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[11]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~342 (
// Equation(s):
// \regfile|ReadData1[11]~342_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[11]~341_combout  & ((\regfile|regs[28][11]~q ))) # (!\regfile|ReadData1[11]~341_combout  & (\regfile|regs[24][11]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[11]~341_combout ))))

	.dataa(\regfile|regs[24][11]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[28][11]~q ),
	.datad(\regfile|ReadData1[11]~341_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~342_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~342 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[11]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~343 (
// Equation(s):
// \regfile|ReadData1[11]~343_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|ReadData1[11]~340_combout )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|ReadData1[11]~342_combout )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[11]~340_combout ),
	.datad(\regfile|ReadData1[11]~342_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~343_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~343 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[11]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~346 (
// Equation(s):
// \regfile|ReadData1[11]~346_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[11]~343_combout  & (\regfile|ReadData1[11]~345_combout )) # (!\regfile|ReadData1[11]~343_combout  & ((\regfile|ReadData1[11]~338_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[11]~343_combout ))))

	.dataa(\regfile|ReadData1[11]~345_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[11]~338_combout ),
	.datad(\regfile|ReadData1[11]~343_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~346_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~346 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[11]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~692 (
// Equation(s):
// \regfile|ReadData1[11]~692_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[11]~346_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[11]~356_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[11]~356_combout ),
	.datad(\regfile|ReadData1[11]~346_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~692_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~692 .lut_mask = 16'h5410;
defparam \regfile|ReadData1[11]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \regfile|regs[6][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][11] .is_wysiwyg = "true";
defparam \regfile|regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \regfile|regs[5][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][11] .is_wysiwyg = "true";
defparam \regfile|regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \regfile|regs[4][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][11] .is_wysiwyg = "true";
defparam \regfile|regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~448 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~448_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][11]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][11]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][11]~q ),
	.datac(\regfile|regs[4][11]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~448_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~448 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[11]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \regfile|regs[7][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][11] .is_wysiwyg = "true";
defparam \regfile|regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~449 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~449_combout  = (\mux_in_2_ALU|saida[11]~448_combout  & (((\regfile|regs[7][11]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[11]~448_combout  & (\regfile|regs[6][11]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[6][11]~q ),
	.datab(\mux_in_2_ALU|saida[11]~448_combout ),
	.datac(\regfile|regs[7][11]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~449_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~449 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[11]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \regfile|regs[15][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][11] .is_wysiwyg = "true";
defparam \regfile|regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \regfile|regs[13][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][11] .is_wysiwyg = "true";
defparam \regfile|regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \regfile|regs[12][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][11] .is_wysiwyg = "true";
defparam \regfile|regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~455 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~455_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][11]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[12][11]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[13][11]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[12][11]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~455_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~455 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[11]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~456 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~456_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[11]~455_combout  & ((\regfile|regs[15][11]~q ))) # (!\mux_in_2_ALU|saida[11]~455_combout  & (\regfile|regs[14][11]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[11]~455_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[14][11]~q ),
	.datac(\regfile|regs[15][11]~q ),
	.datad(\mux_in_2_ALU|saida[11]~455_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~456_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~456 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[11]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \regfile|regs[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][11] .is_wysiwyg = "true";
defparam \regfile|regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \regfile|regs[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][11] .is_wysiwyg = "true";
defparam \regfile|regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \regfile|regs[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][11] .is_wysiwyg = "true";
defparam \regfile|regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~452 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~452_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][11]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][11]~q )))))

	.dataa(\regfile|regs[3][11]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][11]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~452_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~452 .lut_mask = 16'hB800;
defparam \mux_in_2_ALU|saida[11]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~453 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~453_combout  = (\mux_in_2_ALU|saida[11]~452_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][11]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][11]~q ),
	.datad(\mux_in_2_ALU|saida[11]~452_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~453_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~453 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[11]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \regfile|regs[9][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][11] .is_wysiwyg = "true";
defparam \regfile|regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
fiftyfivenm_lcell_comb \regfile|Decoder0~123 (
// Equation(s):
// \regfile|Decoder0~123_combout  = (!\pc|PC [4] & (\pc|PC [3] $ (!\pc|PC [7])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(gnd),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\regfile|Decoder0~123_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~123 .lut_mask = 16'h4411;
defparam \regfile|Decoder0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
fiftyfivenm_lcell_comb \regfile|Decoder0~182 (
// Equation(s):
// \regfile|Decoder0~182_combout  = (!\pc|PC [6] & (\pc|PC [2] & (\regfile|Decoder0~123_combout  & \pc|PC [5])))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [2]),
	.datac(\regfile|Decoder0~123_combout ),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\regfile|Decoder0~182_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Decoder0~182 .lut_mask = 16'h4000;
defparam \regfile|Decoder0~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N9
dffeas \regfile|regs[11][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][11] .is_wysiwyg = "true";
defparam \regfile|regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \regfile|regs[8][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][11] .is_wysiwyg = "true";
defparam \regfile|regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \regfile|regs[10][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[11]~86_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][11] .is_wysiwyg = "true";
defparam \regfile|regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~450 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~450_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][11]~q ))) # (!\imen|memoria_ROM~39_combout  & 
// (\regfile|regs[8][11]~q ))))

	.dataa(\regfile|regs[8][11]~q ),
	.datab(\regfile|regs[10][11]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~450_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~450 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[11]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~451 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~451_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[11]~450_combout  & ((\regfile|regs[11][11]~q ))) # (!\mux_in_2_ALU|saida[11]~450_combout  & (\regfile|regs[9][11]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[11]~450_combout ))))

	.dataa(\regfile|regs[9][11]~q ),
	.datab(\regfile|regs[11][11]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\mux_in_2_ALU|saida[11]~450_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~451_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~451 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[11]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~454 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~454_combout  = (\imen|memoria_ROM~23_combout  & (\imen|memoria_ROM~29_combout )) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[11]~451_combout ))) # (!\imen|memoria_ROM~29_combout  & 
// (\mux_in_2_ALU|saida[11]~453_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[11]~453_combout ),
	.datad(\mux_in_2_ALU|saida[11]~451_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~454_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~454 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[11]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~457 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~457_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[11]~454_combout  & ((\mux_in_2_ALU|saida[11]~456_combout ))) # (!\mux_in_2_ALU|saida[11]~454_combout  & (\mux_in_2_ALU|saida[11]~449_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[11]~454_combout ))))

	.dataa(\mux_in_2_ALU|saida[11]~449_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[11]~456_combout ),
	.datad(\mux_in_2_ALU|saida[11]~454_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~457_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~457 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[11]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~458 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~458_combout  = (\mux_in_2_ALU|saida[31]~713_combout  & ((\mux_in_2_ALU|saida[11]~457_combout ) # ((\imen|memoria_ROM~81_combout  & \uc|WideOr0~2_combout )))) # (!\mux_in_2_ALU|saida[31]~713_combout  & (\imen|memoria_ROM~81_combout  
// & ((\uc|WideOr0~2_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\imen|memoria_ROM~81_combout ),
	.datac(\mux_in_2_ALU|saida[11]~457_combout ),
	.datad(\uc|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~458_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~458 .lut_mask = 16'hECA0;
defparam \mux_in_2_ALU|saida[11]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~466 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~466_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[27][11]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[19][11]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[19][11]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[27][11]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~466_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~466 .lut_mask = 16'hCCE2;
defparam \mux_in_2_ALU|saida[11]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~467 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~467_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[11]~466_combout  & (\regfile|regs[31][11]~q )) # (!\mux_in_2_ALU|saida[11]~466_combout  & ((\regfile|regs[23][11]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[11]~466_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[31][11]~q ),
	.datac(\regfile|regs[23][11]~q ),
	.datad(\mux_in_2_ALU|saida[11]~466_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~467_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~467 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[11]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~459 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~459_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][11]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][11]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][11]~q ),
	.datac(\regfile|regs[17][11]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~459_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~459 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[11]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~460 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~460_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[11]~459_combout  & ((\regfile|regs[29][11]~q ))) # (!\mux_in_2_ALU|saida[11]~459_combout  & (\regfile|regs[21][11]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[11]~459_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[21][11]~q ),
	.datac(\regfile|regs[29][11]~q ),
	.datad(\mux_in_2_ALU|saida[11]~459_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~460_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~460 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[11]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~463 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~463_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[20][11]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[16][11]~q )))))

	.dataa(\regfile|regs[20][11]~q ),
	.datab(\regfile|regs[16][11]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~463_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~463 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[11]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~464 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~464_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[11]~463_combout  & (\regfile|regs[28][11]~q )) # (!\mux_in_2_ALU|saida[11]~463_combout  & ((\regfile|regs[24][11]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[11]~463_combout ))))

	.dataa(\regfile|regs[28][11]~q ),
	.datab(\regfile|regs[24][11]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[11]~463_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~464_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~464 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[11]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~461 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~461_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][11]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][11]~q )))))

	.dataa(\regfile|regs[22][11]~q ),
	.datab(\regfile|regs[18][11]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~461_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~461 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[11]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~462 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~462_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[11]~461_combout  & (\regfile|regs[30][11]~q )) # (!\mux_in_2_ALU|saida[11]~461_combout  & ((\regfile|regs[26][11]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[11]~461_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[30][11]~q ),
	.datac(\regfile|regs[26][11]~q ),
	.datad(\mux_in_2_ALU|saida[11]~461_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~462_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~462 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[11]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~465 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~465_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[11]~462_combout ))) # (!\imen|memoria_ROM~39_combout  & 
// (\mux_in_2_ALU|saida[11]~464_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[11]~464_combout ),
	.datad(\mux_in_2_ALU|saida[11]~462_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~465_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~465 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[11]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~468 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~468_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[11]~465_combout  & (\mux_in_2_ALU|saida[11]~467_combout )) # (!\mux_in_2_ALU|saida[11]~465_combout  & ((\mux_in_2_ALU|saida[11]~460_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[11]~465_combout ))))

	.dataa(\mux_in_2_ALU|saida[11]~467_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[11]~460_combout ),
	.datad(\mux_in_2_ALU|saida[11]~465_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~468_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~468 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[11]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[11]~469 (
// Equation(s):
// \mux_in_2_ALU|saida[11]~469_combout  = (\mux_in_2_ALU|saida[11]~458_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[11]~468_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[11]~458_combout ),
	.datad(\mux_in_2_ALU|saida[11]~468_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[11]~469_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[11]~469 .lut_mask = 16'hFAF0;
defparam \mux_in_2_ALU|saida[11]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \regfile|regs[13][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][10] .is_wysiwyg = "true";
defparam \regfile|regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \regfile|regs[12][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][10] .is_wysiwyg = "true";
defparam \regfile|regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~477 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~477_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][10]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][10]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][10]~q ),
	.datac(\regfile|regs[12][10]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~477_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~477 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[10]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \regfile|regs[15][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][10] .is_wysiwyg = "true";
defparam \regfile|regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~478 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~478_combout  = (\mux_in_2_ALU|saida[10]~477_combout  & (((\regfile|regs[15][10]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[10]~477_combout  & (\regfile|regs[14][10]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\mux_in_2_ALU|saida[10]~477_combout ),
	.datab(\regfile|regs[14][10]~q ),
	.datac(\regfile|regs[15][10]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~478_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~478 .lut_mask = 16'hE4AA;
defparam \mux_in_2_ALU|saida[10]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \regfile|regs[11][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][10] .is_wysiwyg = "true";
defparam \regfile|regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
fiftyfivenm_lcell_comb \regfile|regs[9][10]~feeder (
// Equation(s):
// \regfile|regs[9][10]~feeder_combout  = \mux_valor_write_data|saida[10]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~87_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][10]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \regfile|regs[9][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][10] .is_wysiwyg = "true";
defparam \regfile|regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
fiftyfivenm_lcell_comb \regfile|regs[8][10]~feeder (
// Equation(s):
// \regfile|regs[8][10]~feeder_combout  = \mux_valor_write_data|saida[10]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~87_combout ),
	.cin(gnd),
	.combout(\regfile|regs[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[8][10]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \regfile|regs[8][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][10] .is_wysiwyg = "true";
defparam \regfile|regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \regfile|regs[10][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][10] .is_wysiwyg = "true";
defparam \regfile|regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~470 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~470_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][10]~q ))) # (!\imen|memoria_ROM~39_combout  & 
// (\regfile|regs[8][10]~q ))))

	.dataa(\regfile|regs[8][10]~q ),
	.datab(\regfile|regs[10][10]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~470_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~470 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[10]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~471 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~471_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[10]~470_combout  & (\regfile|regs[11][10]~q )) # (!\mux_in_2_ALU|saida[10]~470_combout  & ((\regfile|regs[9][10]~q ))))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[10]~470_combout ))))

	.dataa(\regfile|regs[11][10]~q ),
	.datab(\regfile|regs[9][10]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\mux_in_2_ALU|saida[10]~470_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~471_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~471 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[10]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N23
dffeas \regfile|regs[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][10] .is_wysiwyg = "true";
defparam \regfile|regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \regfile|regs[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][10] .is_wysiwyg = "true";
defparam \regfile|regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N1
dffeas \regfile|regs[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][10] .is_wysiwyg = "true";
defparam \regfile|regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~474 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~474_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][10]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][10]~q )))))

	.dataa(\regfile|regs[3][10]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[1][10]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~474_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~474 .lut_mask = 16'h88C0;
defparam \mux_in_2_ALU|saida[10]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~475 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~475_combout  = (\mux_in_2_ALU|saida[10]~474_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][10]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][10]~q ),
	.datad(\mux_in_2_ALU|saida[10]~474_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~475_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~475 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[10]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \regfile|regs[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][10] .is_wysiwyg = "true";
defparam \regfile|regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \regfile|regs[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][10] .is_wysiwyg = "true";
defparam \regfile|regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \regfile|regs[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][10] .is_wysiwyg = "true";
defparam \regfile|regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \regfile|regs[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][10] .is_wysiwyg = "true";
defparam \regfile|regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~472 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~472_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][10]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][10]~q )))))

	.dataa(\regfile|regs[5][10]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[4][10]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~472_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~472 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[10]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~473 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~473_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[10]~472_combout  & ((\regfile|regs[7][10]~q ))) # (!\mux_in_2_ALU|saida[10]~472_combout  & (\regfile|regs[6][10]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[10]~472_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][10]~q ),
	.datac(\regfile|regs[7][10]~q ),
	.datad(\mux_in_2_ALU|saida[10]~472_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~473_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~473 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[10]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~476 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~476_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[10]~473_combout ))) # (!\imen|memoria_ROM~23_combout  & 
// (\mux_in_2_ALU|saida[10]~475_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[10]~475_combout ),
	.datad(\mux_in_2_ALU|saida[10]~473_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~476_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~476 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[10]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~479 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~479_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[10]~476_combout  & (\mux_in_2_ALU|saida[10]~478_combout )) # (!\mux_in_2_ALU|saida[10]~476_combout  & ((\mux_in_2_ALU|saida[10]~471_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[10]~476_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[10]~478_combout ),
	.datac(\mux_in_2_ALU|saida[10]~471_combout ),
	.datad(\mux_in_2_ALU|saida[10]~476_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~479_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~479 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[10]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~480 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~480_combout  = (\mux_in_2_ALU|saida[10]~479_combout  & ((\mux_in_2_ALU|saida[31]~713_combout ) # ((\uc|WideOr0~2_combout  & !\imen|memoria_ROM~84_combout )))) # (!\mux_in_2_ALU|saida[10]~479_combout  & (\uc|WideOr0~2_combout  & 
// ((!\imen|memoria_ROM~84_combout ))))

	.dataa(\mux_in_2_ALU|saida[10]~479_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\mux_in_2_ALU|saida[31]~713_combout ),
	.datad(\imen|memoria_ROM~84_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~480_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~480 .lut_mask = 16'hA0EC;
defparam \mux_in_2_ALU|saida[10]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
fiftyfivenm_lcell_comb \regfile|regs[21][10]~feeder (
// Equation(s):
// \regfile|regs[21][10]~feeder_combout  = \mux_valor_write_data|saida[10]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~87_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][10]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \regfile|regs[21][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][10] .is_wysiwyg = "true";
defparam \regfile|regs[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \regfile|regs[17][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][10] .is_wysiwyg = "true";
defparam \regfile|regs[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~481 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~481_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][10]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][10]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[21][10]~q ),
	.datac(\regfile|regs[17][10]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~481_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~481 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[10]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \regfile|regs[29][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][10] .is_wysiwyg = "true";
defparam \regfile|regs[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \regfile|regs[25][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][10] .is_wysiwyg = "true";
defparam \regfile|regs[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~482 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~482_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[10]~481_combout  & (\regfile|regs[29][10]~q )) # (!\mux_in_2_ALU|saida[10]~481_combout  & ((\regfile|regs[25][10]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (\mux_in_2_ALU|saida[10]~481_combout ))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[10]~481_combout ),
	.datac(\regfile|regs[29][10]~q ),
	.datad(\regfile|regs[25][10]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~482_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~482 .lut_mask = 16'hE6C4;
defparam \mux_in_2_ALU|saida[10]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \regfile|regs[31][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][10] .is_wysiwyg = "true";
defparam \regfile|regs[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \regfile|regs[27][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][10] .is_wysiwyg = "true";
defparam \regfile|regs[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
fiftyfivenm_lcell_comb \regfile|regs[19][10]~feeder (
// Equation(s):
// \regfile|regs[19][10]~feeder_combout  = \mux_valor_write_data|saida[10]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~87_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][10]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \regfile|regs[19][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][10] .is_wysiwyg = "true";
defparam \regfile|regs[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
fiftyfivenm_lcell_comb \regfile|regs[23][10]~feeder (
// Equation(s):
// \regfile|regs[23][10]~feeder_combout  = \mux_valor_write_data|saida[10]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~87_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][10]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \regfile|regs[23][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][10] .is_wysiwyg = "true";
defparam \regfile|regs[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~488 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~488_combout  = (\imen|memoria_ROM~23_combout  & (((\regfile|regs[23][10]~q ) # (\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (\regfile|regs[19][10]~q  & ((!\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[19][10]~q ),
	.datab(\regfile|regs[23][10]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~488_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~488 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[10]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~489 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~489_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[10]~488_combout  & (\regfile|regs[31][10]~q )) # (!\mux_in_2_ALU|saida[10]~488_combout  & ((\regfile|regs[27][10]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[10]~488_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[31][10]~q ),
	.datac(\regfile|regs[27][10]~q ),
	.datad(\mux_in_2_ALU|saida[10]~488_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~489_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~489 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[10]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \regfile|regs[30][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][10] .is_wysiwyg = "true";
defparam \regfile|regs[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \regfile|regs[22][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][10] .is_wysiwyg = "true";
defparam \regfile|regs[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \regfile|regs[26][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][10] .is_wysiwyg = "true";
defparam \regfile|regs[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \regfile|regs[18][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][10] .is_wysiwyg = "true";
defparam \regfile|regs[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~483 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~483_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][10]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[18][10]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[26][10]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][10]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~483_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~483 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[10]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~484 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~484_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[10]~483_combout  & (\regfile|regs[30][10]~q )) # (!\mux_in_2_ALU|saida[10]~483_combout  & ((\regfile|regs[22][10]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[10]~483_combout ))))

	.dataa(\regfile|regs[30][10]~q ),
	.datab(\regfile|regs[22][10]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[10]~483_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~484_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~484 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[10]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \regfile|regs[20][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][10] .is_wysiwyg = "true";
defparam \regfile|regs[20][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
fiftyfivenm_lcell_comb \regfile|regs[28][10]~feeder (
// Equation(s):
// \regfile|regs[28][10]~feeder_combout  = \mux_valor_write_data|saida[10]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~87_combout ),
	.cin(gnd),
	.combout(\regfile|regs[28][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[28][10]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[28][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \regfile|regs[28][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[28][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][10] .is_wysiwyg = "true";
defparam \regfile|regs[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \regfile|regs[16][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][10] .is_wysiwyg = "true";
defparam \regfile|regs[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \regfile|regs[24][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[10]~87_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][10] .is_wysiwyg = "true";
defparam \regfile|regs[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~485 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~485_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[24][10]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[16][10]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[16][10]~q ),
	.datab(\regfile|regs[24][10]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~485_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~485 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[10]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~486 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~486_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[10]~485_combout  & ((\regfile|regs[28][10]~q ))) # (!\mux_in_2_ALU|saida[10]~485_combout  & (\regfile|regs[20][10]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[10]~485_combout ))))

	.dataa(\regfile|regs[20][10]~q ),
	.datab(\regfile|regs[28][10]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[10]~485_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~486_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~486 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[10]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~487 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~487_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[10]~484_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// ((\mux_in_2_ALU|saida[10]~486_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[10]~484_combout ),
	.datad(\mux_in_2_ALU|saida[10]~486_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~487_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~487 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[10]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~490 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~490_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[10]~487_combout  & ((\mux_in_2_ALU|saida[10]~489_combout ))) # (!\mux_in_2_ALU|saida[10]~487_combout  & (\mux_in_2_ALU|saida[10]~482_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[10]~487_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[10]~482_combout ),
	.datac(\mux_in_2_ALU|saida[10]~489_combout ),
	.datad(\mux_in_2_ALU|saida[10]~487_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~490_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~490 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[10]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[10]~491 (
// Equation(s):
// \mux_in_2_ALU|saida[10]~491_combout  = (\mux_in_2_ALU|saida[10]~480_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[10]~490_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[10]~480_combout ),
	.datad(\mux_in_2_ALU|saida[10]~490_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[10]~491_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[10]~491 .lut_mask = 16'hFAF0;
defparam \mux_in_2_ALU|saida[10]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \regfile|regs[15][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][9] .is_wysiwyg = "true";
defparam \regfile|regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \regfile|regs[12][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][9] .is_wysiwyg = "true";
defparam \regfile|regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \regfile|regs[13][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][9] .is_wysiwyg = "true";
defparam \regfile|regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~375 (
// Equation(s):
// \regfile|ReadData1[9]~375_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][9]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][9]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[12][9]~q ),
	.datac(\regfile|regs[13][9]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~375_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~375 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[9]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~376 (
// Equation(s):
// \regfile|ReadData1[9]~376_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[9]~375_combout  & (\regfile|regs[15][9]~q )) # (!\regfile|ReadData1[9]~375_combout  & ((\regfile|regs[14][9]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[9]~375_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[15][9]~q ),
	.datac(\regfile|regs[14][9]~q ),
	.datad(\regfile|ReadData1[9]~375_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~376_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~376 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[9]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N7
dffeas \regfile|regs[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][9] .is_wysiwyg = "true";
defparam \regfile|regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \regfile|regs[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][9] .is_wysiwyg = "true";
defparam \regfile|regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \regfile|regs[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][9] .is_wysiwyg = "true";
defparam \regfile|regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~372 (
// Equation(s):
// \regfile|ReadData1[9]~372_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][9]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][9]~q ))

	.dataa(gnd),
	.datab(\regfile|regs[1][9]~q ),
	.datac(\regfile|regs[3][9]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~372_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~372 .lut_mask = 16'hF0CC;
defparam \regfile|ReadData1[9]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~373 (
// Equation(s):
// \regfile|ReadData1[9]~373_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[9]~372_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][9]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][9]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[9]~372_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~373_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~373 .lut_mask = 16'hF088;
defparam \regfile|ReadData1[9]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \regfile|regs[11][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][9] .is_wysiwyg = "true";
defparam \regfile|regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N9
dffeas \regfile|regs[9][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][9] .is_wysiwyg = "true";
defparam \regfile|regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \regfile|regs[8][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][9] .is_wysiwyg = "true";
defparam \regfile|regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N19
dffeas \regfile|regs[10][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][9] .is_wysiwyg = "true";
defparam \regfile|regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~370 (
// Equation(s):
// \regfile|ReadData1[9]~370_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][9]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][9]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[8][9]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[10][9]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~370_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~370 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[9]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~371 (
// Equation(s):
// \regfile|ReadData1[9]~371_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[9]~370_combout  & (\regfile|regs[11][9]~q )) # (!\regfile|ReadData1[9]~370_combout  & ((\regfile|regs[9][9]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[9]~370_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[11][9]~q ),
	.datac(\regfile|regs[9][9]~q ),
	.datad(\regfile|ReadData1[9]~370_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~371_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~371 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[9]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~374 (
// Equation(s):
// \regfile|ReadData1[9]~374_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[9]~371_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[9]~373_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[9]~373_combout ),
	.datad(\regfile|ReadData1[9]~371_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~374_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~374 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[9]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \regfile|regs[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][9] .is_wysiwyg = "true";
defparam \regfile|regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
fiftyfivenm_lcell_comb \regfile|regs[7][9]~feeder (
// Equation(s):
// \regfile|regs[7][9]~feeder_combout  = \mux_valor_write_data|saida[9]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~88_combout ),
	.cin(gnd),
	.combout(\regfile|regs[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[7][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \regfile|regs[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][9] .is_wysiwyg = "true";
defparam \regfile|regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \regfile|regs[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][9] .is_wysiwyg = "true";
defparam \regfile|regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \regfile|regs[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][9] .is_wysiwyg = "true";
defparam \regfile|regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~368 (
// Equation(s):
// \regfile|ReadData1[9]~368_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][9]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][9]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][9]~q ),
	.datac(\regfile|regs[5][9]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~368_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~368 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[9]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~369 (
// Equation(s):
// \regfile|ReadData1[9]~369_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[9]~368_combout  & ((\regfile|regs[7][9]~q ))) # (!\regfile|ReadData1[9]~368_combout  & (\regfile|regs[6][9]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[9]~368_combout ))))

	.dataa(\regfile|regs[6][9]~q ),
	.datab(\regfile|regs[7][9]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[9]~368_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~369_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~369 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[9]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~377 (
// Equation(s):
// \regfile|ReadData1[9]~377_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[9]~374_combout  & (\regfile|ReadData1[9]~376_combout )) # (!\regfile|ReadData1[9]~374_combout  & ((\regfile|ReadData1[9]~369_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[9]~374_combout ))))

	.dataa(\regfile|ReadData1[9]~376_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[9]~374_combout ),
	.datad(\regfile|ReadData1[9]~369_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~377_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~377 .lut_mask = 16'hBCB0;
defparam \regfile|ReadData1[9]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \regfile|regs[31][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[9]~88_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][9] .is_wysiwyg = "true";
defparam \regfile|regs[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \regfile|regs[23][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][9] .is_wysiwyg = "true";
defparam \regfile|regs[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \regfile|regs[19][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][9] .is_wysiwyg = "true";
defparam \regfile|regs[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \regfile|regs[27][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][9] .is_wysiwyg = "true";
defparam \regfile|regs[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~365 (
// Equation(s):
// \regfile|ReadData1[9]~365_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][9]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][9]~q ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[19][9]~q ),
	.datac(\regfile|regs[27][9]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~365_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~365 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[9]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~366 (
// Equation(s):
// \regfile|ReadData1[9]~366_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[9]~365_combout  & (\regfile|regs[31][9]~q )) # (!\regfile|ReadData1[9]~365_combout  & ((\regfile|regs[23][9]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[9]~365_combout ))))

	.dataa(\regfile|regs[31][9]~q ),
	.datab(\regfile|regs[23][9]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[9]~365_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~366_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~366 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[9]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \regfile|regs[21][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][9] .is_wysiwyg = "true";
defparam \regfile|regs[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
fiftyfivenm_lcell_comb \regfile|regs[29][9]~feeder (
// Equation(s):
// \regfile|regs[29][9]~feeder_combout  = \mux_valor_write_data|saida[9]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~88_combout ),
	.cin(gnd),
	.combout(\regfile|regs[29][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[29][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[29][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \regfile|regs[29][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[29][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][9] .is_wysiwyg = "true";
defparam \regfile|regs[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \regfile|regs[17][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][9] .is_wysiwyg = "true";
defparam \regfile|regs[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
fiftyfivenm_lcell_comb \regfile|regs[25][9]~feeder (
// Equation(s):
// \regfile|regs[25][9]~feeder_combout  = \mux_valor_write_data|saida[9]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~88_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \regfile|regs[25][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][9] .is_wysiwyg = "true";
defparam \regfile|regs[25][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~358 (
// Equation(s):
// \regfile|ReadData1[9]~358_combout  = (\imen|memoria_ROM~7_combout  & (((\regfile|regs[25][9]~q ) # (\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (\regfile|regs[17][9]~q  & ((!\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[17][9]~q ),
	.datab(\regfile|regs[25][9]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~358_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~358 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[9]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~359 (
// Equation(s):
// \regfile|ReadData1[9]~359_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[9]~358_combout  & ((\regfile|regs[29][9]~q ))) # (!\regfile|ReadData1[9]~358_combout  & (\regfile|regs[21][9]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[9]~358_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[21][9]~q ),
	.datac(\regfile|regs[29][9]~q ),
	.datad(\regfile|ReadData1[9]~358_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~359_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~359 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[9]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \regfile|regs[28][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][9] .is_wysiwyg = "true";
defparam \regfile|regs[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
fiftyfivenm_lcell_comb \regfile|regs[24][9]~feeder (
// Equation(s):
// \regfile|regs[24][9]~feeder_combout  = \mux_valor_write_data|saida[9]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~88_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \regfile|regs[24][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][9] .is_wysiwyg = "true";
defparam \regfile|regs[24][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
fiftyfivenm_lcell_comb \regfile|regs[16][9]~feeder (
// Equation(s):
// \regfile|regs[16][9]~feeder_combout  = \mux_valor_write_data|saida[9]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~88_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \regfile|regs[16][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][9] .is_wysiwyg = "true";
defparam \regfile|regs[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
fiftyfivenm_lcell_comb \regfile|regs[20][9]~feeder (
// Equation(s):
// \regfile|regs[20][9]~feeder_combout  = \mux_valor_write_data|saida[9]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~88_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \regfile|regs[20][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][9] .is_wysiwyg = "true";
defparam \regfile|regs[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~362 (
// Equation(s):
// \regfile|ReadData1[9]~362_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[20][9]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[16][9]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[16][9]~q ),
	.datab(\regfile|regs[20][9]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~362_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~362 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[9]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~363 (
// Equation(s):
// \regfile|ReadData1[9]~363_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[9]~362_combout  & (\regfile|regs[28][9]~q )) # (!\regfile|ReadData1[9]~362_combout  & ((\regfile|regs[24][9]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[9]~362_combout ))))

	.dataa(\regfile|regs[28][9]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[24][9]~q ),
	.datad(\regfile|ReadData1[9]~362_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~363_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~363 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[9]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
fiftyfivenm_lcell_comb \regfile|regs[30][9]~feeder (
// Equation(s):
// \regfile|regs[30][9]~feeder_combout  = \mux_valor_write_data|saida[9]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~88_combout ),
	.cin(gnd),
	.combout(\regfile|regs[30][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[30][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[30][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \regfile|regs[30][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][9] .is_wysiwyg = "true";
defparam \regfile|regs[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \regfile|regs[26][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][9] .is_wysiwyg = "true";
defparam \regfile|regs[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \regfile|regs[18][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][9] .is_wysiwyg = "true";
defparam \regfile|regs[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N3
dffeas \regfile|regs[22][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[9]~88_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][9] .is_wysiwyg = "true";
defparam \regfile|regs[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~360 (
// Equation(s):
// \regfile|ReadData1[9]~360_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[22][9]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[18][9]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[18][9]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][9]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~360_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~360 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[9]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~361 (
// Equation(s):
// \regfile|ReadData1[9]~361_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[9]~360_combout  & (\regfile|regs[30][9]~q )) # (!\regfile|ReadData1[9]~360_combout  & ((\regfile|regs[26][9]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[9]~360_combout ))))

	.dataa(\regfile|regs[30][9]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[26][9]~q ),
	.datad(\regfile|ReadData1[9]~360_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~361_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~361 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[9]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~364 (
// Equation(s):
// \regfile|ReadData1[9]~364_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[9]~361_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[9]~363_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[9]~363_combout ),
	.datad(\regfile|ReadData1[9]~361_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~364_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~364 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[9]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~367 (
// Equation(s):
// \regfile|ReadData1[9]~367_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[9]~364_combout  & (\regfile|ReadData1[9]~366_combout )) # (!\regfile|ReadData1[9]~364_combout  & ((\regfile|ReadData1[9]~359_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[9]~364_combout ))))

	.dataa(\regfile|ReadData1[9]~366_combout ),
	.datab(\regfile|ReadData1[9]~359_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[9]~364_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~367_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~367 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[9]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~694 (
// Equation(s):
// \regfile|ReadData1[9]~694_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[9]~367_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[9]~377_combout ))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[9]~377_combout ),
	.datad(\regfile|ReadData1[9]~367_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~694_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~694 .lut_mask = 16'h3210;
defparam \regfile|ReadData1[9]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \regfile|regs[29][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][8] .is_wysiwyg = "true";
defparam \regfile|regs[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N23
dffeas \regfile|regs[25][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][8] .is_wysiwyg = "true";
defparam \regfile|regs[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \regfile|regs[17][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][8] .is_wysiwyg = "true";
defparam \regfile|regs[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
fiftyfivenm_lcell_comb \regfile|regs[21][8]~feeder (
// Equation(s):
// \regfile|regs[21][8]~feeder_combout  = \mux_valor_write_data|saida[8]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[8]~89_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][8]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \regfile|regs[21][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][8] .is_wysiwyg = "true";
defparam \regfile|regs[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~400 (
// Equation(s):
// \regfile|ReadData1[8]~400_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[21][8]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[17][8]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[17][8]~q ),
	.datab(\regfile|regs[21][8]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~400_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~400 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[8]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~401 (
// Equation(s):
// \regfile|ReadData1[8]~401_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[8]~400_combout  & (\regfile|regs[29][8]~q )) # (!\regfile|ReadData1[8]~400_combout  & ((\regfile|regs[25][8]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[8]~400_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[29][8]~q ),
	.datac(\regfile|regs[25][8]~q ),
	.datad(\regfile|ReadData1[8]~400_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~401_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~401 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[8]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \regfile|regs[19][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][8] .is_wysiwyg = "true";
defparam \regfile|regs[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \regfile|regs[23][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][8] .is_wysiwyg = "true";
defparam \regfile|regs[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~407 (
// Equation(s):
// \regfile|ReadData1[8]~407_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[23][8]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[19][8]~q ))))

	.dataa(\regfile|regs[19][8]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[23][8]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~407_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~407 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[8]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \regfile|regs[27][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][8] .is_wysiwyg = "true";
defparam \regfile|regs[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \regfile|regs[31][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[8]~89_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][8] .is_wysiwyg = "true";
defparam \regfile|regs[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~408 (
// Equation(s):
// \regfile|ReadData1[8]~408_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[8]~407_combout  & ((\regfile|regs[31][8]~q ))) # (!\regfile|ReadData1[8]~407_combout  & (\regfile|regs[27][8]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|ReadData1[8]~407_combout ))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[8]~407_combout ),
	.datac(\regfile|regs[27][8]~q ),
	.datad(\regfile|regs[31][8]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~408_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~408 .lut_mask = 16'hEC64;
defparam \regfile|ReadData1[8]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \regfile|regs[28][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][8] .is_wysiwyg = "true";
defparam \regfile|regs[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \regfile|regs[20][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][8] .is_wysiwyg = "true";
defparam \regfile|regs[20][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
fiftyfivenm_lcell_comb \regfile|regs[16][8]~feeder (
// Equation(s):
// \regfile|regs[16][8]~feeder_combout  = \mux_valor_write_data|saida[8]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[8]~89_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][8]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \regfile|regs[16][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][8] .is_wysiwyg = "true";
defparam \regfile|regs[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
fiftyfivenm_lcell_comb \regfile|regs[24][8]~feeder (
// Equation(s):
// \regfile|regs[24][8]~feeder_combout  = \mux_valor_write_data|saida[8]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[8]~89_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][8]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \regfile|regs[24][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][8] .is_wysiwyg = "true";
defparam \regfile|regs[24][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~404 (
// Equation(s):
// \regfile|ReadData1[8]~404_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][8]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][8]~q ))))

	.dataa(\regfile|regs[16][8]~q ),
	.datab(\regfile|regs[24][8]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~404_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~404 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[8]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~405 (
// Equation(s):
// \regfile|ReadData1[8]~405_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[8]~404_combout  & (\regfile|regs[28][8]~q )) # (!\regfile|ReadData1[8]~404_combout  & ((\regfile|regs[20][8]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[8]~404_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[28][8]~q ),
	.datac(\regfile|regs[20][8]~q ),
	.datad(\regfile|ReadData1[8]~404_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~405_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~405 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[8]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \regfile|regs[30][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][8] .is_wysiwyg = "true";
defparam \regfile|regs[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \regfile|regs[22][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][8] .is_wysiwyg = "true";
defparam \regfile|regs[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \regfile|regs[18][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][8] .is_wysiwyg = "true";
defparam \regfile|regs[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \regfile|regs[26][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][8] .is_wysiwyg = "true";
defparam \regfile|regs[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~402 (
// Equation(s):
// \regfile|ReadData1[8]~402_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][8]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][8]~q ))))

	.dataa(\regfile|regs[18][8]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[26][8]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~402_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~402 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[8]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~403 (
// Equation(s):
// \regfile|ReadData1[8]~403_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[8]~402_combout  & (\regfile|regs[30][8]~q )) # (!\regfile|ReadData1[8]~402_combout  & ((\regfile|regs[22][8]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[8]~402_combout ))))

	.dataa(\regfile|regs[30][8]~q ),
	.datab(\regfile|regs[22][8]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[8]~402_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~403_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~403 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[8]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~406 (
// Equation(s):
// \regfile|ReadData1[8]~406_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[8]~403_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[8]~405_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[8]~405_combout ),
	.datad(\regfile|ReadData1[8]~403_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~406_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~406 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[8]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~409 (
// Equation(s):
// \regfile|ReadData1[8]~409_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[8]~406_combout  & ((\regfile|ReadData1[8]~408_combout ))) # (!\regfile|ReadData1[8]~406_combout  & (\regfile|ReadData1[8]~401_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[8]~406_combout ))))

	.dataa(\regfile|ReadData1[8]~401_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[8]~408_combout ),
	.datad(\regfile|ReadData1[8]~406_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~409_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~409 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[8]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~695 (
// Equation(s):
// \regfile|ReadData1[8]~695_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[8]~409_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[8]~419_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[8]~419_combout ),
	.datad(\regfile|ReadData1[8]~409_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~695_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~695 .lut_mask = 16'h5410;
defparam \regfile|ReadData1[8]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \regfile|regs[14][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][8] .is_wysiwyg = "true";
defparam \regfile|regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \regfile|regs[13][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][8] .is_wysiwyg = "true";
defparam \regfile|regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \regfile|regs[12][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][8] .is_wysiwyg = "true";
defparam \regfile|regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~521 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~521_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][8]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][8]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][8]~q ),
	.datac(\regfile|regs[12][8]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~521_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~521 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[8]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~522 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~522_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[8]~521_combout  & ((\regfile|regs[15][8]~q ))) # (!\mux_in_2_ALU|saida[8]~521_combout  & (\regfile|regs[14][8]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[8]~521_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[14][8]~q ),
	.datac(\regfile|regs[15][8]~q ),
	.datad(\mux_in_2_ALU|saida[8]~521_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~522_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~522 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[8]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N15
dffeas \regfile|regs[11][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][8] .is_wysiwyg = "true";
defparam \regfile|regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N1
dffeas \regfile|regs[9][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][8] .is_wysiwyg = "true";
defparam \regfile|regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \regfile|regs[10][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][8] .is_wysiwyg = "true";
defparam \regfile|regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \regfile|regs[8][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][8] .is_wysiwyg = "true";
defparam \regfile|regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~514 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~514_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][8]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][8]~q )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[10][8]~q ),
	.datac(\regfile|regs[8][8]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~514_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~514 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[8]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~515 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~515_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[8]~514_combout  & (\regfile|regs[11][8]~q )) # (!\mux_in_2_ALU|saida[8]~514_combout  & ((\regfile|regs[9][8]~q ))))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[8]~514_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[11][8]~q ),
	.datac(\regfile|regs[9][8]~q ),
	.datad(\mux_in_2_ALU|saida[8]~514_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~515_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~515 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[8]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \regfile|regs[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][8] .is_wysiwyg = "true";
defparam \regfile|regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \regfile|regs[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][8] .is_wysiwyg = "true";
defparam \regfile|regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \regfile|regs[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][8] .is_wysiwyg = "true";
defparam \regfile|regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \regfile|regs[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][8] .is_wysiwyg = "true";
defparam \regfile|regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~516 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~516_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][8]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][8]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[5][8]~q ),
	.datac(\regfile|regs[4][8]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~516_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~516 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[8]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~517 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~517_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[8]~516_combout  & ((\regfile|regs[7][8]~q ))) # (!\mux_in_2_ALU|saida[8]~516_combout  & (\regfile|regs[6][8]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[8]~516_combout ))))

	.dataa(\regfile|regs[6][8]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[7][8]~q ),
	.datad(\mux_in_2_ALU|saida[8]~516_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~517_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~517 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[8]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \regfile|regs[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][8] .is_wysiwyg = "true";
defparam \regfile|regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \regfile|regs[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][8] .is_wysiwyg = "true";
defparam \regfile|regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \regfile|regs[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][8] .is_wysiwyg = "true";
defparam \regfile|regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~518 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~518_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][8]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][8]~q )))))

	.dataa(\regfile|regs[3][8]~q ),
	.datab(\regfile|regs[1][8]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~518_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~518 .lut_mask = 16'hAC00;
defparam \mux_in_2_ALU|saida[8]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~519 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~519_combout  = (\mux_in_2_ALU|saida[8]~518_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][8]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][8]~q ),
	.datad(\mux_in_2_ALU|saida[8]~518_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~519_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~519 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[8]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~520 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~520_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\mux_in_2_ALU|saida[8]~517_combout )) # (!\imen|memoria_ROM~23_combout  & 
// ((\mux_in_2_ALU|saida[8]~519_combout )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[8]~517_combout ),
	.datad(\mux_in_2_ALU|saida[8]~519_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~520_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~520 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[8]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~523 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~523_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[8]~520_combout  & (\mux_in_2_ALU|saida[8]~522_combout )) # (!\mux_in_2_ALU|saida[8]~520_combout  & ((\mux_in_2_ALU|saida[8]~515_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[8]~520_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[8]~522_combout ),
	.datac(\mux_in_2_ALU|saida[8]~515_combout ),
	.datad(\mux_in_2_ALU|saida[8]~520_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~523_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~523 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[8]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~524 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~524_combout  = (\uc|WideOr0~2_combout  & (((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[8]~523_combout )) # (!\imen|memoria_ROM~84_combout ))) # (!\uc|WideOr0~2_combout  & (\mux_in_2_ALU|saida[31]~713_combout  & 
// ((\mux_in_2_ALU|saida[8]~523_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\mux_in_2_ALU|saida[8]~523_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~524_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~524 .lut_mask = 16'hCE0A;
defparam \mux_in_2_ALU|saida[8]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~532 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~532_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[23][8]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[19][8]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[23][8]~q ),
	.datab(\regfile|regs[19][8]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~532_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~532 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[8]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~533 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~533_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[8]~532_combout  & ((\regfile|regs[31][8]~q ))) # (!\mux_in_2_ALU|saida[8]~532_combout  & (\regfile|regs[27][8]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (\mux_in_2_ALU|saida[8]~532_combout ))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[8]~532_combout ),
	.datac(\regfile|regs[27][8]~q ),
	.datad(\regfile|regs[31][8]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~533_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~533 .lut_mask = 16'hEC64;
defparam \mux_in_2_ALU|saida[8]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~525 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~525_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][8]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][8]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[21][8]~q ),
	.datac(\regfile|regs[17][8]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~525_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~525 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[8]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~526 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~526_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[8]~525_combout  & ((\regfile|regs[29][8]~q ))) # (!\mux_in_2_ALU|saida[8]~525_combout  & (\regfile|regs[25][8]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[8]~525_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][8]~q ),
	.datac(\regfile|regs[29][8]~q ),
	.datad(\mux_in_2_ALU|saida[8]~525_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~526_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~526 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[8]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~529 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~529_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[24][8]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[16][8]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[16][8]~q ),
	.datab(\regfile|regs[24][8]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~529_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~529 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[8]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~530 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~530_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[8]~529_combout  & ((\regfile|regs[28][8]~q ))) # (!\mux_in_2_ALU|saida[8]~529_combout  & (\regfile|regs[20][8]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[8]~529_combout ))))

	.dataa(\regfile|regs[20][8]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[28][8]~q ),
	.datad(\mux_in_2_ALU|saida[8]~529_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~530_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~530 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[8]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~527 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~527_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][8]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[18][8]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[26][8]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][8]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~527_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~527 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[8]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~528 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~528_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[8]~527_combout  & ((\regfile|regs[30][8]~q ))) # (!\mux_in_2_ALU|saida[8]~527_combout  & (\regfile|regs[22][8]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[8]~527_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][8]~q ),
	.datac(\regfile|regs[30][8]~q ),
	.datad(\mux_in_2_ALU|saida[8]~527_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~528_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~528 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[8]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~531 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~531_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[8]~528_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & (\mux_in_2_ALU|saida[8]~530_combout 
// )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[8]~530_combout ),
	.datad(\mux_in_2_ALU|saida[8]~528_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~531_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~531 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[8]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~534 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~534_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[8]~531_combout  & (\mux_in_2_ALU|saida[8]~533_combout )) # (!\mux_in_2_ALU|saida[8]~531_combout  & ((\mux_in_2_ALU|saida[8]~526_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[8]~531_combout ))))

	.dataa(\mux_in_2_ALU|saida[8]~533_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[8]~526_combout ),
	.datad(\mux_in_2_ALU|saida[8]~531_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~534_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~534 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[8]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[8]~535 (
// Equation(s):
// \mux_in_2_ALU|saida[8]~535_combout  = (\mux_in_2_ALU|saida[8]~524_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[8]~534_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[8]~524_combout ),
	.datad(\mux_in_2_ALU|saida[8]~534_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[8]~535_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[8]~535 .lut_mask = 16'hFAF0;
defparam \mux_in_2_ALU|saida[8]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[9]~378 (
// Equation(s):
// \regfile|ReadData1[9]~378_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[9]~367_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[9]~377_combout ))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[9]~377_combout ),
	.datad(\regfile|ReadData1[9]~367_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[9]~378_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[9]~378 .lut_mask = 16'hFA50;
defparam \regfile|ReadData1[9]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~386 (
// Equation(s):
// \regfile|ReadData1[10]~386_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[23][10]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[19][10]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[19][10]~q ),
	.datab(\regfile|regs[23][10]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~386_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~386 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[10]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~387 (
// Equation(s):
// \regfile|ReadData1[10]~387_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[10]~386_combout  & (\regfile|regs[31][10]~q )) # (!\regfile|ReadData1[10]~386_combout  & ((\regfile|regs[27][10]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[10]~386_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[31][10]~q ),
	.datac(\regfile|regs[27][10]~q ),
	.datad(\regfile|ReadData1[10]~386_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~387_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~387 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[10]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~379 (
// Equation(s):
// \regfile|ReadData1[10]~379_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[21][10]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[17][10]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[21][10]~q ),
	.datac(\regfile|regs[17][10]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~379_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~379 .lut_mask = 16'hAAD8;
defparam \regfile|ReadData1[10]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~380 (
// Equation(s):
// \regfile|ReadData1[10]~380_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[10]~379_combout  & (\regfile|regs[29][10]~q )) # (!\regfile|ReadData1[10]~379_combout  & ((\regfile|regs[25][10]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[10]~379_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[29][10]~q ),
	.datac(\regfile|regs[25][10]~q ),
	.datad(\regfile|ReadData1[10]~379_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~380_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~380 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[10]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~381 (
// Equation(s):
// \regfile|ReadData1[10]~381_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][10]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][10]~q ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[18][10]~q ),
	.datac(\regfile|regs[26][10]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~381_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~381 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[10]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~382 (
// Equation(s):
// \regfile|ReadData1[10]~382_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[10]~381_combout  & (\regfile|regs[30][10]~q )) # (!\regfile|ReadData1[10]~381_combout  & ((\regfile|regs[22][10]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[10]~381_combout ))))

	.dataa(\regfile|regs[30][10]~q ),
	.datab(\regfile|regs[22][10]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[10]~381_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~382_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~382 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[10]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~383 (
// Equation(s):
// \regfile|ReadData1[10]~383_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][10]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][10]~q ))))

	.dataa(\regfile|regs[16][10]~q ),
	.datab(\regfile|regs[24][10]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~383_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~383 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[10]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~384 (
// Equation(s):
// \regfile|ReadData1[10]~384_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[10]~383_combout  & (\regfile|regs[28][10]~q )) # (!\regfile|ReadData1[10]~383_combout  & ((\regfile|regs[20][10]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[10]~383_combout ))))

	.dataa(\regfile|regs[28][10]~q ),
	.datab(\regfile|regs[20][10]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[10]~383_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~384_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~384 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[10]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~385 (
// Equation(s):
// \regfile|ReadData1[10]~385_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[10]~382_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[10]~384_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[10]~382_combout ),
	.datad(\regfile|ReadData1[10]~384_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~385_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~385 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[10]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~388 (
// Equation(s):
// \regfile|ReadData1[10]~388_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[10]~385_combout  & (\regfile|ReadData1[10]~387_combout )) # (!\regfile|ReadData1[10]~385_combout  & ((\regfile|ReadData1[10]~380_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[10]~385_combout ))))

	.dataa(\regfile|ReadData1[10]~387_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[10]~380_combout ),
	.datad(\regfile|ReadData1[10]~385_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~388_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~388 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[10]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~399 (
// Equation(s):
// \regfile|ReadData1[10]~399_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[10]~388_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[10]~398_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[10]~398_combout ),
	.datad(\regfile|ReadData1[10]~388_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~399_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~399 .lut_mask = 16'hFC30;
defparam \regfile|ReadData1[10]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftRight3~16 (
// Equation(s):
// \ula|ShiftRight3~16_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[10]~399_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[9]~378_combout ))))

	.dataa(\regfile|ReadData1[9]~378_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[10]~399_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~16 .lut_mask = 16'h00E2;
defparam \ula|ShiftRight3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
fiftyfivenm_lcell_comb \ula|Mux25~7 (
// Equation(s):
// \ula|Mux25~7_combout  = (\pc|PC [6] & (\pc|PC [3] $ (\pc|PC [4] $ (\pc|PC [5])))) # (!\pc|PC [6] & (((\pc|PC [5]) # (!\pc|PC [4])) # (!\pc|PC [3])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\ula|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~7 .lut_mask = 16'h96F7;
defparam \ula|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
fiftyfivenm_lcell_comb \ula|Mux25~35 (
// Equation(s):
// \ula|Mux25~35_combout  = (\ula|Mux25~7_combout ) # ((\pc|PC [7]) # (!\pc|PC [2]))

	.dataa(\ula|Mux25~7_combout ),
	.datab(\pc|PC [7]),
	.datac(gnd),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula|Mux25~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~35 .lut_mask = 16'hEEFF;
defparam \ula|Mux25~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \regfile|regs[23][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][7] .is_wysiwyg = "true";
defparam \regfile|regs[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \regfile|regs[31][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][7] .is_wysiwyg = "true";
defparam \regfile|regs[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
fiftyfivenm_lcell_comb \regfile|regs[19][7]~feeder (
// Equation(s):
// \regfile|regs[19][7]~feeder_combout  = \mux_valor_write_data|saida[7]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~91_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][7]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \regfile|regs[19][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][7] .is_wysiwyg = "true";
defparam \regfile|regs[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
fiftyfivenm_lcell_comb \regfile|regs[27][7]~feeder (
// Equation(s):
// \regfile|regs[27][7]~feeder_combout  = \mux_valor_write_data|saida[7]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~91_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][7]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \regfile|regs[27][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][7] .is_wysiwyg = "true";
defparam \regfile|regs[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~260 (
// Equation(s):
// \regfile|ReadData1[7]~260_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][7]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][7]~q ))))

	.dataa(\regfile|regs[19][7]~q ),
	.datab(\regfile|regs[27][7]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~260_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~260 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[7]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~261 (
// Equation(s):
// \regfile|ReadData1[7]~261_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[7]~260_combout  & ((\regfile|regs[31][7]~q ))) # (!\regfile|ReadData1[7]~260_combout  & (\regfile|regs[23][7]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[7]~260_combout ))))

	.dataa(\regfile|regs[23][7]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[31][7]~q ),
	.datad(\regfile|ReadData1[7]~260_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~261_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~261 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[7]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \regfile|regs[29][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][7] .is_wysiwyg = "true";
defparam \regfile|regs[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \regfile|regs[21][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][7] .is_wysiwyg = "true";
defparam \regfile|regs[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
fiftyfivenm_lcell_comb \regfile|regs[25][7]~feeder (
// Equation(s):
// \regfile|regs[25][7]~feeder_combout  = \mux_valor_write_data|saida[7]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~91_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][7]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \regfile|regs[25][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][7] .is_wysiwyg = "true";
defparam \regfile|regs[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \regfile|regs[17][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][7] .is_wysiwyg = "true";
defparam \regfile|regs[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~253 (
// Equation(s):
// \regfile|ReadData1[7]~253_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[25][7]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[17][7]~q )))))

	.dataa(\regfile|regs[25][7]~q ),
	.datab(\regfile|regs[17][7]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~253_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~253 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[7]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~254 (
// Equation(s):
// \regfile|ReadData1[7]~254_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[7]~253_combout  & (\regfile|regs[29][7]~q )) # (!\regfile|ReadData1[7]~253_combout  & ((\regfile|regs[21][7]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[7]~253_combout ))))

	.dataa(\regfile|regs[29][7]~q ),
	.datab(\regfile|regs[21][7]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[7]~253_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~254_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~254 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[7]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \regfile|regs[30][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][7] .is_wysiwyg = "true";
defparam \regfile|regs[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N15
dffeas \regfile|regs[26][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][7] .is_wysiwyg = "true";
defparam \regfile|regs[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N19
dffeas \regfile|regs[18][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][7] .is_wysiwyg = "true";
defparam \regfile|regs[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N9
dffeas \regfile|regs[22][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][7] .is_wysiwyg = "true";
defparam \regfile|regs[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~255 (
// Equation(s):
// \regfile|ReadData1[7]~255_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[22][7]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[18][7]~q ))))

	.dataa(\regfile|regs[18][7]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[22][7]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~255_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~255 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[7]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~256 (
// Equation(s):
// \regfile|ReadData1[7]~256_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[7]~255_combout  & (\regfile|regs[30][7]~q )) # (!\regfile|ReadData1[7]~255_combout  & ((\regfile|regs[26][7]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[7]~255_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[30][7]~q ),
	.datac(\regfile|regs[26][7]~q ),
	.datad(\regfile|ReadData1[7]~255_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~256_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~256 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[7]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \regfile|regs[28][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][7] .is_wysiwyg = "true";
defparam \regfile|regs[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \regfile|regs[24][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][7] .is_wysiwyg = "true";
defparam \regfile|regs[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \regfile|regs[16][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][7] .is_wysiwyg = "true";
defparam \regfile|regs[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \regfile|regs[20][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][7] .is_wysiwyg = "true";
defparam \regfile|regs[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~257 (
// Equation(s):
// \regfile|ReadData1[7]~257_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[20][7]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[16][7]~q ))))

	.dataa(\regfile|regs[16][7]~q ),
	.datab(\regfile|regs[20][7]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~257_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~257 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[7]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~258 (
// Equation(s):
// \regfile|ReadData1[7]~258_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[7]~257_combout  & (\regfile|regs[28][7]~q )) # (!\regfile|ReadData1[7]~257_combout  & ((\regfile|regs[24][7]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[7]~257_combout ))))

	.dataa(\regfile|regs[28][7]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[24][7]~q ),
	.datad(\regfile|ReadData1[7]~257_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~258_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~258 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[7]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~259 (
// Equation(s):
// \regfile|ReadData1[7]~259_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|ReadData1[7]~256_combout )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|ReadData1[7]~258_combout )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[7]~256_combout ),
	.datad(\regfile|ReadData1[7]~258_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~259_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~259 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[7]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~262 (
// Equation(s):
// \regfile|ReadData1[7]~262_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[7]~259_combout  & (\regfile|ReadData1[7]~261_combout )) # (!\regfile|ReadData1[7]~259_combout  & ((\regfile|ReadData1[7]~254_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[7]~259_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[7]~261_combout ),
	.datac(\regfile|ReadData1[7]~254_combout ),
	.datad(\regfile|ReadData1[7]~259_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~262_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~262 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[7]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \regfile|regs[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][7] .is_wysiwyg = "true";
defparam \regfile|regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \regfile|regs[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][7] .is_wysiwyg = "true";
defparam \regfile|regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \regfile|regs[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][7] .is_wysiwyg = "true";
defparam \regfile|regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \regfile|regs[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][7] .is_wysiwyg = "true";
defparam \regfile|regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~263 (
// Equation(s):
// \regfile|ReadData1[7]~263_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][7]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][7]~q ))))

	.dataa(\regfile|regs[4][7]~q ),
	.datab(\regfile|regs[5][7]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~263_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~263 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[7]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~264 (
// Equation(s):
// \regfile|ReadData1[7]~264_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[7]~263_combout  & (\regfile|regs[7][7]~q )) # (!\regfile|ReadData1[7]~263_combout  & ((\regfile|regs[6][7]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[7]~263_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[7][7]~q ),
	.datac(\regfile|regs[6][7]~q ),
	.datad(\regfile|ReadData1[7]~263_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~264_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~264 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[7]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \regfile|regs[15][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][7] .is_wysiwyg = "true";
defparam \regfile|regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \regfile|regs[12][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][7] .is_wysiwyg = "true";
defparam \regfile|regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \regfile|regs[13][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][7] .is_wysiwyg = "true";
defparam \regfile|regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~270 (
// Equation(s):
// \regfile|ReadData1[7]~270_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][7]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][7]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[12][7]~q ),
	.datac(\regfile|regs[13][7]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~270_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~270 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[7]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~271 (
// Equation(s):
// \regfile|ReadData1[7]~271_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[7]~270_combout  & (\regfile|regs[15][7]~q )) # (!\regfile|ReadData1[7]~270_combout  & ((\regfile|regs[14][7]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[7]~270_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[15][7]~q ),
	.datac(\regfile|ReadData1[7]~270_combout ),
	.datad(\regfile|regs[14][7]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~271_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~271 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[7]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N27
dffeas \regfile|regs[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][7] .is_wysiwyg = "true";
defparam \regfile|regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N9
dffeas \regfile|regs[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][7] .is_wysiwyg = "true";
defparam \regfile|regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \regfile|regs[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][7] .is_wysiwyg = "true";
defparam \regfile|regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~267 (
// Equation(s):
// \regfile|ReadData1[7]~267_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][7]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][7]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[1][7]~q ),
	.datac(\regfile|regs[3][7]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~267_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~267 .lut_mask = 16'hE400;
defparam \regfile|ReadData1[7]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~268 (
// Equation(s):
// \regfile|ReadData1[7]~268_combout  = (\regfile|ReadData1[7]~267_combout ) # ((\regfile|regs[2][7]~q  & (\imen|memoria_ROM~13_combout  & !\imen|memoria_ROM~11_combout )))

	.dataa(\regfile|regs[2][7]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[7]~267_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~268_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~268 .lut_mask = 16'hFF08;
defparam \regfile|ReadData1[7]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \regfile|regs[11][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][7] .is_wysiwyg = "true";
defparam \regfile|regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \regfile|regs[9][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][7] .is_wysiwyg = "true";
defparam \regfile|regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \regfile|regs[8][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][7] .is_wysiwyg = "true";
defparam \regfile|regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \regfile|regs[10][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[7]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][7] .is_wysiwyg = "true";
defparam \regfile|regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~265 (
// Equation(s):
// \regfile|ReadData1[7]~265_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][7]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][7]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[8][7]~q ),
	.datac(\regfile|regs[10][7]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~265_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~265 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[7]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~266 (
// Equation(s):
// \regfile|ReadData1[7]~266_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[7]~265_combout  & (\regfile|regs[11][7]~q )) # (!\regfile|ReadData1[7]~265_combout  & ((\regfile|regs[9][7]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[7]~265_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[11][7]~q ),
	.datac(\regfile|regs[9][7]~q ),
	.datad(\regfile|ReadData1[7]~265_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~266_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~266 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[7]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~269 (
// Equation(s):
// \regfile|ReadData1[7]~269_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[7]~266_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[7]~268_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[7]~268_combout ),
	.datad(\regfile|ReadData1[7]~266_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~269_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~269 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[7]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~272 (
// Equation(s):
// \regfile|ReadData1[7]~272_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[7]~269_combout  & ((\regfile|ReadData1[7]~271_combout ))) # (!\regfile|ReadData1[7]~269_combout  & (\regfile|ReadData1[7]~264_combout )))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[7]~269_combout ))))

	.dataa(\regfile|ReadData1[7]~264_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[7]~271_combout ),
	.datad(\regfile|ReadData1[7]~269_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~272_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~272 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[7]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~696 (
// Equation(s):
// \regfile|ReadData1[7]~696_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[7]~262_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[7]~272_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[7]~262_combout ),
	.datad(\regfile|ReadData1[7]~272_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~696_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~696 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[7]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N31
dffeas \regfile|regs[11][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][6] .is_wysiwyg = "true";
defparam \regfile|regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \regfile|regs[8][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][6] .is_wysiwyg = "true";
defparam \regfile|regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \regfile|regs[10][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][6] .is_wysiwyg = "true";
defparam \regfile|regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~305 (
// Equation(s):
// \regfile|ReadData1[6]~305_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][6]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][6]~q ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[8][6]~q ),
	.datac(\regfile|regs[10][6]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~305_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~305 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[6]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N21
dffeas \regfile|regs[9][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][6] .is_wysiwyg = "true";
defparam \regfile|regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~306 (
// Equation(s):
// \regfile|ReadData1[6]~306_combout  = (\regfile|ReadData1[6]~305_combout  & ((\regfile|regs[11][6]~q ) # ((!\imen|memoria_ROM~11_combout )))) # (!\regfile|ReadData1[6]~305_combout  & (((\regfile|regs[9][6]~q  & \imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[11][6]~q ),
	.datab(\regfile|ReadData1[6]~305_combout ),
	.datac(\regfile|regs[9][6]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~306_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~306 .lut_mask = 16'hB8CC;
defparam \regfile|ReadData1[6]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \regfile|regs[15][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][6] .is_wysiwyg = "true";
defparam \regfile|regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \regfile|regs[14][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][6] .is_wysiwyg = "true";
defparam \regfile|regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \regfile|regs[12][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][6] .is_wysiwyg = "true";
defparam \regfile|regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \regfile|regs[13][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][6] .is_wysiwyg = "true";
defparam \regfile|regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~312 (
// Equation(s):
// \regfile|ReadData1[6]~312_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][6]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][6]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[12][6]~q ),
	.datac(\regfile|regs[13][6]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~312_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~312 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[6]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~313 (
// Equation(s):
// \regfile|ReadData1[6]~313_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[6]~312_combout  & (\regfile|regs[15][6]~q )) # (!\regfile|ReadData1[6]~312_combout  & ((\regfile|regs[14][6]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[6]~312_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[15][6]~q ),
	.datac(\regfile|regs[14][6]~q ),
	.datad(\regfile|ReadData1[6]~312_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~313_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~313 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[6]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \regfile|regs[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][6] .is_wysiwyg = "true";
defparam \regfile|regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \regfile|regs[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][6] .is_wysiwyg = "true";
defparam \regfile|regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \regfile|regs[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][6] .is_wysiwyg = "true";
defparam \regfile|regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~309 (
// Equation(s):
// \regfile|ReadData1[6]~309_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][6]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][6]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[1][6]~q ),
	.datac(\regfile|regs[3][6]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~309_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~309 .lut_mask = 16'hE400;
defparam \regfile|ReadData1[6]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~310 (
// Equation(s):
// \regfile|ReadData1[6]~310_combout  = (\regfile|ReadData1[6]~309_combout ) # ((\imen|memoria_ROM~13_combout  & (\regfile|regs[2][6]~q  & !\imen|memoria_ROM~11_combout )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[2][6]~q ),
	.datac(\regfile|ReadData1[6]~309_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~310_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~310 .lut_mask = 16'hF0F8;
defparam \regfile|ReadData1[6]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \regfile|regs[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][6] .is_wysiwyg = "true";
defparam \regfile|regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
fiftyfivenm_lcell_comb \regfile|regs[6][6]~feeder (
// Equation(s):
// \regfile|regs[6][6]~feeder_combout  = \mux_valor_write_data|saida[6]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~92_combout ),
	.cin(gnd),
	.combout(\regfile|regs[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[6][6]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \regfile|regs[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][6] .is_wysiwyg = "true";
defparam \regfile|regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \regfile|regs[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][6] .is_wysiwyg = "true";
defparam \regfile|regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
fiftyfivenm_lcell_comb \regfile|regs[5][6]~feeder (
// Equation(s):
// \regfile|regs[5][6]~feeder_combout  = \mux_valor_write_data|saida[6]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~92_combout ),
	.cin(gnd),
	.combout(\regfile|regs[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[5][6]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \regfile|regs[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][6] .is_wysiwyg = "true";
defparam \regfile|regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~307 (
// Equation(s):
// \regfile|ReadData1[6]~307_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][6]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][6]~q ))))

	.dataa(\regfile|regs[4][6]~q ),
	.datab(\regfile|regs[5][6]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~307_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~307 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[6]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~308 (
// Equation(s):
// \regfile|ReadData1[6]~308_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[6]~307_combout  & (\regfile|regs[7][6]~q )) # (!\regfile|ReadData1[6]~307_combout  & ((\regfile|regs[6][6]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[6]~307_combout ))))

	.dataa(\regfile|regs[7][6]~q ),
	.datab(\regfile|regs[6][6]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[6]~307_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~308_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~308 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[6]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~311 (
// Equation(s):
// \regfile|ReadData1[6]~311_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[6]~308_combout ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|ReadData1[6]~310_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[6]~310_combout ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[6]~308_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~311_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~311 .lut_mask = 16'hF4A4;
defparam \regfile|ReadData1[6]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~314 (
// Equation(s):
// \regfile|ReadData1[6]~314_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[6]~311_combout  & ((\regfile|ReadData1[6]~313_combout ))) # (!\regfile|ReadData1[6]~311_combout  & (\regfile|ReadData1[6]~306_combout )))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[6]~311_combout ))))

	.dataa(\regfile|ReadData1[6]~306_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[6]~313_combout ),
	.datad(\regfile|ReadData1[6]~311_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~314_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~314 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[6]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~697 (
// Equation(s):
// \regfile|ReadData1[6]~697_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[6]~304_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[6]~314_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[6]~304_combout ),
	.datad(\regfile|ReadData1[6]~314_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~697_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~697 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[6]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~584 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~584_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][6]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][6]~q )))))

	.dataa(\regfile|regs[3][6]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][6]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~584_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~584 .lut_mask = 16'hB800;
defparam \mux_in_2_ALU|saida[6]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~585 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~585_combout  = (\mux_in_2_ALU|saida[6]~584_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][6]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][6]~q ),
	.datad(\mux_in_2_ALU|saida[6]~584_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~585_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~585 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[6]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~582 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~582_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][6]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][6]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][6]~q ),
	.datac(\regfile|regs[4][6]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~582_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~582 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[6]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~583 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~583_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[6]~582_combout  & ((\regfile|regs[7][6]~q ))) # (!\mux_in_2_ALU|saida[6]~582_combout  & (\regfile|regs[6][6]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[6]~582_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][6]~q ),
	.datac(\regfile|regs[7][6]~q ),
	.datad(\mux_in_2_ALU|saida[6]~582_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~583_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~583 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[6]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~586 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~586_combout  = (\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout ) # ((\mux_in_2_ALU|saida[6]~583_combout )))) # (!\imen|memoria_ROM~23_combout  & (!\imen|memoria_ROM~29_combout  & (\mux_in_2_ALU|saida[6]~585_combout 
// )))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[6]~585_combout ),
	.datad(\mux_in_2_ALU|saida[6]~583_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~586_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~586 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[6]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~580 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~580_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][6]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][6]~q )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[10][6]~q ),
	.datac(\regfile|regs[8][6]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~580_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~580 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[6]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~581 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~581_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[6]~580_combout  & ((\regfile|regs[11][6]~q ))) # (!\mux_in_2_ALU|saida[6]~580_combout  & (\regfile|regs[9][6]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[6]~580_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[9][6]~q ),
	.datac(\regfile|regs[11][6]~q ),
	.datad(\mux_in_2_ALU|saida[6]~580_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~581_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~581 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[6]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~587 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~587_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][6]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][6]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][6]~q ),
	.datac(\regfile|regs[12][6]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~587_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~587 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[6]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~588 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~588_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[6]~587_combout  & ((\regfile|regs[15][6]~q ))) # (!\mux_in_2_ALU|saida[6]~587_combout  & (\regfile|regs[14][6]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[6]~587_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[14][6]~q ),
	.datac(\regfile|regs[15][6]~q ),
	.datad(\mux_in_2_ALU|saida[6]~587_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~588_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~588 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[6]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~589 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~589_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[6]~586_combout  & ((\mux_in_2_ALU|saida[6]~588_combout ))) # (!\mux_in_2_ALU|saida[6]~586_combout  & (\mux_in_2_ALU|saida[6]~581_combout )))) # 
// (!\imen|memoria_ROM~29_combout  & (\mux_in_2_ALU|saida[6]~586_combout ))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[6]~586_combout ),
	.datac(\mux_in_2_ALU|saida[6]~581_combout ),
	.datad(\mux_in_2_ALU|saida[6]~588_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~589_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~589 .lut_mask = 16'hEC64;
defparam \mux_in_2_ALU|saida[6]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~590 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~590_combout  = (\mux_in_2_ALU|saida[31]~713_combout  & ((\mux_in_2_ALU|saida[6]~589_combout ) # ((\uc|WideOr0~2_combout  & \imen|memoria_ROM~95_combout )))) # (!\mux_in_2_ALU|saida[31]~713_combout  & (\uc|WideOr0~2_combout  & 
// (\imen|memoria_ROM~95_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\mux_in_2_ALU|saida[6]~589_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~590_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~590 .lut_mask = 16'hEAC0;
defparam \mux_in_2_ALU|saida[6]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \regfile|regs[25][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][6] .is_wysiwyg = "true";
defparam \regfile|regs[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \regfile|regs[29][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][6] .is_wysiwyg = "true";
defparam \regfile|regs[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \regfile|regs[17][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][6] .is_wysiwyg = "true";
defparam \regfile|regs[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
fiftyfivenm_lcell_comb \regfile|regs[21][6]~feeder (
// Equation(s):
// \regfile|regs[21][6]~feeder_combout  = \mux_valor_write_data|saida[6]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~92_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][6]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \regfile|regs[21][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][6] .is_wysiwyg = "true";
defparam \regfile|regs[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~591 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~591_combout  = (\imen|memoria_ROM~23_combout  & (((\regfile|regs[21][6]~q ) # (\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (\regfile|regs[17][6]~q  & ((!\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[17][6]~q ),
	.datab(\regfile|regs[21][6]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~591_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~591 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[6]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~592 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~592_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[6]~591_combout  & ((\regfile|regs[29][6]~q ))) # (!\mux_in_2_ALU|saida[6]~591_combout  & (\regfile|regs[25][6]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[6]~591_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][6]~q ),
	.datac(\regfile|regs[29][6]~q ),
	.datad(\mux_in_2_ALU|saida[6]~591_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~592_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~592 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[6]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
fiftyfivenm_lcell_comb \regfile|regs[27][6]~feeder (
// Equation(s):
// \regfile|regs[27][6]~feeder_combout  = \mux_valor_write_data|saida[6]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~92_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][6]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \regfile|regs[27][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][6] .is_wysiwyg = "true";
defparam \regfile|regs[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
fiftyfivenm_lcell_comb \regfile|regs[23][6]~feeder (
// Equation(s):
// \regfile|regs[23][6]~feeder_combout  = \mux_valor_write_data|saida[6]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~92_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][6]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \regfile|regs[23][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][6] .is_wysiwyg = "true";
defparam \regfile|regs[23][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
fiftyfivenm_lcell_comb \regfile|regs[19][6]~feeder (
// Equation(s):
// \regfile|regs[19][6]~feeder_combout  = \mux_valor_write_data|saida[6]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~92_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][6]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \regfile|regs[19][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][6] .is_wysiwyg = "true";
defparam \regfile|regs[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~598 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~598_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][6]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][6]~q )))))

	.dataa(\regfile|regs[23][6]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][6]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~598_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~598 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[6]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~599 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~599_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[6]~598_combout  & ((\regfile|regs[31][6]~q ))) # (!\mux_in_2_ALU|saida[6]~598_combout  & (\regfile|regs[27][6]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[6]~598_combout ))))

	.dataa(\regfile|regs[27][6]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[31][6]~q ),
	.datad(\mux_in_2_ALU|saida[6]~598_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~599_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~599 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[6]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \regfile|regs[20][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][6] .is_wysiwyg = "true";
defparam \regfile|regs[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N9
dffeas \regfile|regs[28][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][6] .is_wysiwyg = "true";
defparam \regfile|regs[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \regfile|regs[16][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][6] .is_wysiwyg = "true";
defparam \regfile|regs[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \regfile|regs[24][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][6] .is_wysiwyg = "true";
defparam \regfile|regs[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~595 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~595_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & ((\regfile|regs[24][6]~q ))) # (!\imen|memoria_ROM~29_combout  & 
// (\regfile|regs[16][6]~q ))))

	.dataa(\regfile|regs[16][6]~q ),
	.datab(\regfile|regs[24][6]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~595_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~595 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[6]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~596 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~596_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[6]~595_combout  & ((\regfile|regs[28][6]~q ))) # (!\mux_in_2_ALU|saida[6]~595_combout  & (\regfile|regs[20][6]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[6]~595_combout ))))

	.dataa(\regfile|regs[20][6]~q ),
	.datab(\regfile|regs[28][6]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[6]~595_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~596_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~596 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[6]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \regfile|regs[30][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][6] .is_wysiwyg = "true";
defparam \regfile|regs[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \regfile|regs[22][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][6] .is_wysiwyg = "true";
defparam \regfile|regs[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
fiftyfivenm_lcell_comb \regfile|regs[26][6]~feeder (
// Equation(s):
// \regfile|regs[26][6]~feeder_combout  = \mux_valor_write_data|saida[6]~92_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[6]~92_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][6]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \regfile|regs[26][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][6] .is_wysiwyg = "true";
defparam \regfile|regs[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \regfile|regs[18][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[6]~92_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][6] .is_wysiwyg = "true";
defparam \regfile|regs[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~593 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~593_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][6]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[18][6]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[26][6]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][6]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~593_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~593 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[6]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~594 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~594_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[6]~593_combout  & (\regfile|regs[30][6]~q )) # (!\mux_in_2_ALU|saida[6]~593_combout  & ((\regfile|regs[22][6]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[6]~593_combout ))))

	.dataa(\regfile|regs[30][6]~q ),
	.datab(\regfile|regs[22][6]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[6]~593_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~594_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~594 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[6]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~597 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~597_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[6]~594_combout ))) # (!\imen|memoria_ROM~39_combout  & 
// (\mux_in_2_ALU|saida[6]~596_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[6]~596_combout ),
	.datad(\mux_in_2_ALU|saida[6]~594_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~597_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~597 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[6]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~600 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~600_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[6]~597_combout  & ((\mux_in_2_ALU|saida[6]~599_combout ))) # (!\mux_in_2_ALU|saida[6]~597_combout  & (\mux_in_2_ALU|saida[6]~592_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[6]~597_combout ))))

	.dataa(\mux_in_2_ALU|saida[6]~592_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[6]~599_combout ),
	.datad(\mux_in_2_ALU|saida[6]~597_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~600_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~600 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[6]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[6]~601 (
// Equation(s):
// \mux_in_2_ALU|saida[6]~601_combout  = (\mux_in_2_ALU|saida[6]~590_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[6]~600_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[6]~590_combout ),
	.datad(\mux_in_2_ALU|saida[6]~600_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[6]~601_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[6]~601 .lut_mask = 16'hFAF0;
defparam \mux_in_2_ALU|saida[6]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[7]~273 (
// Equation(s):
// \regfile|ReadData1[7]~273_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[7]~262_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[7]~272_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|ReadData1[7]~262_combout ),
	.datac(gnd),
	.datad(\regfile|ReadData1[7]~272_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[7]~273_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[7]~273 .lut_mask = 16'hDD88;
defparam \regfile|ReadData1[7]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
fiftyfivenm_lcell_comb \ula|ShiftRight3~13 (
// Equation(s):
// \ula|ShiftRight3~13_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[8]~420_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[7]~273_combout )))))

	.dataa(\regfile|ReadData1[8]~420_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[7]~273_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~13 .lut_mask = 16'h00B8;
defparam \ula|ShiftRight3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \regfile|regs[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][5] .is_wysiwyg = "true";
defparam \regfile|regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \regfile|regs[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][5] .is_wysiwyg = "true";
defparam \regfile|regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
fiftyfivenm_lcell_comb \regfile|regs[5][5]~feeder (
// Equation(s):
// \regfile|regs[5][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[5][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \regfile|regs[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][5] .is_wysiwyg = "true";
defparam \regfile|regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \regfile|regs[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][5] .is_wysiwyg = "true";
defparam \regfile|regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~536 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~536_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][5]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][5]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[5][5]~q ),
	.datac(\regfile|regs[4][5]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~536_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~536 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[5]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~537 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~537_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[5]~536_combout  & ((\regfile|regs[7][5]~q ))) # (!\mux_in_2_ALU|saida[5]~536_combout  & (\regfile|regs[6][5]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[5]~536_combout ))))

	.dataa(\regfile|regs[6][5]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[7][5]~q ),
	.datad(\mux_in_2_ALU|saida[5]~536_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~537_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~537 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[5]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
fiftyfivenm_lcell_comb \regfile|regs[14][5]~feeder (
// Equation(s):
// \regfile|regs[14][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \regfile|regs[14][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][5] .is_wysiwyg = "true";
defparam \regfile|regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \regfile|regs[13][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][5] .is_wysiwyg = "true";
defparam \regfile|regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \regfile|regs[12][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][5] .is_wysiwyg = "true";
defparam \regfile|regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~543 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~543_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][5]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][5]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][5]~q ),
	.datac(\regfile|regs[12][5]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~543_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~543 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[5]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \regfile|regs[15][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][5] .is_wysiwyg = "true";
defparam \regfile|regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~544 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~544_combout  = (\mux_in_2_ALU|saida[5]~543_combout  & (((\regfile|regs[15][5]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[5]~543_combout  & (\regfile|regs[14][5]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[14][5]~q ),
	.datab(\mux_in_2_ALU|saida[5]~543_combout ),
	.datac(\regfile|regs[15][5]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~544_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~544 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[5]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \regfile|regs[9][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][5] .is_wysiwyg = "true";
defparam \regfile|regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
fiftyfivenm_lcell_comb \regfile|regs[11][5]~feeder (
// Equation(s):
// \regfile|regs[11][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[11][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[11][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[11][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N25
dffeas \regfile|regs[11][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][5] .is_wysiwyg = "true";
defparam \regfile|regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \regfile|regs[10][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][5] .is_wysiwyg = "true";
defparam \regfile|regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
fiftyfivenm_lcell_comb \regfile|regs[8][5]~feeder (
// Equation(s):
// \regfile|regs[8][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[8][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \regfile|regs[8][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][5] .is_wysiwyg = "true";
defparam \regfile|regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~538 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~538_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][5]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][5]~q )))))

	.dataa(\regfile|regs[10][5]~q ),
	.datab(\regfile|regs[8][5]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~538_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~538 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[5]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~539 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~539_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[5]~538_combout  & ((\regfile|regs[11][5]~q ))) # (!\mux_in_2_ALU|saida[5]~538_combout  & (\regfile|regs[9][5]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[5]~538_combout ))))

	.dataa(\regfile|regs[9][5]~q ),
	.datab(\regfile|regs[11][5]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\mux_in_2_ALU|saida[5]~538_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~539_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~539 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[5]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \regfile|regs[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][5] .is_wysiwyg = "true";
defparam \regfile|regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \regfile|regs[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][5] .is_wysiwyg = "true";
defparam \regfile|regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~540 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~540_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\regfile|regs[3][5]~q ))) # (!\imen|memoria_ROM~39_combout  & (\regfile|regs[1][5]~q ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][5]~q ),
	.datad(\regfile|regs[3][5]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~540_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~540 .lut_mask = 16'hA820;
defparam \mux_in_2_ALU|saida[5]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \regfile|regs[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][5] .is_wysiwyg = "true";
defparam \regfile|regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~541 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~541_combout  = (\mux_in_2_ALU|saida[5]~540_combout ) # ((\imen|memoria_ROM~39_combout  & (\regfile|regs[2][5]~q  & !\imen|memoria_ROM~35_combout )))

	.dataa(\mux_in_2_ALU|saida[5]~540_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][5]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~541_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~541 .lut_mask = 16'hAAEA;
defparam \mux_in_2_ALU|saida[5]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~542 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~542_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[5]~539_combout ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[5]~541_combout  & !\imen|memoria_ROM~23_combout 
// ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[5]~539_combout ),
	.datac(\mux_in_2_ALU|saida[5]~541_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~542_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~542 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[5]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~545 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~545_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[5]~542_combout  & ((\mux_in_2_ALU|saida[5]~544_combout ))) # (!\mux_in_2_ALU|saida[5]~542_combout  & (\mux_in_2_ALU|saida[5]~537_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[5]~542_combout ))))

	.dataa(\mux_in_2_ALU|saida[5]~537_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[5]~544_combout ),
	.datad(\mux_in_2_ALU|saida[5]~542_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~545_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~545 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[5]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~546 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~546_combout  = (\uc|WideOr0~2_combout  & ((\imen|memoria_ROM~90_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[5]~545_combout )))) # (!\uc|WideOr0~2_combout  & (\mux_in_2_ALU|saida[31]~713_combout  & 
// ((\mux_in_2_ALU|saida[5]~545_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\imen|memoria_ROM~90_combout ),
	.datad(\mux_in_2_ALU|saida[5]~545_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~546_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~546 .lut_mask = 16'hECA0;
defparam \mux_in_2_ALU|saida[5]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
fiftyfivenm_lcell_comb \regfile|regs[23][5]~feeder (
// Equation(s):
// \regfile|regs[23][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \regfile|regs[23][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][5] .is_wysiwyg = "true";
defparam \regfile|regs[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
fiftyfivenm_lcell_comb \regfile|regs[19][5]~feeder (
// Equation(s):
// \regfile|regs[19][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \regfile|regs[19][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][5] .is_wysiwyg = "true";
defparam \regfile|regs[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
fiftyfivenm_lcell_comb \regfile|regs[27][5]~feeder (
// Equation(s):
// \regfile|regs[27][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \regfile|regs[27][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][5] .is_wysiwyg = "true";
defparam \regfile|regs[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~554 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~554_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][5]~q ))) # (!\imen|memoria_ROM~29_combout  & 
// (\regfile|regs[19][5]~q ))))

	.dataa(\regfile|regs[19][5]~q ),
	.datab(\regfile|regs[27][5]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~554 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~555 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~555_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[5]~554_combout  & (\regfile|regs[31][5]~q )) # (!\mux_in_2_ALU|saida[5]~554_combout  & ((\regfile|regs[23][5]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[5]~554_combout ))))

	.dataa(\regfile|regs[31][5]~q ),
	.datab(\regfile|regs[23][5]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[5]~554_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~555 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
fiftyfivenm_lcell_comb \regfile|regs[21][5]~feeder (
// Equation(s):
// \regfile|regs[21][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \regfile|regs[21][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][5] .is_wysiwyg = "true";
defparam \regfile|regs[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \regfile|regs[29][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][5] .is_wysiwyg = "true";
defparam \regfile|regs[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
fiftyfivenm_lcell_comb \regfile|regs[25][5]~feeder (
// Equation(s):
// \regfile|regs[25][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \regfile|regs[25][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][5] .is_wysiwyg = "true";
defparam \regfile|regs[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \regfile|regs[17][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][5] .is_wysiwyg = "true";
defparam \regfile|regs[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~547 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~547_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][5]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][5]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][5]~q ),
	.datac(\regfile|regs[17][5]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~547 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~548 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~548_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[5]~547_combout  & ((\regfile|regs[29][5]~q ))) # (!\mux_in_2_ALU|saida[5]~547_combout  & (\regfile|regs[21][5]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[5]~547_combout ))))

	.dataa(\regfile|regs[21][5]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[29][5]~q ),
	.datad(\mux_in_2_ALU|saida[5]~547_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~548 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \regfile|regs[26][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][5] .is_wysiwyg = "true";
defparam \regfile|regs[26][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
fiftyfivenm_lcell_comb \regfile|regs[30][5]~feeder (
// Equation(s):
// \regfile|regs[30][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[30][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[30][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[30][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \regfile|regs[30][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[30][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][5] .is_wysiwyg = "true";
defparam \regfile|regs[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N29
dffeas \regfile|regs[22][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][5] .is_wysiwyg = "true";
defparam \regfile|regs[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N31
dffeas \regfile|regs[18][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][5] .is_wysiwyg = "true";
defparam \regfile|regs[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~549 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~549_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][5]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][5]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[22][5]~q ),
	.datac(\regfile|regs[18][5]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~549 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~550 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~550_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[5]~549_combout  & ((\regfile|regs[30][5]~q ))) # (!\mux_in_2_ALU|saida[5]~549_combout  & (\regfile|regs[26][5]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[5]~549_combout ))))

	.dataa(\regfile|regs[26][5]~q ),
	.datab(\regfile|regs[30][5]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[5]~549_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~550 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \regfile|regs[24][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][5] .is_wysiwyg = "true";
defparam \regfile|regs[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
fiftyfivenm_lcell_comb \regfile|regs[28][5]~feeder (
// Equation(s):
// \regfile|regs[28][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[28][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[28][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[28][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \regfile|regs[28][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[28][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][5] .is_wysiwyg = "true";
defparam \regfile|regs[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N17
dffeas \regfile|regs[20][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[5]~90_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][5] .is_wysiwyg = "true";
defparam \regfile|regs[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
fiftyfivenm_lcell_comb \regfile|regs[16][5]~feeder (
// Equation(s):
// \regfile|regs[16][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \regfile|regs[16][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][5] .is_wysiwyg = "true";
defparam \regfile|regs[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~551 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~551_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[20][5]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[16][5]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[20][5]~q ),
	.datab(\regfile|regs[16][5]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~551_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~551 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[5]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~552 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~552_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[5]~551_combout  & ((\regfile|regs[28][5]~q ))) # (!\mux_in_2_ALU|saida[5]~551_combout  & (\regfile|regs[24][5]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[5]~551_combout ))))

	.dataa(\regfile|regs[24][5]~q ),
	.datab(\regfile|regs[28][5]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[5]~551_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~552 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~553 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~553_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[5]~550_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[5]~552_combout 
// ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[5]~550_combout ),
	.datad(\mux_in_2_ALU|saida[5]~552_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~553 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~556 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~556_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[5]~553_combout  & (\mux_in_2_ALU|saida[5]~555_combout )) # (!\mux_in_2_ALU|saida[5]~553_combout  & ((\mux_in_2_ALU|saida[5]~548_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[5]~553_combout ))))

	.dataa(\mux_in_2_ALU|saida[5]~555_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[5]~548_combout ),
	.datad(\mux_in_2_ALU|saida[5]~553_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~556 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[5]~557 (
// Equation(s):
// \mux_in_2_ALU|saida[5]~557_combout  = (\mux_in_2_ALU|saida[5]~546_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[5]~556_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\mux_in_2_ALU|saida[5]~546_combout ),
	.datad(\mux_in_2_ALU|saida[5]~556_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[5]~557 .lut_mask = 16'hFCF0;
defparam \mux_in_2_ALU|saida[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[4]~97 (
// Equation(s):
// \mux_valor_write_data|saida[4]~97_combout  = (\ula|Mux27~12_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux27~12_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[4]~97 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \regfile|regs[25][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][4] .is_wysiwyg = "true";
defparam \regfile|regs[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \regfile|regs[29][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][4] .is_wysiwyg = "true";
defparam \regfile|regs[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
fiftyfivenm_lcell_comb \regfile|regs[21][4]~feeder (
// Equation(s):
// \regfile|regs[21][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \regfile|regs[21][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][4] .is_wysiwyg = "true";
defparam \regfile|regs[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \regfile|regs[17][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][4] .is_wysiwyg = "true";
defparam \regfile|regs[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~316 (
// Equation(s):
// \regfile|ReadData1[4]~316_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[21][4]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[17][4]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[21][4]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[17][4]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~316_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~316 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[4]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~317 (
// Equation(s):
// \regfile|ReadData1[4]~317_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[4]~316_combout  & ((\regfile|regs[29][4]~q ))) # (!\regfile|ReadData1[4]~316_combout  & (\regfile|regs[25][4]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[4]~316_combout ))))

	.dataa(\regfile|regs[25][4]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[29][4]~q ),
	.datad(\regfile|ReadData1[4]~316_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~317_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~317 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[4]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \regfile|regs[27][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][4] .is_wysiwyg = "true";
defparam \regfile|regs[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
fiftyfivenm_lcell_comb \regfile|regs[31][4]~feeder (
// Equation(s):
// \regfile|regs[31][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[31][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[31][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[31][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \regfile|regs[31][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[31][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][4] .is_wysiwyg = "true";
defparam \regfile|regs[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \regfile|regs[23][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][4] .is_wysiwyg = "true";
defparam \regfile|regs[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
fiftyfivenm_lcell_comb \regfile|regs[19][4]~feeder (
// Equation(s):
// \regfile|regs[19][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \regfile|regs[19][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][4] .is_wysiwyg = "true";
defparam \regfile|regs[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~323 (
// Equation(s):
// \regfile|ReadData1[4]~323_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[23][4]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[19][4]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[23][4]~q ),
	.datab(\regfile|regs[19][4]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~323_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~323 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[4]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~324 (
// Equation(s):
// \regfile|ReadData1[4]~324_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[4]~323_combout  & ((\regfile|regs[31][4]~q ))) # (!\regfile|ReadData1[4]~323_combout  & (\regfile|regs[27][4]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[4]~323_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[27][4]~q ),
	.datac(\regfile|regs[31][4]~q ),
	.datad(\regfile|ReadData1[4]~323_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~324_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~324 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[4]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N27
dffeas \regfile|regs[20][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][4] .is_wysiwyg = "true";
defparam \regfile|regs[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \regfile|regs[28][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][4] .is_wysiwyg = "true";
defparam \regfile|regs[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N25
dffeas \regfile|regs[24][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][4] .is_wysiwyg = "true";
defparam \regfile|regs[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
fiftyfivenm_lcell_comb \regfile|regs[16][4]~feeder (
// Equation(s):
// \regfile|regs[16][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \regfile|regs[16][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][4] .is_wysiwyg = "true";
defparam \regfile|regs[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~320 (
// Equation(s):
// \regfile|ReadData1[4]~320_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][4]~q ) # ((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (((\regfile|regs[16][4]~q  & !\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[24][4]~q ),
	.datab(\regfile|regs[16][4]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~320_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~320 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[4]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~321 (
// Equation(s):
// \regfile|ReadData1[4]~321_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[4]~320_combout  & ((\regfile|regs[28][4]~q ))) # (!\regfile|ReadData1[4]~320_combout  & (\regfile|regs[20][4]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[4]~320_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[20][4]~q ),
	.datac(\regfile|regs[28][4]~q ),
	.datad(\regfile|ReadData1[4]~320_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~321_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~321 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[4]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
fiftyfivenm_lcell_comb \regfile|regs[30][4]~feeder (
// Equation(s):
// \regfile|regs[30][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[30][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[30][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[30][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \regfile|regs[30][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][4] .is_wysiwyg = "true";
defparam \regfile|regs[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
fiftyfivenm_lcell_comb \regfile|regs[22][4]~feeder (
// Equation(s):
// \regfile|regs[22][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \regfile|regs[22][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][4] .is_wysiwyg = "true";
defparam \regfile|regs[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \regfile|regs[26][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][4] .is_wysiwyg = "true";
defparam \regfile|regs[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N7
dffeas \regfile|regs[18][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][4] .is_wysiwyg = "true";
defparam \regfile|regs[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~318 (
// Equation(s):
// \regfile|ReadData1[4]~318_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[26][4]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[18][4]~q )))))

	.dataa(\regfile|regs[26][4]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[18][4]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~318_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~318 .lut_mask = 16'hEE30;
defparam \regfile|ReadData1[4]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~319 (
// Equation(s):
// \regfile|ReadData1[4]~319_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[4]~318_combout  & (\regfile|regs[30][4]~q )) # (!\regfile|ReadData1[4]~318_combout  & ((\regfile|regs[22][4]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[4]~318_combout ))))

	.dataa(\regfile|regs[30][4]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][4]~q ),
	.datad(\regfile|ReadData1[4]~318_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~319_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~319 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[4]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~322 (
// Equation(s):
// \regfile|ReadData1[4]~322_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[4]~319_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[4]~321_combout )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[4]~321_combout ),
	.datad(\regfile|ReadData1[4]~319_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~322_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~322 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[4]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~325 (
// Equation(s):
// \regfile|ReadData1[4]~325_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[4]~322_combout  & ((\regfile|ReadData1[4]~324_combout ))) # (!\regfile|ReadData1[4]~322_combout  & (\regfile|ReadData1[4]~317_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[4]~322_combout ))))

	.dataa(\regfile|ReadData1[4]~317_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[4]~324_combout ),
	.datad(\regfile|ReadData1[4]~322_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~325_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~325 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[4]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
fiftyfivenm_lcell_comb \regfile|regs[11][4]~feeder (
// Equation(s):
// \regfile|regs[11][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[11][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \regfile|regs[11][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][4] .is_wysiwyg = "true";
defparam \regfile|regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
fiftyfivenm_lcell_comb \regfile|regs[9][4]~feeder (
// Equation(s):
// \regfile|regs[9][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \regfile|regs[9][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][4] .is_wysiwyg = "true";
defparam \regfile|regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \regfile|regs[10][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][4] .is_wysiwyg = "true";
defparam \regfile|regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \regfile|regs[8][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][4] .is_wysiwyg = "true";
defparam \regfile|regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~326 (
// Equation(s):
// \regfile|ReadData1[4]~326_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|regs[10][4]~q )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|regs[8][4]~q )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[10][4]~q ),
	.datac(\regfile|regs[8][4]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~326_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~326 .lut_mask = 16'hEE50;
defparam \regfile|ReadData1[4]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~327 (
// Equation(s):
// \regfile|ReadData1[4]~327_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[4]~326_combout  & (\regfile|regs[11][4]~q )) # (!\regfile|ReadData1[4]~326_combout  & ((\regfile|regs[9][4]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[4]~326_combout ))))

	.dataa(\regfile|regs[11][4]~q ),
	.datab(\regfile|regs[9][4]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[4]~326_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~327_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~327 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[4]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
fiftyfivenm_lcell_comb \regfile|regs[14][4]~feeder (
// Equation(s):
// \regfile|regs[14][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \regfile|regs[14][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][4] .is_wysiwyg = "true";
defparam \regfile|regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \regfile|regs[15][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][4] .is_wysiwyg = "true";
defparam \regfile|regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
fiftyfivenm_lcell_comb \regfile|regs[12][4]~feeder (
// Equation(s):
// \regfile|regs[12][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[12][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \regfile|regs[12][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][4] .is_wysiwyg = "true";
defparam \regfile|regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N11
dffeas \regfile|regs[13][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][4] .is_wysiwyg = "true";
defparam \regfile|regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~333 (
// Equation(s):
// \regfile|ReadData1[4]~333_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][4]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][4]~q ))))

	.dataa(\regfile|regs[12][4]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|regs[13][4]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~333_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~333 .lut_mask = 16'hF2C2;
defparam \regfile|ReadData1[4]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~334 (
// Equation(s):
// \regfile|ReadData1[4]~334_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[4]~333_combout  & ((\regfile|regs[15][4]~q ))) # (!\regfile|ReadData1[4]~333_combout  & (\regfile|regs[14][4]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[4]~333_combout ))))

	.dataa(\regfile|regs[14][4]~q ),
	.datab(\regfile|regs[15][4]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[4]~333_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~334_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~334 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[4]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
fiftyfivenm_lcell_comb \regfile|regs[2][4]~feeder (
// Equation(s):
// \regfile|regs[2][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[2][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \regfile|regs[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][4] .is_wysiwyg = "true";
defparam \regfile|regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
fiftyfivenm_lcell_comb \regfile|regs[1][4]~feeder (
// Equation(s):
// \regfile|regs[1][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \regfile|regs[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][4] .is_wysiwyg = "true";
defparam \regfile|regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
fiftyfivenm_lcell_comb \regfile|regs[3][4]~feeder (
// Equation(s):
// \regfile|regs[3][4]~feeder_combout  = \mux_valor_write_data|saida[4]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[4]~97_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \regfile|regs[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][4] .is_wysiwyg = "true";
defparam \regfile|regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~330 (
// Equation(s):
// \regfile|ReadData1[4]~330_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][4]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][4]~q ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[1][4]~q ),
	.datad(\regfile|regs[3][4]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~330_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~330 .lut_mask = 16'hFC30;
defparam \regfile|ReadData1[4]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~331 (
// Equation(s):
// \regfile|ReadData1[4]~331_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[4]~330_combout )))) # (!\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout  & (\regfile|regs[2][4]~q )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[2][4]~q ),
	.datac(\regfile|ReadData1[4]~330_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~331_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~331 .lut_mask = 16'hF088;
defparam \regfile|ReadData1[4]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \regfile|regs[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][4] .is_wysiwyg = "true";
defparam \regfile|regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \regfile|regs[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][4] .is_wysiwyg = "true";
defparam \regfile|regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \regfile|regs[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][4] .is_wysiwyg = "true";
defparam \regfile|regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N9
dffeas \regfile|regs[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[4]~97_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][4] .is_wysiwyg = "true";
defparam \regfile|regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~328 (
// Equation(s):
// \regfile|ReadData1[4]~328_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & (\regfile|regs[5][4]~q )) # (!\imen|memoria_ROM~11_combout  & 
// ((\regfile|regs[4][4]~q )))))

	.dataa(\regfile|regs[5][4]~q ),
	.datab(\regfile|regs[4][4]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~328_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~328 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[4]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~329 (
// Equation(s):
// \regfile|ReadData1[4]~329_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[4]~328_combout  & ((\regfile|regs[7][4]~q ))) # (!\regfile|ReadData1[4]~328_combout  & (\regfile|regs[6][4]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[4]~328_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[6][4]~q ),
	.datac(\regfile|regs[7][4]~q ),
	.datad(\regfile|ReadData1[4]~328_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~329_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~329 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[4]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~332 (
// Equation(s):
// \regfile|ReadData1[4]~332_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout ) # (\regfile|ReadData1[4]~329_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[4]~331_combout  & (!\imen|memoria_ROM~7_combout )))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|ReadData1[4]~331_combout ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[4]~329_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~332_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~332 .lut_mask = 16'hAEA4;
defparam \regfile|ReadData1[4]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~335 (
// Equation(s):
// \regfile|ReadData1[4]~335_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[4]~332_combout  & ((\regfile|ReadData1[4]~334_combout ))) # (!\regfile|ReadData1[4]~332_combout  & (\regfile|ReadData1[4]~327_combout )))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[4]~332_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[4]~327_combout ),
	.datac(\regfile|ReadData1[4]~334_combout ),
	.datad(\regfile|ReadData1[4]~332_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~335_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~335 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[4]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~699 (
// Equation(s):
// \regfile|ReadData1[4]~699_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[4]~325_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[4]~335_combout )))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[4]~325_combout ),
	.datad(\regfile|ReadData1[4]~335_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~699_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~699 .lut_mask = 16'h3120;
defparam \regfile|ReadData1[4]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~709 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~709_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][4]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][4]~q )))))

	.dataa(\regfile|regs[23][4]~q ),
	.datab(\regfile|regs[19][4]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~709_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~709 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[4]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~710 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~710_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[4]~709_combout  & (\regfile|regs[31][4]~q )) # (!\mux_in_2_ALU|saida[4]~709_combout  & ((\regfile|regs[27][4]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[4]~709_combout ))))

	.dataa(\regfile|regs[31][4]~q ),
	.datab(\regfile|regs[27][4]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[4]~709_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~710_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~710 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[4]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~702 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~702_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\regfile|regs[21][4]~q ))) # (!\imen|memoria_ROM~23_combout  & 
// (\regfile|regs[17][4]~q ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[17][4]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\regfile|regs[21][4]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~702_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~702 .lut_mask = 16'hF4A4;
defparam \mux_in_2_ALU|saida[4]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~703 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~703_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[4]~702_combout  & (\regfile|regs[29][4]~q )) # (!\mux_in_2_ALU|saida[4]~702_combout  & ((\regfile|regs[25][4]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[4]~702_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[29][4]~q ),
	.datac(\regfile|regs[25][4]~q ),
	.datad(\mux_in_2_ALU|saida[4]~702_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~703_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~703 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[4]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~706 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~706_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[24][4]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[16][4]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[16][4]~q ),
	.datab(\regfile|regs[24][4]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~706_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~706 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[4]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~707 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~707_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[4]~706_combout  & (\regfile|regs[28][4]~q )) # (!\mux_in_2_ALU|saida[4]~706_combout  & ((\regfile|regs[20][4]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[4]~706_combout ))))

	.dataa(\regfile|regs[28][4]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[20][4]~q ),
	.datad(\mux_in_2_ALU|saida[4]~706_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~707_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~707 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[4]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~704 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~704_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[26][4]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[18][4]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[18][4]~q ),
	.datac(\regfile|regs[26][4]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~704_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~704 .lut_mask = 16'hAAE4;
defparam \mux_in_2_ALU|saida[4]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~705 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~705_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[4]~704_combout  & (\regfile|regs[30][4]~q )) # (!\mux_in_2_ALU|saida[4]~704_combout  & ((\regfile|regs[22][4]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[4]~704_combout ))))

	.dataa(\regfile|regs[30][4]~q ),
	.datab(\regfile|regs[22][4]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[4]~704_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~705_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~705 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[4]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~708 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~708_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[4]~705_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & (\mux_in_2_ALU|saida[4]~707_combout 
// )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[4]~707_combout ),
	.datad(\mux_in_2_ALU|saida[4]~705_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~708_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~708 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[4]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~711 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~711_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[4]~708_combout  & (\mux_in_2_ALU|saida[4]~710_combout )) # (!\mux_in_2_ALU|saida[4]~708_combout  & ((\mux_in_2_ALU|saida[4]~703_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[4]~708_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~710_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[4]~703_combout ),
	.datad(\mux_in_2_ALU|saida[4]~708_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~711_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~711 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[4]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~698 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~698_combout  = (\imen|memoria_ROM~35_combout  & (((\regfile|regs[13][4]~q ) # (\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (\regfile|regs[12][4]~q  & ((!\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[12][4]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[13][4]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~698_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~698 .lut_mask = 16'hCCE2;
defparam \mux_in_2_ALU|saida[4]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~699 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~699_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[4]~698_combout  & (\regfile|regs[15][4]~q )) # (!\mux_in_2_ALU|saida[4]~698_combout  & ((\regfile|regs[14][4]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[4]~698_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[15][4]~q ),
	.datac(\mux_in_2_ALU|saida[4]~698_combout ),
	.datad(\regfile|regs[14][4]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~699_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~699 .lut_mask = 16'hDAD0;
defparam \mux_in_2_ALU|saida[4]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~691 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~691_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][4]~q ))) # (!\imen|memoria_ROM~39_combout  & 
// (\regfile|regs[8][4]~q ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[8][4]~q ),
	.datac(\regfile|regs[10][4]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~691_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~691 .lut_mask = 16'hFA44;
defparam \mux_in_2_ALU|saida[4]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~692 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~692_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[4]~691_combout  & (\regfile|regs[11][4]~q )) # (!\mux_in_2_ALU|saida[4]~691_combout  & ((\regfile|regs[9][4]~q ))))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[4]~691_combout ))))

	.dataa(\regfile|regs[11][4]~q ),
	.datab(\regfile|regs[9][4]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\mux_in_2_ALU|saida[4]~691_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~692_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~692 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[4]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~693 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~693_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][4]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][4]~q )))))

	.dataa(\regfile|regs[5][4]~q ),
	.datab(\regfile|regs[4][4]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~693_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~693 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[4]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~694 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~694_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[4]~693_combout  & (\regfile|regs[7][4]~q )) # (!\mux_in_2_ALU|saida[4]~693_combout  & ((\regfile|regs[6][4]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[4]~693_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[7][4]~q ),
	.datac(\regfile|regs[6][4]~q ),
	.datad(\mux_in_2_ALU|saida[4]~693_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~694_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~694 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[4]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~695 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~695_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\regfile|regs[3][4]~q ))) # (!\imen|memoria_ROM~39_combout  & (\regfile|regs[1][4]~q ))))

	.dataa(\regfile|regs[1][4]~q ),
	.datab(\regfile|regs[3][4]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~695_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~695 .lut_mask = 16'hC0A0;
defparam \mux_in_2_ALU|saida[4]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~696 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~696_combout  = (\mux_in_2_ALU|saida[4]~695_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][4]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[4]~695_combout ),
	.datad(\regfile|regs[2][4]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~696_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~696 .lut_mask = 16'hF2F0;
defparam \mux_in_2_ALU|saida[4]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~697 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~697_combout  = (\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout ) # ((\mux_in_2_ALU|saida[4]~694_combout )))) # (!\imen|memoria_ROM~23_combout  & (!\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[4]~696_combout 
// ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[4]~694_combout ),
	.datad(\mux_in_2_ALU|saida[4]~696_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~697_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~697 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[4]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~700 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~700_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[4]~697_combout  & (\mux_in_2_ALU|saida[4]~699_combout )) # (!\mux_in_2_ALU|saida[4]~697_combout  & ((\mux_in_2_ALU|saida[4]~692_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[4]~697_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[4]~699_combout ),
	.datac(\mux_in_2_ALU|saida[4]~692_combout ),
	.datad(\mux_in_2_ALU|saida[4]~697_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~700_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~700 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[4]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~701 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~701_combout  = (\uc|WideOr0~2_combout  & ((\imen|memoria_ROM~123_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[4]~700_combout )))) # (!\uc|WideOr0~2_combout  & (((\mux_in_2_ALU|saida[31]~713_combout  & 
// \mux_in_2_ALU|saida[4]~700_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\imen|memoria_ROM~123_combout ),
	.datac(\mux_in_2_ALU|saida[31]~713_combout ),
	.datad(\mux_in_2_ALU|saida[4]~700_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~701_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~701 .lut_mask = 16'hF888;
defparam \mux_in_2_ALU|saida[4]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~712 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~712_combout  = (\mux_in_2_ALU|saida[4]~701_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[4]~711_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[4]~711_combout ),
	.datad(\mux_in_2_ALU|saida[4]~701_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~712_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~712 .lut_mask = 16'hFFA0;
defparam \mux_in_2_ALU|saida[4]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \regfile|regs[21][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][3] .is_wysiwyg = "true";
defparam \regfile|regs[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \regfile|regs[29][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][3] .is_wysiwyg = "true";
defparam \regfile|regs[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \regfile|regs[25][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][3] .is_wysiwyg = "true";
defparam \regfile|regs[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \regfile|regs[17][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][3] .is_wysiwyg = "true";
defparam \regfile|regs[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~106 (
// Equation(s):
// \regfile|ReadData1[3]~106_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[25][3]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[17][3]~q )))))

	.dataa(\regfile|regs[25][3]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[17][3]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~106 .lut_mask = 16'hEE30;
defparam \regfile|ReadData1[3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~107 (
// Equation(s):
// \regfile|ReadData1[3]~107_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[3]~106_combout  & ((\regfile|regs[29][3]~q ))) # (!\regfile|ReadData1[3]~106_combout  & (\regfile|regs[21][3]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[3]~106_combout ))))

	.dataa(\regfile|regs[21][3]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[29][3]~q ),
	.datad(\regfile|ReadData1[3]~106_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~107 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \regfile|regs[30][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][3] .is_wysiwyg = "true";
defparam \regfile|regs[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \regfile|regs[26][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][3] .is_wysiwyg = "true";
defparam \regfile|regs[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N21
dffeas \regfile|regs[22][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][3] .is_wysiwyg = "true";
defparam \regfile|regs[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N23
dffeas \regfile|regs[18][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][3] .is_wysiwyg = "true";
defparam \regfile|regs[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~108 (
// Equation(s):
// \regfile|ReadData1[3]~108_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[22][3]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[18][3]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[22][3]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[18][3]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~108 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~109 (
// Equation(s):
// \regfile|ReadData1[3]~109_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[3]~108_combout  & (\regfile|regs[30][3]~q )) # (!\regfile|ReadData1[3]~108_combout  & ((\regfile|regs[26][3]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[3]~108_combout ))))

	.dataa(\regfile|regs[30][3]~q ),
	.datab(\regfile|regs[26][3]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[3]~108_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~109 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \regfile|regs[24][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][3] .is_wysiwyg = "true";
defparam \regfile|regs[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \regfile|regs[28][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][3] .is_wysiwyg = "true";
defparam \regfile|regs[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
fiftyfivenm_lcell_comb \regfile|regs[16][3]~feeder (
// Equation(s):
// \regfile|regs[16][3]~feeder_combout  = \mux_valor_write_data|saida[3]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~94_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][3]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \regfile|regs[16][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][3] .is_wysiwyg = "true";
defparam \regfile|regs[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
fiftyfivenm_lcell_comb \regfile|regs[20][3]~feeder (
// Equation(s):
// \regfile|regs[20][3]~feeder_combout  = \mux_valor_write_data|saida[3]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~94_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][3]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N3
dffeas \regfile|regs[20][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][3] .is_wysiwyg = "true";
defparam \regfile|regs[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~110 (
// Equation(s):
// \regfile|ReadData1[3]~110_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[20][3]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[16][3]~q ))))

	.dataa(\regfile|regs[16][3]~q ),
	.datab(\regfile|regs[20][3]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~110 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~111 (
// Equation(s):
// \regfile|ReadData1[3]~111_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[3]~110_combout  & ((\regfile|regs[28][3]~q ))) # (!\regfile|ReadData1[3]~110_combout  & (\regfile|regs[24][3]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[3]~110_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[24][3]~q ),
	.datac(\regfile|regs[28][3]~q ),
	.datad(\regfile|ReadData1[3]~110_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~111 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~112 (
// Equation(s):
// \regfile|ReadData1[3]~112_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|ReadData1[3]~109_combout )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|ReadData1[3]~111_combout )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[3]~109_combout ),
	.datad(\regfile|ReadData1[3]~111_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~112 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \regfile|regs[23][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][3] .is_wysiwyg = "true";
defparam \regfile|regs[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \regfile|regs[31][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][3] .is_wysiwyg = "true";
defparam \regfile|regs[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \regfile|regs[19][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][3] .is_wysiwyg = "true";
defparam \regfile|regs[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \regfile|regs[27][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][3] .is_wysiwyg = "true";
defparam \regfile|regs[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~113 (
// Equation(s):
// \regfile|ReadData1[3]~113_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][3]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][3]~q ))))

	.dataa(\regfile|regs[19][3]~q ),
	.datab(\regfile|regs[27][3]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~113 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~114 (
// Equation(s):
// \regfile|ReadData1[3]~114_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[3]~113_combout  & ((\regfile|regs[31][3]~q ))) # (!\regfile|ReadData1[3]~113_combout  & (\regfile|regs[23][3]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[3]~113_combout ))))

	.dataa(\regfile|regs[23][3]~q ),
	.datab(\regfile|regs[31][3]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[3]~113_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~114 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~115 (
// Equation(s):
// \regfile|ReadData1[3]~115_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[3]~112_combout  & ((\regfile|ReadData1[3]~114_combout ))) # (!\regfile|ReadData1[3]~112_combout  & (\regfile|ReadData1[3]~107_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[3]~112_combout ))))

	.dataa(\regfile|ReadData1[3]~107_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[3]~112_combout ),
	.datad(\regfile|ReadData1[3]~114_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~115 .lut_mask = 16'hF838;
defparam \regfile|ReadData1[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
fiftyfivenm_lcell_comb \regfile|regs[14][3]~feeder (
// Equation(s):
// \regfile|regs[14][3]~feeder_combout  = \mux_valor_write_data|saida[3]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~94_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][3]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \regfile|regs[14][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][3] .is_wysiwyg = "true";
defparam \regfile|regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \regfile|regs[15][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[3]~94_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][3] .is_wysiwyg = "true";
defparam \regfile|regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
fiftyfivenm_lcell_comb \regfile|regs[12][3]~feeder (
// Equation(s):
// \regfile|regs[12][3]~feeder_combout  = \mux_valor_write_data|saida[3]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~94_combout ),
	.cin(gnd),
	.combout(\regfile|regs[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[12][3]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \regfile|regs[12][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][3] .is_wysiwyg = "true";
defparam \regfile|regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \regfile|regs[13][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][3] .is_wysiwyg = "true";
defparam \regfile|regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~123 (
// Equation(s):
// \regfile|ReadData1[3]~123_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][3]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][3]~q ))))

	.dataa(\regfile|regs[12][3]~q ),
	.datab(\regfile|regs[13][3]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~123_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~123 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[3]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~124 (
// Equation(s):
// \regfile|ReadData1[3]~124_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[3]~123_combout  & ((\regfile|regs[15][3]~q ))) # (!\regfile|ReadData1[3]~123_combout  & (\regfile|regs[14][3]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[3]~123_combout ))))

	.dataa(\regfile|regs[14][3]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[15][3]~q ),
	.datad(\regfile|ReadData1[3]~123_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~124_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~124 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[3]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \regfile|regs[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][3] .is_wysiwyg = "true";
defparam \regfile|regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \regfile|regs[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][3] .is_wysiwyg = "true";
defparam \regfile|regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \regfile|regs[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][3] .is_wysiwyg = "true";
defparam \regfile|regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~116 (
// Equation(s):
// \regfile|ReadData1[3]~116_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][3]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][3]~q ))))

	.dataa(\regfile|regs[4][3]~q ),
	.datab(\regfile|regs[5][3]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~116_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~116 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[3]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~117 (
// Equation(s):
// \regfile|ReadData1[3]~117_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[3]~116_combout  & ((\regfile|regs[7][3]~q ))) # (!\regfile|ReadData1[3]~116_combout  & (\regfile|regs[6][3]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[3]~116_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[6][3]~q ),
	.datac(\regfile|regs[7][3]~q ),
	.datad(\regfile|ReadData1[3]~116_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~117 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \regfile|regs[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][3] .is_wysiwyg = "true";
defparam \regfile|regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \regfile|regs[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][3] .is_wysiwyg = "true";
defparam \regfile|regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~120 (
// Equation(s):
// \regfile|ReadData1[3]~120_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][3]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][3]~q )))

	.dataa(\regfile|regs[3][3]~q ),
	.datab(\regfile|regs[1][3]~q ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~120_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~120 .lut_mask = 16'hAACC;
defparam \regfile|ReadData1[3]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
fiftyfivenm_lcell_comb \regfile|regs[2][3]~feeder (
// Equation(s):
// \regfile|regs[2][3]~feeder_combout  = \mux_valor_write_data|saida[3]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[3]~94_combout ),
	.cin(gnd),
	.combout(\regfile|regs[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[2][3]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \regfile|regs[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][3] .is_wysiwyg = "true";
defparam \regfile|regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~121 (
// Equation(s):
// \regfile|ReadData1[3]~121_combout  = (\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[3]~120_combout )) # (!\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout  & \regfile|regs[2][3]~q ))))

	.dataa(\regfile|ReadData1[3]~120_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[2][3]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~121_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~121 .lut_mask = 16'hAAC0;
defparam \regfile|ReadData1[3]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N25
dffeas \regfile|regs[11][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][3] .is_wysiwyg = "true";
defparam \regfile|regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \regfile|regs[9][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][3] .is_wysiwyg = "true";
defparam \regfile|regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \regfile|regs[10][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][3] .is_wysiwyg = "true";
defparam \regfile|regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \regfile|regs[8][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][3] .is_wysiwyg = "true";
defparam \regfile|regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~118 (
// Equation(s):
// \regfile|ReadData1[3]~118_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|regs[10][3]~q )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|regs[8][3]~q )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[10][3]~q ),
	.datac(\regfile|regs[8][3]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~118_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~118 .lut_mask = 16'hEE50;
defparam \regfile|ReadData1[3]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~119 (
// Equation(s):
// \regfile|ReadData1[3]~119_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[3]~118_combout  & (\regfile|regs[11][3]~q )) # (!\regfile|ReadData1[3]~118_combout  & ((\regfile|regs[9][3]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[3]~118_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[11][3]~q ),
	.datac(\regfile|regs[9][3]~q ),
	.datad(\regfile|ReadData1[3]~118_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~119 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~122 (
// Equation(s):
// \regfile|ReadData1[3]~122_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[3]~119_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[3]~121_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[3]~121_combout ),
	.datad(\regfile|ReadData1[3]~119_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~122_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~122 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[3]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~125 (
// Equation(s):
// \regfile|ReadData1[3]~125_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[3]~122_combout  & (\regfile|ReadData1[3]~124_combout )) # (!\regfile|ReadData1[3]~122_combout  & ((\regfile|ReadData1[3]~117_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[3]~122_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|ReadData1[3]~124_combout ),
	.datac(\regfile|ReadData1[3]~117_combout ),
	.datad(\regfile|ReadData1[3]~122_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~125_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~125 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[3]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~700 (
// Equation(s):
// \regfile|ReadData1[3]~700_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[3]~115_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[3]~125_combout )))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[3]~115_combout ),
	.datad(\regfile|ReadData1[3]~125_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~700_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~700 .lut_mask = 16'h3120;
defparam \regfile|ReadData1[3]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \regfile|regs[14][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][2] .is_wysiwyg = "true";
defparam \regfile|regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \regfile|regs[15][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[2]~96_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][2] .is_wysiwyg = "true";
defparam \regfile|regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \regfile|regs[13][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][2] .is_wysiwyg = "true";
defparam \regfile|regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \regfile|regs[12][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][2] .is_wysiwyg = "true";
defparam \regfile|regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~630 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~630_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][2]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][2]~q )))))

	.dataa(\regfile|regs[13][2]~q ),
	.datab(\regfile|regs[12][2]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~630_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~630 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[2]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~631 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~631_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[2]~630_combout  & ((\regfile|regs[15][2]~q ))) # (!\mux_in_2_ALU|saida[2]~630_combout  & (\regfile|regs[14][2]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[2]~630_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[14][2]~q ),
	.datac(\regfile|regs[15][2]~q ),
	.datad(\mux_in_2_ALU|saida[2]~630_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~631_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~631 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[2]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N17
dffeas \regfile|regs[9][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][2] .is_wysiwyg = "true";
defparam \regfile|regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \regfile|regs[11][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][2] .is_wysiwyg = "true";
defparam \regfile|regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \regfile|regs[10][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][2] .is_wysiwyg = "true";
defparam \regfile|regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \regfile|regs[8][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][2] .is_wysiwyg = "true";
defparam \regfile|regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~623 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~623_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][2]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][2]~q )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[10][2]~q ),
	.datac(\regfile|regs[8][2]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~623 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~624 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~624_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[2]~623_combout  & ((\regfile|regs[11][2]~q ))) # (!\mux_in_2_ALU|saida[2]~623_combout  & (\regfile|regs[9][2]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[2]~623_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[9][2]~q ),
	.datac(\regfile|regs[11][2]~q ),
	.datad(\mux_in_2_ALU|saida[2]~623_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~624 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \regfile|regs[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][2] .is_wysiwyg = "true";
defparam \regfile|regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \regfile|regs[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][2] .is_wysiwyg = "true";
defparam \regfile|regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~627 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~627_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][2]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][2]~q )))))

	.dataa(\regfile|regs[3][2]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[1][2]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~627 .lut_mask = 16'h88C0;
defparam \mux_in_2_ALU|saida[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
fiftyfivenm_lcell_comb \regfile|regs[2][2]~feeder (
// Equation(s):
// \regfile|regs[2][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[2][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \regfile|regs[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][2] .is_wysiwyg = "true";
defparam \regfile|regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~628 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~628_combout  = (\mux_in_2_ALU|saida[2]~627_combout ) # ((\regfile|regs[2][2]~q  & (\imen|memoria_ROM~39_combout  & !\imen|memoria_ROM~35_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~627_combout ),
	.datab(\regfile|regs[2][2]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~628 .lut_mask = 16'hAAEA;
defparam \mux_in_2_ALU|saida[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
fiftyfivenm_lcell_comb \regfile|regs[6][2]~feeder (
// Equation(s):
// \regfile|regs[6][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[6][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \regfile|regs[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][2] .is_wysiwyg = "true";
defparam \regfile|regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \regfile|regs[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][2] .is_wysiwyg = "true";
defparam \regfile|regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \regfile|regs[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][2] .is_wysiwyg = "true";
defparam \regfile|regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \regfile|regs[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][2] .is_wysiwyg = "true";
defparam \regfile|regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~625 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~625_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][2]~q ))) # (!\imen|memoria_ROM~35_combout  & 
// (\regfile|regs[4][2]~q ))))

	.dataa(\regfile|regs[4][2]~q ),
	.datab(\regfile|regs[5][2]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~625 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~626 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~626_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[2]~625_combout  & ((\regfile|regs[7][2]~q ))) # (!\mux_in_2_ALU|saida[2]~625_combout  & (\regfile|regs[6][2]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[2]~625_combout ))))

	.dataa(\regfile|regs[6][2]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[7][2]~q ),
	.datad(\mux_in_2_ALU|saida[2]~625_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~626 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~629 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~629_combout  = (\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout ) # ((\mux_in_2_ALU|saida[2]~626_combout )))) # (!\imen|memoria_ROM~23_combout  & (!\imen|memoria_ROM~29_combout  & (\mux_in_2_ALU|saida[2]~628_combout 
// )))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[2]~628_combout ),
	.datad(\mux_in_2_ALU|saida[2]~626_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~629 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~632 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~632_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[2]~629_combout  & (\mux_in_2_ALU|saida[2]~631_combout )) # (!\mux_in_2_ALU|saida[2]~629_combout  & ((\mux_in_2_ALU|saida[2]~624_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[2]~629_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~631_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[2]~624_combout ),
	.datad(\mux_in_2_ALU|saida[2]~629_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~632_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~632 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[2]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~633 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~633_combout  = (\imen|memoria_ROM~112_combout  & ((\uc|WideOr0~2_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[2]~632_combout )))) # (!\imen|memoria_ROM~112_combout  & (\mux_in_2_ALU|saida[31]~713_combout  
// & ((\mux_in_2_ALU|saida[2]~632_combout ))))

	.dataa(\imen|memoria_ROM~112_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\mux_in_2_ALU|saida[2]~632_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~633_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~633 .lut_mask = 16'hECA0;
defparam \mux_in_2_ALU|saida[2]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \regfile|regs[29][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][2] .is_wysiwyg = "true";
defparam \regfile|regs[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \regfile|regs[17][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][2] .is_wysiwyg = "true";
defparam \regfile|regs[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
fiftyfivenm_lcell_comb \regfile|regs[21][2]~feeder (
// Equation(s):
// \regfile|regs[21][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \regfile|regs[21][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][2] .is_wysiwyg = "true";
defparam \regfile|regs[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~634 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~634_combout  = (\imen|memoria_ROM~23_combout  & (((\regfile|regs[21][2]~q ) # (\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (\regfile|regs[17][2]~q  & ((!\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[17][2]~q ),
	.datab(\regfile|regs[21][2]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~634_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~634 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[2]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~635 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~635_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[2]~634_combout  & (\regfile|regs[29][2]~q )) # (!\mux_in_2_ALU|saida[2]~634_combout  & ((\regfile|regs[25][2]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[2]~634_combout ))))

	.dataa(\regfile|regs[29][2]~q ),
	.datab(\regfile|regs[25][2]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[2]~634_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~635_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~635 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[2]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \regfile|regs[27][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][2] .is_wysiwyg = "true";
defparam \regfile|regs[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \regfile|regs[31][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][2] .is_wysiwyg = "true";
defparam \regfile|regs[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \regfile|regs[23][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][2] .is_wysiwyg = "true";
defparam \regfile|regs[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \regfile|regs[19][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][2] .is_wysiwyg = "true";
defparam \regfile|regs[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~641 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~641_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][2]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][2]~q )))))

	.dataa(\regfile|regs[23][2]~q ),
	.datab(\regfile|regs[19][2]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~641_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~641 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[2]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~642 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~642_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[2]~641_combout  & ((\regfile|regs[31][2]~q ))) # (!\mux_in_2_ALU|saida[2]~641_combout  & (\regfile|regs[27][2]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[2]~641_combout ))))

	.dataa(\regfile|regs[27][2]~q ),
	.datab(\regfile|regs[31][2]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[2]~641_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~642_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~642 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[2]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
fiftyfivenm_lcell_comb \regfile|regs[20][2]~feeder (
// Equation(s):
// \regfile|regs[20][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N23
dffeas \regfile|regs[20][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][2] .is_wysiwyg = "true";
defparam \regfile|regs[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \regfile|regs[28][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][2] .is_wysiwyg = "true";
defparam \regfile|regs[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \regfile|regs[16][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][2] .is_wysiwyg = "true";
defparam \regfile|regs[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
fiftyfivenm_lcell_comb \regfile|regs[24][2]~feeder (
// Equation(s):
// \regfile|regs[24][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N5
dffeas \regfile|regs[24][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][2] .is_wysiwyg = "true";
defparam \regfile|regs[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~638 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~638_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[24][2]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[16][2]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[16][2]~q ),
	.datac(\regfile|regs[24][2]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~638 .lut_mask = 16'hAAE4;
defparam \mux_in_2_ALU|saida[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~639 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~639_combout  = (\mux_in_2_ALU|saida[2]~638_combout  & (((\regfile|regs[28][2]~q ) # (!\imen|memoria_ROM~23_combout )))) # (!\mux_in_2_ALU|saida[2]~638_combout  & (\regfile|regs[20][2]~q  & ((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[20][2]~q ),
	.datab(\regfile|regs[28][2]~q ),
	.datac(\mux_in_2_ALU|saida[2]~638_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~639 .lut_mask = 16'hCAF0;
defparam \mux_in_2_ALU|saida[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N5
dffeas \regfile|regs[18][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[2]~96_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][2] .is_wysiwyg = "true";
defparam \regfile|regs[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
fiftyfivenm_lcell_comb \regfile|regs[22][2]~feeder (
// Equation(s):
// \regfile|regs[22][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \regfile|regs[22][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][2] .is_wysiwyg = "true";
defparam \regfile|regs[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
fiftyfivenm_lcell_comb \regfile|regs[26][2]~feeder (
// Equation(s):
// \regfile|regs[26][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \regfile|regs[26][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][2] .is_wysiwyg = "true";
defparam \regfile|regs[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
fiftyfivenm_lcell_comb \regfile|regs[30][2]~feeder (
// Equation(s):
// \regfile|regs[30][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[30][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[30][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[30][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \regfile|regs[30][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[30][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][2] .is_wysiwyg = "true";
defparam \regfile|regs[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~636 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~636_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\regfile|regs[30][2]~q ))) # (!\imen|memoria_ROM~23_combout  & (\regfile|regs[26][2]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[26][2]~q ),
	.datab(\regfile|regs[30][2]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~636_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~636 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[2]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~637 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~637_combout  = (\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[2]~636_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[2]~636_combout  & ((\regfile|regs[22][2]~q ))) # 
// (!\mux_in_2_ALU|saida[2]~636_combout  & (\regfile|regs[18][2]~q ))))

	.dataa(\regfile|regs[18][2]~q ),
	.datab(\regfile|regs[22][2]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[2]~636_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~637_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~637 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[2]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~640 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~640_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[2]~637_combout ))) # (!\imen|memoria_ROM~39_combout  & 
// (\mux_in_2_ALU|saida[2]~639_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[2]~639_combout ),
	.datad(\mux_in_2_ALU|saida[2]~637_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~640_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~640 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[2]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~643 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~643_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[2]~640_combout  & ((\mux_in_2_ALU|saida[2]~642_combout ))) # (!\mux_in_2_ALU|saida[2]~640_combout  & (\mux_in_2_ALU|saida[2]~635_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[2]~640_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[2]~635_combout ),
	.datac(\mux_in_2_ALU|saida[2]~642_combout ),
	.datad(\mux_in_2_ALU|saida[2]~640_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~643_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~643 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[2]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~644 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~644_combout  = (\mux_in_2_ALU|saida[2]~633_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[2]~643_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[2]~633_combout ),
	.datad(\mux_in_2_ALU|saida[2]~643_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~644_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~644 .lut_mask = 16'hFAF0;
defparam \mux_in_2_ALU|saida[2]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
fiftyfivenm_lcell_comb \regfile|regs[23][1]~feeder (
// Equation(s):
// \regfile|regs[23][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \regfile|regs[23][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][1] .is_wysiwyg = "true";
defparam \regfile|regs[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \regfile|regs[19][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][1] .is_wysiwyg = "true";
defparam \regfile|regs[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N25
dffeas \regfile|regs[27][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][1] .is_wysiwyg = "true";
defparam \regfile|regs[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~663 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~663_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[27][1]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[19][1]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[19][1]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[27][1]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~663_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~663 .lut_mask = 16'hCCE2;
defparam \mux_in_2_ALU|saida[1]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \regfile|regs[31][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][1] .is_wysiwyg = "true";
defparam \regfile|regs[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~664 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~664_combout  = (\mux_in_2_ALU|saida[1]~663_combout  & (((\regfile|regs[31][1]~q ) # (!\imen|memoria_ROM~23_combout )))) # (!\mux_in_2_ALU|saida[1]~663_combout  & (\regfile|regs[23][1]~q  & ((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[23][1]~q ),
	.datab(\mux_in_2_ALU|saida[1]~663_combout ),
	.datac(\regfile|regs[31][1]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~664_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~664 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[1]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \regfile|regs[29][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][1] .is_wysiwyg = "true";
defparam \regfile|regs[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \regfile|regs[21][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][1] .is_wysiwyg = "true";
defparam \regfile|regs[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
fiftyfivenm_lcell_comb \regfile|regs[25][1]~feeder (
// Equation(s):
// \regfile|regs[25][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \regfile|regs[25][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][1] .is_wysiwyg = "true";
defparam \regfile|regs[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \regfile|regs[17][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][1] .is_wysiwyg = "true";
defparam \regfile|regs[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~656 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~656_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[25][1]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[17][1]~q )))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[25][1]~q ),
	.datac(\regfile|regs[17][1]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~656 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~657 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~657_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[1]~656_combout  & (\regfile|regs[29][1]~q )) # (!\mux_in_2_ALU|saida[1]~656_combout  & ((\regfile|regs[21][1]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[1]~656_combout ))))

	.dataa(\regfile|regs[29][1]~q ),
	.datab(\regfile|regs[21][1]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[1]~656_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~657 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \regfile|regs[26][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][1] .is_wysiwyg = "true";
defparam \regfile|regs[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \regfile|regs[30][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][1] .is_wysiwyg = "true";
defparam \regfile|regs[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N27
dffeas \regfile|regs[22][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][1] .is_wysiwyg = "true";
defparam \regfile|regs[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N1
dffeas \regfile|regs[18][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][1] .is_wysiwyg = "true";
defparam \regfile|regs[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~658 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~658_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][1]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][1]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[22][1]~q ),
	.datac(\regfile|regs[18][1]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~658 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~659 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~659_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[1]~658_combout  & ((\regfile|regs[30][1]~q ))) # (!\mux_in_2_ALU|saida[1]~658_combout  & (\regfile|regs[26][1]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[1]~658_combout ))))

	.dataa(\regfile|regs[26][1]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][1]~q ),
	.datad(\mux_in_2_ALU|saida[1]~658_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~659 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
fiftyfivenm_lcell_comb \regfile|regs[24][1]~feeder (
// Equation(s):
// \regfile|regs[24][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \regfile|regs[24][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][1] .is_wysiwyg = "true";
defparam \regfile|regs[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \regfile|regs[28][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][1] .is_wysiwyg = "true";
defparam \regfile|regs[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
fiftyfivenm_lcell_comb \regfile|regs[16][1]~feeder (
// Equation(s):
// \regfile|regs[16][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \regfile|regs[16][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][1] .is_wysiwyg = "true";
defparam \regfile|regs[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N7
dffeas \regfile|regs[20][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][1] .is_wysiwyg = "true";
defparam \regfile|regs[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~660 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~660_combout  = (\imen|memoria_ROM~23_combout  & (((\regfile|regs[20][1]~q ) # (\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (\regfile|regs[16][1]~q  & ((!\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[16][1]~q ),
	.datab(\regfile|regs[20][1]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~660 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~661 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~661_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[1]~660_combout  & ((\regfile|regs[28][1]~q ))) # (!\mux_in_2_ALU|saida[1]~660_combout  & (\regfile|regs[24][1]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[1]~660_combout ))))

	.dataa(\regfile|regs[24][1]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[28][1]~q ),
	.datad(\mux_in_2_ALU|saida[1]~660_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~661 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~662 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~662_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\mux_in_2_ALU|saida[1]~659_combout )) # (!\imen|memoria_ROM~39_combout  & 
// ((\mux_in_2_ALU|saida[1]~661_combout )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[1]~659_combout ),
	.datad(\mux_in_2_ALU|saida[1]~661_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~662_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~662 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[1]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~665 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~665_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[1]~662_combout  & (\mux_in_2_ALU|saida[1]~664_combout )) # (!\mux_in_2_ALU|saida[1]~662_combout  & ((\mux_in_2_ALU|saida[1]~657_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[1]~662_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[1]~664_combout ),
	.datac(\mux_in_2_ALU|saida[1]~657_combout ),
	.datad(\mux_in_2_ALU|saida[1]~662_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~665_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~665 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[1]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \regfile|regs[14][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][1] .is_wysiwyg = "true";
defparam \regfile|regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \regfile|regs[13][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][1] .is_wysiwyg = "true";
defparam \regfile|regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \regfile|regs[12][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][1] .is_wysiwyg = "true";
defparam \regfile|regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~652 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~652_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][1]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][1]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][1]~q ),
	.datac(\regfile|regs[12][1]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~652_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~652 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[1]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~653 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~653_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[1]~652_combout  & (\regfile|regs[15][1]~q )) # (!\mux_in_2_ALU|saida[1]~652_combout  & ((\regfile|regs[14][1]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[1]~652_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[15][1]~q ),
	.datac(\regfile|regs[14][1]~q ),
	.datad(\mux_in_2_ALU|saida[1]~652_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~653_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~653 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[1]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
fiftyfivenm_lcell_comb \regfile|regs[7][1]~feeder (
// Equation(s):
// \regfile|regs[7][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[7][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N31
dffeas \regfile|regs[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][1] .is_wysiwyg = "true";
defparam \regfile|regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
fiftyfivenm_lcell_comb \regfile|regs[6][1]~feeder (
// Equation(s):
// \regfile|regs[6][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[6][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \regfile|regs[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][1] .is_wysiwyg = "true";
defparam \regfile|regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
fiftyfivenm_lcell_comb \regfile|regs[5][1]~feeder (
// Equation(s):
// \regfile|regs[5][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[5][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \regfile|regs[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][1] .is_wysiwyg = "true";
defparam \regfile|regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
fiftyfivenm_lcell_comb \regfile|regs[4][1]~feeder (
// Equation(s):
// \regfile|regs[4][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[4][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \regfile|regs[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][1] .is_wysiwyg = "true";
defparam \regfile|regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~645 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~645_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][1]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][1]~q )))))

	.dataa(\regfile|regs[5][1]~q ),
	.datab(\regfile|regs[4][1]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~645_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~645 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[1]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~646 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~646_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[1]~645_combout  & (\regfile|regs[7][1]~q )) # (!\mux_in_2_ALU|saida[1]~645_combout  & ((\regfile|regs[6][1]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[1]~645_combout ))))

	.dataa(\regfile|regs[7][1]~q ),
	.datab(\regfile|regs[6][1]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_in_2_ALU|saida[1]~645_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~646_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~646 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[1]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \regfile|regs[9][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][1] .is_wysiwyg = "true";
defparam \regfile|regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \regfile|regs[11][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][1] .is_wysiwyg = "true";
defparam \regfile|regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \regfile|regs[10][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][1] .is_wysiwyg = "true";
defparam \regfile|regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \regfile|regs[8][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][1] .is_wysiwyg = "true";
defparam \regfile|regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~647 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~647_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][1]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][1]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][1]~q ),
	.datac(\regfile|regs[8][1]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~647_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~647 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[1]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~648 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~648_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[1]~647_combout  & ((\regfile|regs[11][1]~q ))) # (!\mux_in_2_ALU|saida[1]~647_combout  & (\regfile|regs[9][1]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[1]~647_combout ))))

	.dataa(\regfile|regs[9][1]~q ),
	.datab(\regfile|regs[11][1]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\mux_in_2_ALU|saida[1]~647_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~648 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \regfile|regs[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[1]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][1] .is_wysiwyg = "true";
defparam \regfile|regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
fiftyfivenm_lcell_comb \regfile|regs[1][1]~feeder (
// Equation(s):
// \regfile|regs[1][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \regfile|regs[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][1] .is_wysiwyg = "true";
defparam \regfile|regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
fiftyfivenm_lcell_comb \regfile|regs[3][1]~feeder (
// Equation(s):
// \regfile|regs[3][1]~feeder_combout  = \mux_valor_write_data|saida[1]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[1]~93_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \regfile|regs[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][1] .is_wysiwyg = "true";
defparam \regfile|regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~649 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~649_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\regfile|regs[3][1]~q ))) # (!\imen|memoria_ROM~39_combout  & (\regfile|regs[1][1]~q ))))

	.dataa(\regfile|regs[1][1]~q ),
	.datab(\regfile|regs[3][1]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~649 .lut_mask = 16'hCA00;
defparam \mux_in_2_ALU|saida[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~650 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~650_combout  = (\mux_in_2_ALU|saida[1]~649_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][1]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][1]~q ),
	.datad(\mux_in_2_ALU|saida[1]~649_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~650 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~651 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~651_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[1]~648_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[1]~650_combout 
// ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[1]~648_combout ),
	.datad(\mux_in_2_ALU|saida[1]~650_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~651_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~651 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[1]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~654 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~654_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[1]~651_combout  & (\mux_in_2_ALU|saida[1]~653_combout )) # (!\mux_in_2_ALU|saida[1]~651_combout  & ((\mux_in_2_ALU|saida[1]~646_combout ))))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[1]~651_combout ))))

	.dataa(\mux_in_2_ALU|saida[1]~653_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[1]~646_combout ),
	.datad(\mux_in_2_ALU|saida[1]~651_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~654_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~654 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[1]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~655 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~655_combout  = (\mux_in_2_ALU|saida[31]~713_combout  & ((\mux_in_2_ALU|saida[1]~654_combout ) # ((\imen|memoria_ROM~100_combout  & \uc|WideOr0~2_combout )))) # (!\mux_in_2_ALU|saida[31]~713_combout  & (\imen|memoria_ROM~100_combout  
// & (\uc|WideOr0~2_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\imen|memoria_ROM~100_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\mux_in_2_ALU|saida[1]~654_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~655_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~655 .lut_mask = 16'hEAC0;
defparam \mux_in_2_ALU|saida[1]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[1]~666 (
// Equation(s):
// \mux_in_2_ALU|saida[1]~666_combout  = (\mux_in_2_ALU|saida[1]~655_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[1]~665_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\mux_in_2_ALU|saida[1]~665_combout ),
	.datad(\mux_in_2_ALU|saida[1]~655_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[1]~666_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[1]~666 .lut_mask = 16'hFFC0;
defparam \mux_in_2_ALU|saida[1]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
fiftyfivenm_lcell_comb \regfile|regs[14][0]~feeder (
// Equation(s):
// \regfile|regs[14][0]~feeder_combout  = \mux_valor_write_data|saida[0]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~95_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \regfile|regs[14][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][0] .is_wysiwyg = "true";
defparam \regfile|regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \regfile|regs[15][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[0]~95_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][0] .is_wysiwyg = "true";
defparam \regfile|regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N29
dffeas \regfile|regs[13][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][0] .is_wysiwyg = "true";
defparam \regfile|regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \regfile|regs[12][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][0] .is_wysiwyg = "true";
defparam \regfile|regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~609 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~609_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][0]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][0]~q )))))

	.dataa(\regfile|regs[13][0]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[12][0]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~609_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~609 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[0]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~610 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~610_combout  = (\mux_in_2_ALU|saida[0]~609_combout  & (((\regfile|regs[15][0]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[0]~609_combout  & (\regfile|regs[14][0]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[14][0]~q ),
	.datab(\regfile|regs[15][0]~q ),
	.datac(\mux_in_2_ALU|saida[0]~609_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~610_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~610 .lut_mask = 16'hCAF0;
defparam \mux_in_2_ALU|saida[0]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \regfile|regs[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][0] .is_wysiwyg = "true";
defparam \regfile|regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \regfile|regs[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][0] .is_wysiwyg = "true";
defparam \regfile|regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \regfile|regs[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][0] .is_wysiwyg = "true";
defparam \regfile|regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \regfile|regs[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][0] .is_wysiwyg = "true";
defparam \regfile|regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~604 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~604_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][0]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][0]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[5][0]~q ),
	.datac(\regfile|regs[4][0]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~604_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~604 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[0]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~605 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~605_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[0]~604_combout  & ((\regfile|regs[7][0]~q ))) # (!\mux_in_2_ALU|saida[0]~604_combout  & (\regfile|regs[6][0]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[0]~604_combout ))))

	.dataa(\regfile|regs[6][0]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[7][0]~q ),
	.datad(\mux_in_2_ALU|saida[0]~604_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~605_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~605 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[0]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \regfile|regs[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][0] .is_wysiwyg = "true";
defparam \regfile|regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
fiftyfivenm_lcell_comb \regfile|regs[3][0]~feeder (
// Equation(s):
// \regfile|regs[3][0]~feeder_combout  = \mux_valor_write_data|saida[0]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~95_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \regfile|regs[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][0] .is_wysiwyg = "true";
defparam \regfile|regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \regfile|regs[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][0] .is_wysiwyg = "true";
defparam \regfile|regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~606 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~606_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][0]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][0]~q )))))

	.dataa(\regfile|regs[3][0]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[1][0]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~606_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~606 .lut_mask = 16'h88C0;
defparam \mux_in_2_ALU|saida[0]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~607 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~607_combout  = (\mux_in_2_ALU|saida[0]~606_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][0]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][0]~q ),
	.datad(\mux_in_2_ALU|saida[0]~606_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~607_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~607 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[0]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~608 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~608_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\mux_in_2_ALU|saida[0]~605_combout )) # (!\imen|memoria_ROM~23_combout  & 
// ((\mux_in_2_ALU|saida[0]~607_combout )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[0]~605_combout ),
	.datad(\mux_in_2_ALU|saida[0]~607_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~608_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~608 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[0]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N5
dffeas \regfile|regs[9][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][0] .is_wysiwyg = "true";
defparam \regfile|regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N27
dffeas \regfile|regs[11][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][0] .is_wysiwyg = "true";
defparam \regfile|regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \regfile|regs[8][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][0] .is_wysiwyg = "true";
defparam \regfile|regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \regfile|regs[10][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][0] .is_wysiwyg = "true";
defparam \regfile|regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~602 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~602_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][0]~q ))) # (!\imen|memoria_ROM~39_combout  & 
// (\regfile|regs[8][0]~q ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[8][0]~q ),
	.datad(\regfile|regs[10][0]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~602_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~602 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[0]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~603 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~603_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[0]~602_combout  & ((\regfile|regs[11][0]~q ))) # (!\mux_in_2_ALU|saida[0]~602_combout  & (\regfile|regs[9][0]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[0]~602_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[9][0]~q ),
	.datac(\regfile|regs[11][0]~q ),
	.datad(\mux_in_2_ALU|saida[0]~602_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~603_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~603 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[0]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~611 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~611_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[0]~608_combout  & (\mux_in_2_ALU|saida[0]~610_combout )) # (!\mux_in_2_ALU|saida[0]~608_combout  & ((\mux_in_2_ALU|saida[0]~603_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[0]~608_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[0]~610_combout ),
	.datac(\mux_in_2_ALU|saida[0]~608_combout ),
	.datad(\mux_in_2_ALU|saida[0]~603_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~611_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~611 .lut_mask = 16'hDAD0;
defparam \mux_in_2_ALU|saida[0]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N4
fiftyfivenm_lcell_comb \regfile|regs[27][0]~feeder (
// Equation(s):
// \regfile|regs[27][0]~feeder_combout  = \mux_valor_write_data|saida[0]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~95_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N5
dffeas \regfile|regs[27][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][0] .is_wysiwyg = "true";
defparam \regfile|regs[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
fiftyfivenm_lcell_comb \regfile|regs[23][0]~feeder (
// Equation(s):
// \regfile|regs[23][0]~feeder_combout  = \mux_valor_write_data|saida[0]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~95_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N31
dffeas \regfile|regs[23][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][0] .is_wysiwyg = "true";
defparam \regfile|regs[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~620 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~620_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][0]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][0]~q )))))

	.dataa(\regfile|regs[23][0]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][0]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~620_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~620 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[0]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \regfile|regs[31][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][0] .is_wysiwyg = "true";
defparam \regfile|regs[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~621 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~621_combout  = (\mux_in_2_ALU|saida[0]~620_combout  & (((\regfile|regs[31][0]~q ) # (!\imen|memoria_ROM~29_combout )))) # (!\mux_in_2_ALU|saida[0]~620_combout  & (\regfile|regs[27][0]~q  & ((\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[27][0]~q ),
	.datab(\mux_in_2_ALU|saida[0]~620_combout ),
	.datac(\regfile|regs[31][0]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~621_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~621 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[0]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
fiftyfivenm_lcell_comb \regfile|regs[25][0]~feeder (
// Equation(s):
// \regfile|regs[25][0]~feeder_combout  = \mux_valor_write_data|saida[0]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~95_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \regfile|regs[25][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][0] .is_wysiwyg = "true";
defparam \regfile|regs[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \regfile|regs[29][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][0] .is_wysiwyg = "true";
defparam \regfile|regs[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
fiftyfivenm_lcell_comb \regfile|regs[21][0]~feeder (
// Equation(s):
// \regfile|regs[21][0]~feeder_combout  = \mux_valor_write_data|saida[0]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~95_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \regfile|regs[21][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][0] .is_wysiwyg = "true";
defparam \regfile|regs[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \regfile|regs[17][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][0] .is_wysiwyg = "true";
defparam \regfile|regs[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~613 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~613_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[21][0]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[17][0]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[21][0]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[17][0]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~613_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~613 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[0]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~614 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~614_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[0]~613_combout  & ((\regfile|regs[29][0]~q ))) # (!\mux_in_2_ALU|saida[0]~613_combout  & (\regfile|regs[25][0]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[0]~613_combout ))))

	.dataa(\regfile|regs[25][0]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[29][0]~q ),
	.datad(\mux_in_2_ALU|saida[0]~613_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~614_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~614 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[0]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \regfile|regs[22][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][0] .is_wysiwyg = "true";
defparam \regfile|regs[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \regfile|regs[18][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][0] .is_wysiwyg = "true";
defparam \regfile|regs[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \regfile|regs[30][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][0] .is_wysiwyg = "true";
defparam \regfile|regs[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \regfile|regs[26][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][0] .is_wysiwyg = "true";
defparam \regfile|regs[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~615 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~615_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[30][0]~q )) # (!\imen|memoria_ROM~23_combout  & ((\regfile|regs[26][0]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[30][0]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[26][0]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~615_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~615 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[0]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~616 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~616_combout  = (\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[0]~615_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[0]~615_combout  & (\regfile|regs[22][0]~q )) # (!\mux_in_2_ALU|saida[0]~615_combout 
//  & ((\regfile|regs[18][0]~q )))))

	.dataa(\regfile|regs[22][0]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][0]~q ),
	.datad(\mux_in_2_ALU|saida[0]~615_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~616_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~616 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[0]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
fiftyfivenm_lcell_comb \regfile|regs[16][0]~feeder (
// Equation(s):
// \regfile|regs[16][0]~feeder_combout  = \mux_valor_write_data|saida[0]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~95_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \regfile|regs[16][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][0] .is_wysiwyg = "true";
defparam \regfile|regs[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N17
dffeas \regfile|regs[20][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][0] .is_wysiwyg = "true";
defparam \regfile|regs[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \regfile|regs[28][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][0] .is_wysiwyg = "true";
defparam \regfile|regs[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
fiftyfivenm_lcell_comb \regfile|regs[24][0]~feeder (
// Equation(s):
// \regfile|regs[24][0]~feeder_combout  = \mux_valor_write_data|saida[0]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[0]~95_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \regfile|regs[24][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][0] .is_wysiwyg = "true";
defparam \regfile|regs[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~617 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~617_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[28][0]~q )) # (!\imen|memoria_ROM~23_combout  & ((\regfile|regs[24][0]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[28][0]~q ),
	.datab(\regfile|regs[24][0]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~617_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~617 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[0]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~618 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~618_combout  = (\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[0]~617_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[0]~617_combout  & ((\regfile|regs[20][0]~q ))) # 
// (!\mux_in_2_ALU|saida[0]~617_combout  & (\regfile|regs[16][0]~q ))))

	.dataa(\regfile|regs[16][0]~q ),
	.datab(\regfile|regs[20][0]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[0]~617_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~618_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~618 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[0]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~619 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~619_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\mux_in_2_ALU|saida[0]~616_combout )) # (!\imen|memoria_ROM~39_combout  & 
// ((\mux_in_2_ALU|saida[0]~618_combout )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[0]~616_combout ),
	.datad(\mux_in_2_ALU|saida[0]~618_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~619_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~619 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[0]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~622 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~622_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[0]~619_combout  & (\mux_in_2_ALU|saida[0]~621_combout )) # (!\mux_in_2_ALU|saida[0]~619_combout  & ((\mux_in_2_ALU|saida[0]~614_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[0]~619_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[0]~621_combout ),
	.datac(\mux_in_2_ALU|saida[0]~614_combout ),
	.datad(\mux_in_2_ALU|saida[0]~619_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~622_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~622 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[0]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~667 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~667_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & ((\mux_in_2_ALU|saida[0]~622_combout ) # ((\imen|memoria_ROM~117_combout  & \uc|WideOr0~2_combout )))) # (!\mux_in_2_ALU|saida[31]~16_combout  & (\imen|memoria_ROM~117_combout  & 
// (\uc|WideOr0~2_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\imen|memoria_ROM~117_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\mux_in_2_ALU|saida[0]~622_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~667_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~667 .lut_mask = 16'hEAC0;
defparam \mux_in_2_ALU|saida[0]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~668 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~668_combout  = (\mux_in_2_ALU|saida[0]~667_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[0]~611_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~611_combout ),
	.datad(\mux_in_2_ALU|saida[0]~667_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~668_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~668 .lut_mask = 16'hFFA0;
defparam \mux_in_2_ALU|saida[0]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
fiftyfivenm_lcell_comb \ula|Add1~0 (
// Equation(s):
// \ula|Add1~0_combout  = (\ula|ShiftLeft1~4_combout  & ((GND) # (!\mux_in_2_ALU|saida[0]~668_combout ))) # (!\ula|ShiftLeft1~4_combout  & (\mux_in_2_ALU|saida[0]~668_combout  $ (GND)))
// \ula|Add1~1  = CARRY((\ula|ShiftLeft1~4_combout ) # (!\mux_in_2_ALU|saida[0]~668_combout ))

	.dataa(\ula|ShiftLeft1~4_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula|Add1~0_combout ),
	.cout(\ula|Add1~1 ));
// synopsys translate_off
defparam \ula|Add1~0 .lut_mask = 16'h66BB;
defparam \ula|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
fiftyfivenm_lcell_comb \ula|Mux31~9 (
// Equation(s):
// \ula|Mux31~9_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|Add1~0_combout  & !\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout )))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~0_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~9 .lut_mask = 16'h33C0;
defparam \ula|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~18 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~18_combout  = (\imen|memoria_ROM~62_combout  & ((\uc|WideOr0~1_combout ) # ((!\uc|WideOr0~0_combout  & \imen|memoria_ROM~130_combout ))))

	.dataa(\uc|WideOr0~0_combout ),
	.datab(\imen|memoria_ROM~62_combout ),
	.datac(\imen|memoria_ROM~130_combout ),
	.datad(\uc|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~18 .lut_mask = 16'hCC40;
defparam \mux_in_2_ALU|saida[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N3
dffeas \regfile|regs[31][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][31] .is_wysiwyg = "true";
defparam \regfile|regs[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \regfile|regs[19][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][31] .is_wysiwyg = "true";
defparam \regfile|regs[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N15
dffeas \regfile|regs[27][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][31] .is_wysiwyg = "true";
defparam \regfile|regs[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~7 (
// Equation(s):
// \regfile|ReadData1[31]~7_combout  = (\imen|memoria_ROM~7_combout  & (((\regfile|regs[27][31]~q ) # (\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (\regfile|regs[19][31]~q  & ((!\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[19][31]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[27][31]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~7 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~8 (
// Equation(s):
// \regfile|ReadData1[31]~8_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[31]~7_combout  & (\regfile|regs[31][31]~q )) # (!\regfile|ReadData1[31]~7_combout  & ((\regfile|regs[23][31]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[31]~7_combout ))))

	.dataa(\regfile|regs[31][31]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[23][31]~q ),
	.datad(\regfile|ReadData1[31]~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~8 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \regfile|regs[29][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][31] .is_wysiwyg = "true";
defparam \regfile|regs[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \regfile|regs[21][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][31] .is_wysiwyg = "true";
defparam \regfile|regs[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \regfile|regs[17][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][31] .is_wysiwyg = "true";
defparam \regfile|regs[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N7
dffeas \regfile|regs[25][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][31] .is_wysiwyg = "true";
defparam \regfile|regs[25][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~0 (
// Equation(s):
// \regfile|ReadData1[31]~0_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][31]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][31]~q ))))

	.dataa(\regfile|regs[17][31]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[25][31]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~0 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~1 (
// Equation(s):
// \regfile|ReadData1[31]~1_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[31]~0_combout  & (\regfile|regs[29][31]~q )) # (!\regfile|ReadData1[31]~0_combout  & ((\regfile|regs[21][31]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[31]~0_combout ))))

	.dataa(\regfile|regs[29][31]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[21][31]~q ),
	.datad(\regfile|ReadData1[31]~0_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~1 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \regfile|regs[28][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][31] .is_wysiwyg = "true";
defparam \regfile|regs[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \regfile|regs[24][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][31] .is_wysiwyg = "true";
defparam \regfile|regs[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \regfile|regs[20][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][31] .is_wysiwyg = "true";
defparam \regfile|regs[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \regfile|regs[16][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][31] .is_wysiwyg = "true";
defparam \regfile|regs[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~4 (
// Equation(s):
// \regfile|ReadData1[31]~4_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[20][31]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[16][31]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[20][31]~q ),
	.datab(\regfile|regs[16][31]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~4 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~5 (
// Equation(s):
// \regfile|ReadData1[31]~5_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[31]~4_combout  & (\regfile|regs[28][31]~q )) # (!\regfile|ReadData1[31]~4_combout  & ((\regfile|regs[24][31]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[31]~4_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[28][31]~q ),
	.datac(\regfile|regs[24][31]~q ),
	.datad(\regfile|ReadData1[31]~4_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~5 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N27
dffeas \regfile|regs[30][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][31] .is_wysiwyg = "true";
defparam \regfile|regs[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
fiftyfivenm_lcell_comb \regfile|regs[26][31]~feeder (
// Equation(s):
// \regfile|regs[26][31]~feeder_combout  = \mux_valor_write_data|saida[31]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~66_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][31]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \regfile|regs[26][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][31] .is_wysiwyg = "true";
defparam \regfile|regs[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N25
dffeas \regfile|regs[18][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][31] .is_wysiwyg = "true";
defparam \regfile|regs[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N25
dffeas \regfile|regs[22][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][31] .is_wysiwyg = "true";
defparam \regfile|regs[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~2 (
// Equation(s):
// \regfile|ReadData1[31]~2_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[22][31]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[18][31]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[18][31]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][31]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~2 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~3 (
// Equation(s):
// \regfile|ReadData1[31]~3_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[31]~2_combout  & (\regfile|regs[30][31]~q )) # (!\regfile|ReadData1[31]~2_combout  & ((\regfile|regs[26][31]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[31]~2_combout ))))

	.dataa(\regfile|regs[30][31]~q ),
	.datab(\regfile|regs[26][31]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[31]~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~3 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~6 (
// Equation(s):
// \regfile|ReadData1[31]~6_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[31]~3_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[31]~5_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[31]~5_combout ),
	.datad(\regfile|ReadData1[31]~3_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~6 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~9 (
// Equation(s):
// \regfile|ReadData1[31]~9_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[31]~6_combout  & (\regfile|ReadData1[31]~8_combout )) # (!\regfile|ReadData1[31]~6_combout  & ((\regfile|ReadData1[31]~1_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[31]~6_combout ))))

	.dataa(\regfile|ReadData1[31]~8_combout ),
	.datab(\regfile|ReadData1[31]~1_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[31]~6_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~9 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \regfile|regs[4][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][31] .is_wysiwyg = "true";
defparam \regfile|regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \regfile|regs[5][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][31] .is_wysiwyg = "true";
defparam \regfile|regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~10 (
// Equation(s):
// \regfile|ReadData1[31]~10_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][31]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][31]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][31]~q ),
	.datac(\regfile|regs[5][31]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~10 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \regfile|regs[6][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][31] .is_wysiwyg = "true";
defparam \regfile|regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \regfile|regs[7][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][31] .is_wysiwyg = "true";
defparam \regfile|regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~11 (
// Equation(s):
// \regfile|ReadData1[31]~11_combout  = (\regfile|ReadData1[31]~10_combout  & (((\regfile|regs[7][31]~q )) # (!\imen|memoria_ROM~13_combout ))) # (!\regfile|ReadData1[31]~10_combout  & (\imen|memoria_ROM~13_combout  & (\regfile|regs[6][31]~q )))

	.dataa(\regfile|ReadData1[31]~10_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][31]~q ),
	.datad(\regfile|regs[7][31]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~11 .lut_mask = 16'hEA62;
defparam \regfile|ReadData1[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \regfile|regs[2][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][31] .is_wysiwyg = "true";
defparam \regfile|regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \regfile|regs[1][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][31] .is_wysiwyg = "true";
defparam \regfile|regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
fiftyfivenm_lcell_comb \regfile|regs[3][31]~feeder (
// Equation(s):
// \regfile|regs[3][31]~feeder_combout  = \mux_valor_write_data|saida[31]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~66_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][31]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \regfile|regs[3][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][31] .is_wysiwyg = "true";
defparam \regfile|regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~14 (
// Equation(s):
// \regfile|ReadData1[31]~14_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][31]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][31]~q ))))

	.dataa(\regfile|regs[1][31]~q ),
	.datab(\regfile|regs[3][31]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~14 .lut_mask = 16'hCA00;
defparam \regfile|ReadData1[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~15 (
// Equation(s):
// \regfile|ReadData1[31]~15_combout  = (\regfile|ReadData1[31]~14_combout ) # ((\regfile|regs[2][31]~q  & (!\imen|memoria_ROM~11_combout  & \imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][31]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[31]~14_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~15 .lut_mask = 16'hFF20;
defparam \regfile|ReadData1[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \regfile|regs[11][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][31] .is_wysiwyg = "true";
defparam \regfile|regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
fiftyfivenm_lcell_comb \regfile|regs[9][31]~feeder (
// Equation(s):
// \regfile|regs[9][31]~feeder_combout  = \mux_valor_write_data|saida[31]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~66_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][31]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \regfile|regs[9][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][31] .is_wysiwyg = "true";
defparam \regfile|regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \regfile|regs[8][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][31] .is_wysiwyg = "true";
defparam \regfile|regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \regfile|regs[10][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][31] .is_wysiwyg = "true";
defparam \regfile|regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~12 (
// Equation(s):
// \regfile|ReadData1[31]~12_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][31]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][31]~q ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[8][31]~q ),
	.datac(\regfile|regs[10][31]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~12 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~13 (
// Equation(s):
// \regfile|ReadData1[31]~13_combout  = (\regfile|ReadData1[31]~12_combout  & ((\regfile|regs[11][31]~q ) # ((!\imen|memoria_ROM~11_combout )))) # (!\regfile|ReadData1[31]~12_combout  & (((\regfile|regs[9][31]~q  & \imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[11][31]~q ),
	.datab(\regfile|regs[9][31]~q ),
	.datac(\regfile|ReadData1[31]~12_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~13 .lut_mask = 16'hACF0;
defparam \regfile|ReadData1[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~16 (
// Equation(s):
// \regfile|ReadData1[31]~16_combout  = (\imen|memoria_ROM~2_combout  & (\imen|memoria_ROM~7_combout )) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[31]~13_combout ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|ReadData1[31]~15_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[31]~15_combout ),
	.datad(\regfile|ReadData1[31]~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~16 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \regfile|regs[15][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[31]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][31] .is_wysiwyg = "true";
defparam \regfile|regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \regfile|regs[14][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][31] .is_wysiwyg = "true";
defparam \regfile|regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \regfile|regs[12][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][31] .is_wysiwyg = "true";
defparam \regfile|regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
fiftyfivenm_lcell_comb \regfile|regs[13][31]~feeder (
// Equation(s):
// \regfile|regs[13][31]~feeder_combout  = \mux_valor_write_data|saida[31]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[31]~66_combout ),
	.cin(gnd),
	.combout(\regfile|regs[13][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[13][31]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[13][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \regfile|regs[13][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][31] .is_wysiwyg = "true";
defparam \regfile|regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~17 (
// Equation(s):
// \regfile|ReadData1[31]~17_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][31]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][31]~q ))))

	.dataa(\regfile|regs[12][31]~q ),
	.datab(\regfile|regs[13][31]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~17 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~18 (
// Equation(s):
// \regfile|ReadData1[31]~18_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[31]~17_combout  & (\regfile|regs[15][31]~q )) # (!\regfile|ReadData1[31]~17_combout  & ((\regfile|regs[14][31]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[31]~17_combout ))))

	.dataa(\regfile|regs[15][31]~q ),
	.datab(\regfile|regs[14][31]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[31]~17_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~18 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~19 (
// Equation(s):
// \regfile|ReadData1[31]~19_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[31]~16_combout  & ((\regfile|ReadData1[31]~18_combout ))) # (!\regfile|ReadData1[31]~16_combout  & (\regfile|ReadData1[31]~11_combout )))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[31]~16_combout ))))

	.dataa(\regfile|ReadData1[31]~11_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[31]~16_combout ),
	.datad(\regfile|ReadData1[31]~18_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~19 .lut_mask = 16'hF838;
defparam \regfile|ReadData1[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~20 (
// Equation(s):
// \regfile|ReadData1[31]~20_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[31]~9_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[31]~19_combout )))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[31]~9_combout ),
	.datad(\regfile|ReadData1[31]~19_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~20 .lut_mask = 16'h3120;
defparam \regfile|ReadData1[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
fiftyfivenm_lcell_comb \ula|Mux0~0 (
// Equation(s):
// \ula|Mux0~0_combout  = (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (!\regfile|ReadData1[31]~20_combout  & !\mux_in_2_ALU|saida[31]~29_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\mux_in_2_ALU|saida[31]~29_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~0 .lut_mask = 16'h0001;
defparam \ula|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
fiftyfivenm_lcell_comb \ula|Mux31~2 (
// Equation(s):
// \ula|Mux31~2_combout  = (!\mux_in_2_ALU|saida[1]~666_combout  & (!\mux_in_2_ALU|saida[0]~668_combout  & (!\mux_in_2_ALU|saida[3]~690_combout  & !\mux_in_2_ALU|saida[2]~644_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~2 .lut_mask = 16'h0001;
defparam \ula|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~6 (
// Equation(s):
// \ula|ShiftLeft0~6_combout  = (\mux_in_2_ALU|saida[10]~491_combout ) # ((\mux_in_2_ALU|saida[9]~513_combout ) # ((\mux_in_2_ALU|saida[8]~535_combout ) # (\mux_in_2_ALU|saida[11]~469_combout )))

	.dataa(\mux_in_2_ALU|saida[10]~491_combout ),
	.datab(\mux_in_2_ALU|saida[9]~513_combout ),
	.datac(\mux_in_2_ALU|saida[8]~535_combout ),
	.datad(\mux_in_2_ALU|saida[11]~469_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~6 .lut_mask = 16'hFFFE;
defparam \ula|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
fiftyfivenm_lcell_comb \regfile|regs[27][14]~feeder (
// Equation(s):
// \regfile|regs[27][14]~feeder_combout  = \mux_valor_write_data|saida[14]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~83_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][14]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \regfile|regs[27][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][14] .is_wysiwyg = "true";
defparam \regfile|regs[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \regfile|regs[31][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][14] .is_wysiwyg = "true";
defparam \regfile|regs[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \regfile|regs[19][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][14] .is_wysiwyg = "true";
defparam \regfile|regs[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \regfile|regs[23][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][14] .is_wysiwyg = "true";
defparam \regfile|regs[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~218 (
// Equation(s):
// \regfile|ReadData1[14]~218_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[23][14]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[19][14]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[19][14]~q ),
	.datab(\regfile|regs[23][14]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~218_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~218 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[14]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~219 (
// Equation(s):
// \regfile|ReadData1[14]~219_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[14]~218_combout  & ((\regfile|regs[31][14]~q ))) # (!\regfile|ReadData1[14]~218_combout  & (\regfile|regs[27][14]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[14]~218_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[27][14]~q ),
	.datac(\regfile|regs[31][14]~q ),
	.datad(\regfile|ReadData1[14]~218_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~219_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~219 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[14]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \regfile|regs[29][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][14] .is_wysiwyg = "true";
defparam \regfile|regs[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \regfile|regs[25][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][14] .is_wysiwyg = "true";
defparam \regfile|regs[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \regfile|regs[17][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][14] .is_wysiwyg = "true";
defparam \regfile|regs[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~211 (
// Equation(s):
// \regfile|ReadData1[14]~211_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[21][14]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[17][14]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[17][14]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[21][14]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~211_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~211 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[14]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~212 (
// Equation(s):
// \regfile|ReadData1[14]~212_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[14]~211_combout  & (\regfile|regs[29][14]~q )) # (!\regfile|ReadData1[14]~211_combout  & ((\regfile|regs[25][14]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[14]~211_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[29][14]~q ),
	.datac(\regfile|regs[25][14]~q ),
	.datad(\regfile|ReadData1[14]~211_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~212_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~212 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[14]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
fiftyfivenm_lcell_comb \regfile|regs[20][14]~feeder (
// Equation(s):
// \regfile|regs[20][14]~feeder_combout  = \mux_valor_write_data|saida[14]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~83_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][14]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \regfile|regs[20][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][14] .is_wysiwyg = "true";
defparam \regfile|regs[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \regfile|regs[28][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][14] .is_wysiwyg = "true";
defparam \regfile|regs[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \regfile|regs[16][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][14] .is_wysiwyg = "true";
defparam \regfile|regs[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \regfile|regs[24][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][14] .is_wysiwyg = "true";
defparam \regfile|regs[24][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~215 (
// Equation(s):
// \regfile|ReadData1[14]~215_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][14]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][14]~q ))))

	.dataa(\regfile|regs[16][14]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[24][14]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~215_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~215 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[14]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~216 (
// Equation(s):
// \regfile|ReadData1[14]~216_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[14]~215_combout  & ((\regfile|regs[28][14]~q ))) # (!\regfile|ReadData1[14]~215_combout  & (\regfile|regs[20][14]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[14]~215_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[20][14]~q ),
	.datac(\regfile|regs[28][14]~q ),
	.datad(\regfile|ReadData1[14]~215_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~216_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~216 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[14]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \regfile|regs[30][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][14] .is_wysiwyg = "true";
defparam \regfile|regs[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \regfile|regs[22][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][14] .is_wysiwyg = "true";
defparam \regfile|regs[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \regfile|regs[18][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][14] .is_wysiwyg = "true";
defparam \regfile|regs[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \regfile|regs[26][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][14] .is_wysiwyg = "true";
defparam \regfile|regs[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~213 (
// Equation(s):
// \regfile|ReadData1[14]~213_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][14]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][14]~q ))))

	.dataa(\regfile|regs[18][14]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[26][14]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~213_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~213 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[14]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~214 (
// Equation(s):
// \regfile|ReadData1[14]~214_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[14]~213_combout  & (\regfile|regs[30][14]~q )) # (!\regfile|ReadData1[14]~213_combout  & ((\regfile|regs[22][14]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[14]~213_combout ))))

	.dataa(\regfile|regs[30][14]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][14]~q ),
	.datad(\regfile|ReadData1[14]~213_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~214_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~214 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[14]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~217 (
// Equation(s):
// \regfile|ReadData1[14]~217_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[14]~214_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[14]~216_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[14]~216_combout ),
	.datad(\regfile|ReadData1[14]~214_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~217_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~217 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[14]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~220 (
// Equation(s):
// \regfile|ReadData1[14]~220_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[14]~217_combout  & (\regfile|ReadData1[14]~219_combout )) # (!\regfile|ReadData1[14]~217_combout  & ((\regfile|ReadData1[14]~212_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[14]~217_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[14]~219_combout ),
	.datac(\regfile|ReadData1[14]~212_combout ),
	.datad(\regfile|ReadData1[14]~217_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~220_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~220 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[14]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \regfile|regs[11][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][14] .is_wysiwyg = "true";
defparam \regfile|regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \regfile|regs[9][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][14] .is_wysiwyg = "true";
defparam \regfile|regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \regfile|regs[8][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][14] .is_wysiwyg = "true";
defparam \regfile|regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \regfile|regs[10][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][14] .is_wysiwyg = "true";
defparam \regfile|regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~221 (
// Equation(s):
// \regfile|ReadData1[14]~221_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][14]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][14]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[8][14]~q ),
	.datac(\regfile|regs[10][14]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~221_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~221 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[14]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~222 (
// Equation(s):
// \regfile|ReadData1[14]~222_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[14]~221_combout  & (\regfile|regs[11][14]~q )) # (!\regfile|ReadData1[14]~221_combout  & ((\regfile|regs[9][14]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[14]~221_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[11][14]~q ),
	.datac(\regfile|regs[9][14]~q ),
	.datad(\regfile|ReadData1[14]~221_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~222_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~222 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[14]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \regfile|regs[7][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][14] .is_wysiwyg = "true";
defparam \regfile|regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \regfile|regs[6][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][14] .is_wysiwyg = "true";
defparam \regfile|regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \regfile|regs[4][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][14] .is_wysiwyg = "true";
defparam \regfile|regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \regfile|regs[5][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][14] .is_wysiwyg = "true";
defparam \regfile|regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~223 (
// Equation(s):
// \regfile|ReadData1[14]~223_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][14]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][14]~q ))))

	.dataa(\regfile|regs[4][14]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][14]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~223_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~223 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[14]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~224 (
// Equation(s):
// \regfile|ReadData1[14]~224_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[14]~223_combout  & (\regfile|regs[7][14]~q )) # (!\regfile|ReadData1[14]~223_combout  & ((\regfile|regs[6][14]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[14]~223_combout ))))

	.dataa(\regfile|regs[7][14]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][14]~q ),
	.datad(\regfile|ReadData1[14]~223_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~224_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~224 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[14]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \regfile|regs[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][14] .is_wysiwyg = "true";
defparam \regfile|regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \regfile|regs[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][14] .is_wysiwyg = "true";
defparam \regfile|regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
fiftyfivenm_lcell_comb \regfile|regs[3][14]~feeder (
// Equation(s):
// \regfile|regs[3][14]~feeder_combout  = \mux_valor_write_data|saida[14]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~83_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][14]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \regfile|regs[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][14] .is_wysiwyg = "true";
defparam \regfile|regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~225 (
// Equation(s):
// \regfile|ReadData1[14]~225_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][14]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][14]~q ))))

	.dataa(\regfile|regs[1][14]~q ),
	.datab(\regfile|regs[3][14]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~225_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~225 .lut_mask = 16'hCA00;
defparam \regfile|ReadData1[14]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~226 (
// Equation(s):
// \regfile|ReadData1[14]~226_combout  = (\regfile|ReadData1[14]~225_combout ) # ((!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][14]~q  & \imen|memoria_ROM~13_combout )))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[2][14]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[14]~225_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~226_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~226 .lut_mask = 16'hFF40;
defparam \regfile|ReadData1[14]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~227 (
// Equation(s):
// \regfile|ReadData1[14]~227_combout  = (\imen|memoria_ROM~7_combout  & (\imen|memoria_ROM~2_combout )) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[14]~224_combout )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|ReadData1[14]~226_combout )))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[14]~224_combout ),
	.datad(\regfile|ReadData1[14]~226_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~227_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~227 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[14]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
fiftyfivenm_lcell_comb \regfile|regs[14][14]~feeder (
// Equation(s):
// \regfile|regs[14][14]~feeder_combout  = \mux_valor_write_data|saida[14]~83_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[14]~83_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][14]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \regfile|regs[14][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][14] .is_wysiwyg = "true";
defparam \regfile|regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \regfile|regs[15][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][14] .is_wysiwyg = "true";
defparam \regfile|regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \regfile|regs[12][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][14] .is_wysiwyg = "true";
defparam \regfile|regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \regfile|regs[13][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][14] .is_wysiwyg = "true";
defparam \regfile|regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~228 (
// Equation(s):
// \regfile|ReadData1[14]~228_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][14]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][14]~q ))))

	.dataa(\regfile|regs[12][14]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][14]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~228_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~228 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[14]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~229 (
// Equation(s):
// \regfile|ReadData1[14]~229_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[14]~228_combout  & ((\regfile|regs[15][14]~q ))) # (!\regfile|ReadData1[14]~228_combout  & (\regfile|regs[14][14]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[14]~228_combout ))))

	.dataa(\regfile|regs[14][14]~q ),
	.datab(\regfile|regs[15][14]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[14]~228_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~229_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~229 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[14]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~230 (
// Equation(s):
// \regfile|ReadData1[14]~230_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[14]~227_combout  & ((\regfile|ReadData1[14]~229_combout ))) # (!\regfile|ReadData1[14]~227_combout  & (\regfile|ReadData1[14]~222_combout )))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[14]~227_combout ))))

	.dataa(\regfile|ReadData1[14]~222_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[14]~227_combout ),
	.datad(\regfile|ReadData1[14]~229_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~230_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~230 .lut_mask = 16'hF838;
defparam \regfile|ReadData1[14]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~689 (
// Equation(s):
// \regfile|ReadData1[14]~689_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[14]~220_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[14]~230_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[14]~220_combout ),
	.datad(\regfile|ReadData1[14]~230_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~689_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~689 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[14]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
fiftyfivenm_lcell_comb \regfile|regs[27][16]~feeder (
// Equation(s):
// \regfile|regs[27][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N13
dffeas \regfile|regs[27][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][16] .is_wysiwyg = "true";
defparam \regfile|regs[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N15
dffeas \regfile|regs[31][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][16] .is_wysiwyg = "true";
defparam \regfile|regs[31][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
fiftyfivenm_lcell_comb \regfile|regs[23][16]~feeder (
// Equation(s):
// \regfile|regs[23][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N27
dffeas \regfile|regs[23][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][16] .is_wysiwyg = "true";
defparam \regfile|regs[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \regfile|regs[19][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][16] .is_wysiwyg = "true";
defparam \regfile|regs[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~659 (
// Equation(s):
// \regfile|ReadData1[16]~659_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|regs[23][16]~q )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|regs[19][16]~q )))))

	.dataa(\regfile|regs[23][16]~q ),
	.datab(\regfile|regs[19][16]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~659_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~659 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[16]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~660 (
// Equation(s):
// \regfile|ReadData1[16]~660_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[16]~659_combout  & ((\regfile|regs[31][16]~q ))) # (!\regfile|ReadData1[16]~659_combout  & (\regfile|regs[27][16]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[16]~659_combout ))))

	.dataa(\regfile|regs[27][16]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[31][16]~q ),
	.datad(\regfile|ReadData1[16]~659_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~660_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~660 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[16]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \regfile|regs[30][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][16] .is_wysiwyg = "true";
defparam \regfile|regs[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
fiftyfivenm_lcell_comb \regfile|regs[22][16]~feeder (
// Equation(s):
// \regfile|regs[22][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \regfile|regs[22][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][16] .is_wysiwyg = "true";
defparam \regfile|regs[22][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
fiftyfivenm_lcell_comb \regfile|regs[26][16]~feeder (
// Equation(s):
// \regfile|regs[26][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \regfile|regs[26][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][16] .is_wysiwyg = "true";
defparam \regfile|regs[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \regfile|regs[18][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][16] .is_wysiwyg = "true";
defparam \regfile|regs[18][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~654 (
// Equation(s):
// \regfile|ReadData1[16]~654_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[26][16]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[18][16]~q )))))

	.dataa(\regfile|regs[26][16]~q ),
	.datab(\regfile|regs[18][16]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~654_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~654 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[16]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~655 (
// Equation(s):
// \regfile|ReadData1[16]~655_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[16]~654_combout  & (\regfile|regs[30][16]~q )) # (!\regfile|ReadData1[16]~654_combout  & ((\regfile|regs[22][16]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[16]~654_combout ))))

	.dataa(\regfile|regs[30][16]~q ),
	.datab(\regfile|regs[22][16]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[16]~654_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~655_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~655 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[16]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \regfile|regs[28][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][16] .is_wysiwyg = "true";
defparam \regfile|regs[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \regfile|regs[20][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][16] .is_wysiwyg = "true";
defparam \regfile|regs[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \regfile|regs[16][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][16] .is_wysiwyg = "true";
defparam \regfile|regs[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N29
dffeas \regfile|regs[24][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][16] .is_wysiwyg = "true";
defparam \regfile|regs[24][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~656 (
// Equation(s):
// \regfile|ReadData1[16]~656_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][16]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][16]~q ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[16][16]~q ),
	.datac(\regfile|regs[24][16]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~656_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~656 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[16]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~657 (
// Equation(s):
// \regfile|ReadData1[16]~657_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[16]~656_combout  & (\regfile|regs[28][16]~q )) # (!\regfile|ReadData1[16]~656_combout  & ((\regfile|regs[20][16]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[16]~656_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[28][16]~q ),
	.datac(\regfile|regs[20][16]~q ),
	.datad(\regfile|ReadData1[16]~656_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~657_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~657 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[16]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~658 (
// Equation(s):
// \regfile|ReadData1[16]~658_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[16]~655_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[16]~657_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[16]~655_combout ),
	.datad(\regfile|ReadData1[16]~657_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~658_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~658 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[16]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \regfile|regs[29][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][16] .is_wysiwyg = "true";
defparam \regfile|regs[29][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
fiftyfivenm_lcell_comb \regfile|regs[25][16]~feeder (
// Equation(s):
// \regfile|regs[25][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \regfile|regs[25][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][16] .is_wysiwyg = "true";
defparam \regfile|regs[25][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
fiftyfivenm_lcell_comb \regfile|regs[21][16]~feeder (
// Equation(s):
// \regfile|regs[21][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \regfile|regs[21][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][16] .is_wysiwyg = "true";
defparam \regfile|regs[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \regfile|regs[17][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][16] .is_wysiwyg = "true";
defparam \regfile|regs[17][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~652 (
// Equation(s):
// \regfile|ReadData1[16]~652_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|regs[21][16]~q )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|regs[17][16]~q )))))

	.dataa(\regfile|regs[21][16]~q ),
	.datab(\regfile|regs[17][16]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~652_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~652 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[16]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~653 (
// Equation(s):
// \regfile|ReadData1[16]~653_combout  = (\regfile|ReadData1[16]~652_combout  & ((\regfile|regs[29][16]~q ) # ((!\imen|memoria_ROM~7_combout )))) # (!\regfile|ReadData1[16]~652_combout  & (((\regfile|regs[25][16]~q  & \imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[29][16]~q ),
	.datab(\regfile|regs[25][16]~q ),
	.datac(\regfile|ReadData1[16]~652_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~653_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~653 .lut_mask = 16'hACF0;
defparam \regfile|ReadData1[16]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~661 (
// Equation(s):
// \regfile|ReadData1[16]~661_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[16]~658_combout  & (\regfile|ReadData1[16]~660_combout )) # (!\regfile|ReadData1[16]~658_combout  & ((\regfile|ReadData1[16]~653_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[16]~658_combout ))))

	.dataa(\regfile|ReadData1[16]~660_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[16]~658_combout ),
	.datad(\regfile|ReadData1[16]~653_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~661_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~661 .lut_mask = 16'hBCB0;
defparam \regfile|ReadData1[16]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~687 (
// Equation(s):
// \regfile|ReadData1[16]~687_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[16]~661_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[16]~671_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[16]~671_combout ),
	.datad(\regfile|ReadData1[16]~661_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~687_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~687 .lut_mask = 16'h5410;
defparam \regfile|ReadData1[16]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \regfile|regs[14][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][16] .is_wysiwyg = "true";
defparam \regfile|regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \regfile|regs[13][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][16] .is_wysiwyg = "true";
defparam \regfile|regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \regfile|regs[12][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][16] .is_wysiwyg = "true";
defparam \regfile|regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~356 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~356_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][16]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][16]~q )))))

	.dataa(\regfile|regs[13][16]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[12][16]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~356_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~356 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[16]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~357 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~357_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[16]~356_combout  & (\regfile|regs[15][16]~q )) # (!\mux_in_2_ALU|saida[16]~356_combout  & ((\regfile|regs[14][16]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[16]~356_combout ))))

	.dataa(\regfile|regs[15][16]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[14][16]~q ),
	.datad(\mux_in_2_ALU|saida[16]~356_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~357_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~357 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[16]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \regfile|regs[2][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][16] .is_wysiwyg = "true";
defparam \regfile|regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
fiftyfivenm_lcell_comb \regfile|regs[3][16]~feeder (
// Equation(s):
// \regfile|regs[3][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \regfile|regs[3][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][16] .is_wysiwyg = "true";
defparam \regfile|regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \regfile|regs[1][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][16] .is_wysiwyg = "true";
defparam \regfile|regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~353 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~353_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][16]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][16]~q )))))

	.dataa(\regfile|regs[3][16]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[1][16]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~353_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~353 .lut_mask = 16'h88C0;
defparam \mux_in_2_ALU|saida[16]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~354 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~354_combout  = (\mux_in_2_ALU|saida[16]~353_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][16]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][16]~q ),
	.datad(\mux_in_2_ALU|saida[16]~353_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~354_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~354 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[16]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \regfile|regs[6][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][16] .is_wysiwyg = "true";
defparam \regfile|regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \regfile|regs[7][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][16] .is_wysiwyg = "true";
defparam \regfile|regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \regfile|regs[5][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][16] .is_wysiwyg = "true";
defparam \regfile|regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \regfile|regs[4][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][16] .is_wysiwyg = "true";
defparam \regfile|regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~351 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~351_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][16]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][16]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[5][16]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[4][16]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~351_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~351 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[16]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~352 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~352_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[16]~351_combout  & ((\regfile|regs[7][16]~q ))) # (!\mux_in_2_ALU|saida[16]~351_combout  & (\regfile|regs[6][16]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[16]~351_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][16]~q ),
	.datac(\regfile|regs[7][16]~q ),
	.datad(\mux_in_2_ALU|saida[16]~351_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~352_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~352 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[16]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~355 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~355_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[16]~352_combout ))) # (!\imen|memoria_ROM~23_combout  
// & (\mux_in_2_ALU|saida[16]~354_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[16]~354_combout ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[16]~352_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~355_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~355 .lut_mask = 16'hF4A4;
defparam \mux_in_2_ALU|saida[16]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N29
dffeas \regfile|regs[9][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][16] .is_wysiwyg = "true";
defparam \regfile|regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N11
dffeas \regfile|regs[11][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[16]~81_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][16] .is_wysiwyg = "true";
defparam \regfile|regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
fiftyfivenm_lcell_comb \regfile|regs[8][16]~feeder (
// Equation(s):
// \regfile|regs[8][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[8][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[8][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[8][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N31
dffeas \regfile|regs[8][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][16] .is_wysiwyg = "true";
defparam \regfile|regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
fiftyfivenm_lcell_comb \regfile|regs[10][16]~feeder (
// Equation(s):
// \regfile|regs[10][16]~feeder_combout  = \mux_valor_write_data|saida[16]~81_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[16]~81_combout ),
	.cin(gnd),
	.combout(\regfile|regs[10][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[10][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[10][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N9
dffeas \regfile|regs[10][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][16] .is_wysiwyg = "true";
defparam \regfile|regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~349 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~349_combout  = (\imen|memoria_ROM~39_combout  & (((\regfile|regs[10][16]~q ) # (\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (\regfile|regs[8][16]~q  & ((!\imen|memoria_ROM~35_combout ))))

	.dataa(\regfile|regs[8][16]~q ),
	.datab(\regfile|regs[10][16]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~349_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~349 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[16]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~350 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~350_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[16]~349_combout  & ((\regfile|regs[11][16]~q ))) # (!\mux_in_2_ALU|saida[16]~349_combout  & (\regfile|regs[9][16]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[16]~349_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[9][16]~q ),
	.datac(\regfile|regs[11][16]~q ),
	.datad(\mux_in_2_ALU|saida[16]~349_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~350_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~350 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[16]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~358 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~358_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[16]~355_combout  & (\mux_in_2_ALU|saida[16]~357_combout )) # (!\mux_in_2_ALU|saida[16]~355_combout  & ((\mux_in_2_ALU|saida[16]~350_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[16]~355_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[16]~357_combout ),
	.datac(\mux_in_2_ALU|saida[16]~355_combout ),
	.datad(\mux_in_2_ALU|saida[16]~350_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~358_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~358 .lut_mask = 16'hDAD0;
defparam \mux_in_2_ALU|saida[16]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~338 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~338_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][16]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][16]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[21][16]~q ),
	.datac(\regfile|regs[17][16]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~338 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~339 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~339_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[16]~338_combout  & ((\regfile|regs[29][16]~q ))) # (!\mux_in_2_ALU|saida[16]~338_combout  & (\regfile|regs[25][16]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[16]~338_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][16]~q ),
	.datac(\regfile|regs[29][16]~q ),
	.datad(\mux_in_2_ALU|saida[16]~338_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~339 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~340 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~340_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][16]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[18][16]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[26][16]~q ),
	.datac(\regfile|regs[18][16]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~340 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~341 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~341_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[16]~340_combout  & ((\regfile|regs[30][16]~q ))) # (!\mux_in_2_ALU|saida[16]~340_combout  & (\regfile|regs[22][16]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[16]~340_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][16]~q ),
	.datac(\regfile|regs[30][16]~q ),
	.datad(\mux_in_2_ALU|saida[16]~340_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~341 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~342 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~342_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[24][16]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[16][16]~q )))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[24][16]~q ),
	.datac(\regfile|regs[16][16]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~342 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~343 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~343_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[16]~342_combout  & ((\regfile|regs[28][16]~q ))) # (!\mux_in_2_ALU|saida[16]~342_combout  & (\regfile|regs[20][16]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[16]~342_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[20][16]~q ),
	.datac(\regfile|regs[28][16]~q ),
	.datad(\mux_in_2_ALU|saida[16]~342_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~343 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~344 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~344_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[16]~341_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// ((\mux_in_2_ALU|saida[16]~343_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[16]~341_combout ),
	.datad(\mux_in_2_ALU|saida[16]~343_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~344 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~345 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~345_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][16]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][16]~q )))))

	.dataa(\regfile|regs[23][16]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][16]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~345_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~345 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[16]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~346 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~346_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[16]~345_combout  & ((\regfile|regs[31][16]~q ))) # (!\mux_in_2_ALU|saida[16]~345_combout  & (\regfile|regs[27][16]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[16]~345_combout ))))

	.dataa(\regfile|regs[27][16]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[31][16]~q ),
	.datad(\mux_in_2_ALU|saida[16]~345_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~346_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~346 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[16]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~347 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~347_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[16]~344_combout  & ((\mux_in_2_ALU|saida[16]~346_combout ))) # (!\mux_in_2_ALU|saida[16]~344_combout  & (\mux_in_2_ALU|saida[16]~339_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[16]~344_combout ))))

	.dataa(\mux_in_2_ALU|saida[16]~339_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[16]~344_combout ),
	.datad(\mux_in_2_ALU|saida[16]~346_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~347 .lut_mask = 16'hF838;
defparam \mux_in_2_ALU|saida[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~348 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~348_combout  = (\mux_in_2_ALU|saida[16]~347_combout  & \mux_in_2_ALU|saida[31]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[16]~347_combout ),
	.datad(\mux_in_2_ALU|saida[31]~16_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~348 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[16]~359 (
// Equation(s):
// \mux_in_2_ALU|saida[16]~359_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[16]~348_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[16]~358_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~18_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\mux_in_2_ALU|saida[16]~358_combout ),
	.datad(\mux_in_2_ALU|saida[16]~348_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[16]~359_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[16]~359 .lut_mask = 16'hFFEA;
defparam \mux_in_2_ALU|saida[16]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
fiftyfivenm_lcell_comb \regfile|regs[11][15]~feeder (
// Equation(s):
// \regfile|regs[11][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[11][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N5
dffeas \regfile|regs[11][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][15] .is_wysiwyg = "true";
defparam \regfile|regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \regfile|regs[9][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][15] .is_wysiwyg = "true";
defparam \regfile|regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
fiftyfivenm_lcell_comb \regfile|regs[8][15]~feeder (
// Equation(s):
// \regfile|regs[8][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[8][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \regfile|regs[8][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][15] .is_wysiwyg = "true";
defparam \regfile|regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \regfile|regs[10][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][15] .is_wysiwyg = "true";
defparam \regfile|regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~181 (
// Equation(s):
// \regfile|ReadData1[15]~181_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][15]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][15]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[8][15]~q ),
	.datac(\regfile|regs[10][15]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~181_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~181 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[15]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~182 (
// Equation(s):
// \regfile|ReadData1[15]~182_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[15]~181_combout  & (\regfile|regs[11][15]~q )) # (!\regfile|ReadData1[15]~181_combout  & ((\regfile|regs[9][15]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[15]~181_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[11][15]~q ),
	.datac(\regfile|regs[9][15]~q ),
	.datad(\regfile|ReadData1[15]~181_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~182_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~182 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[15]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \regfile|regs[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][15] .is_wysiwyg = "true";
defparam \regfile|regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \regfile|regs[1][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][15] .is_wysiwyg = "true";
defparam \regfile|regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
fiftyfivenm_lcell_comb \regfile|regs[3][15]~feeder (
// Equation(s):
// \regfile|regs[3][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \regfile|regs[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][15] .is_wysiwyg = "true";
defparam \regfile|regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~183 (
// Equation(s):
// \regfile|ReadData1[15]~183_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][15]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][15]~q ))

	.dataa(\regfile|regs[1][15]~q ),
	.datab(\regfile|regs[3][15]~q ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~183_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~183 .lut_mask = 16'hCCAA;
defparam \regfile|ReadData1[15]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~184 (
// Equation(s):
// \regfile|ReadData1[15]~184_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[15]~183_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][15]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[2][15]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[15]~183_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~184_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~184 .lut_mask = 16'hEA40;
defparam \regfile|ReadData1[15]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~185 (
// Equation(s):
// \regfile|ReadData1[15]~185_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[15]~182_combout ) # ((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (((!\imen|memoria_ROM~2_combout  & \regfile|ReadData1[15]~184_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[15]~182_combout ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[15]~184_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~185_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~185 .lut_mask = 16'hADA8;
defparam \regfile|ReadData1[15]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \regfile|regs[7][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][15] .is_wysiwyg = "true";
defparam \regfile|regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \regfile|regs[4][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][15] .is_wysiwyg = "true";
defparam \regfile|regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \regfile|regs[5][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][15] .is_wysiwyg = "true";
defparam \regfile|regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~179 (
// Equation(s):
// \regfile|ReadData1[15]~179_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][15]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][15]~q ))))

	.dataa(\regfile|regs[4][15]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][15]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~179_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~179 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[15]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~180 (
// Equation(s):
// \regfile|ReadData1[15]~180_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[15]~179_combout  & (\regfile|regs[7][15]~q )) # (!\regfile|ReadData1[15]~179_combout  & ((\regfile|regs[6][15]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[15]~179_combout ))))

	.dataa(\regfile|regs[7][15]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][15]~q ),
	.datad(\regfile|ReadData1[15]~179_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~180_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~180 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[15]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \regfile|regs[12][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][15] .is_wysiwyg = "true";
defparam \regfile|regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N15
dffeas \regfile|regs[13][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][15] .is_wysiwyg = "true";
defparam \regfile|regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~186 (
// Equation(s):
// \regfile|ReadData1[15]~186_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][15]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][15]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[12][15]~q ),
	.datac(\regfile|regs[13][15]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~186_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~186 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[15]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \regfile|regs[15][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[15]~82_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][15] .is_wysiwyg = "true";
defparam \regfile|regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \regfile|regs[14][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][15] .is_wysiwyg = "true";
defparam \regfile|regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~187 (
// Equation(s):
// \regfile|ReadData1[15]~187_combout  = (\regfile|ReadData1[15]~186_combout  & ((\regfile|regs[15][15]~q ) # ((!\imen|memoria_ROM~13_combout )))) # (!\regfile|ReadData1[15]~186_combout  & (((\imen|memoria_ROM~13_combout  & \regfile|regs[14][15]~q ))))

	.dataa(\regfile|ReadData1[15]~186_combout ),
	.datab(\regfile|regs[15][15]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|regs[14][15]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~187_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~187 .lut_mask = 16'hDA8A;
defparam \regfile|ReadData1[15]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~188 (
// Equation(s):
// \regfile|ReadData1[15]~188_combout  = (\regfile|ReadData1[15]~185_combout  & (((\regfile|ReadData1[15]~187_combout )) # (!\imen|memoria_ROM~2_combout ))) # (!\regfile|ReadData1[15]~185_combout  & (\imen|memoria_ROM~2_combout  & 
// (\regfile|ReadData1[15]~180_combout )))

	.dataa(\regfile|ReadData1[15]~185_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[15]~180_combout ),
	.datad(\regfile|ReadData1[15]~187_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~188_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~188 .lut_mask = 16'hEA62;
defparam \regfile|ReadData1[15]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \regfile|regs[30][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][15] .is_wysiwyg = "true";
defparam \regfile|regs[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N5
dffeas \regfile|regs[26][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][15] .is_wysiwyg = "true";
defparam \regfile|regs[26][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
fiftyfivenm_lcell_comb \regfile|regs[18][15]~feeder (
// Equation(s):
// \regfile|regs[18][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[18][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[18][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[18][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N3
dffeas \regfile|regs[18][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[18][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][15] .is_wysiwyg = "true";
defparam \regfile|regs[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
fiftyfivenm_lcell_comb \regfile|regs[22][15]~feeder (
// Equation(s):
// \regfile|regs[22][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \regfile|regs[22][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][15] .is_wysiwyg = "true";
defparam \regfile|regs[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~171 (
// Equation(s):
// \regfile|ReadData1[15]~171_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[22][15]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[18][15]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[18][15]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][15]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~171_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~171 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[15]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~172 (
// Equation(s):
// \regfile|ReadData1[15]~172_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[15]~171_combout  & (\regfile|regs[30][15]~q )) # (!\regfile|ReadData1[15]~171_combout  & ((\regfile|regs[26][15]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[15]~171_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[30][15]~q ),
	.datac(\regfile|regs[26][15]~q ),
	.datad(\regfile|ReadData1[15]~171_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~172_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~172 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[15]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
fiftyfivenm_lcell_comb \regfile|regs[28][15]~feeder (
// Equation(s):
// \regfile|regs[28][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[28][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[28][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[28][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \regfile|regs[28][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[28][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][15] .is_wysiwyg = "true";
defparam \regfile|regs[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \regfile|regs[24][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][15] .is_wysiwyg = "true";
defparam \regfile|regs[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
fiftyfivenm_lcell_comb \regfile|regs[16][15]~feeder (
// Equation(s):
// \regfile|regs[16][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \regfile|regs[16][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][15] .is_wysiwyg = "true";
defparam \regfile|regs[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
fiftyfivenm_lcell_comb \regfile|regs[20][15]~feeder (
// Equation(s):
// \regfile|regs[20][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \regfile|regs[20][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][15] .is_wysiwyg = "true";
defparam \regfile|regs[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~173 (
// Equation(s):
// \regfile|ReadData1[15]~173_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[20][15]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[16][15]~q ))))

	.dataa(\regfile|regs[16][15]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[20][15]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~173_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~173 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[15]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~174 (
// Equation(s):
// \regfile|ReadData1[15]~174_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[15]~173_combout  & (\regfile|regs[28][15]~q )) # (!\regfile|ReadData1[15]~173_combout  & ((\regfile|regs[24][15]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[15]~173_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[28][15]~q ),
	.datac(\regfile|regs[24][15]~q ),
	.datad(\regfile|ReadData1[15]~173_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~174_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~174 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[15]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~175 (
// Equation(s):
// \regfile|ReadData1[15]~175_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[15]~172_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[15]~174_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[15]~172_combout ),
	.datad(\regfile|ReadData1[15]~174_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~175_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~175 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[15]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N27
dffeas \regfile|regs[23][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][15] .is_wysiwyg = "true";
defparam \regfile|regs[23][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
fiftyfivenm_lcell_comb \regfile|regs[31][15]~feeder (
// Equation(s):
// \regfile|regs[31][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[31][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[31][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[31][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \regfile|regs[31][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[31][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][15] .is_wysiwyg = "true";
defparam \regfile|regs[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
fiftyfivenm_lcell_comb \regfile|regs[27][15]~feeder (
// Equation(s):
// \regfile|regs[27][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \regfile|regs[27][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][15] .is_wysiwyg = "true";
defparam \regfile|regs[27][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
fiftyfivenm_lcell_comb \regfile|regs[19][15]~feeder (
// Equation(s):
// \regfile|regs[19][15]~feeder_combout  = \mux_valor_write_data|saida[15]~82_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[15]~82_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][15]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \regfile|regs[19][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][15] .is_wysiwyg = "true";
defparam \regfile|regs[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~176 (
// Equation(s):
// \regfile|ReadData1[15]~176_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[27][15]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[19][15]~q )))))

	.dataa(\regfile|regs[27][15]~q ),
	.datab(\regfile|regs[19][15]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~176_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~176 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[15]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~177 (
// Equation(s):
// \regfile|ReadData1[15]~177_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[15]~176_combout  & ((\regfile|regs[31][15]~q ))) # (!\regfile|ReadData1[15]~176_combout  & (\regfile|regs[23][15]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[15]~176_combout ))))

	.dataa(\regfile|regs[23][15]~q ),
	.datab(\regfile|regs[31][15]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[15]~176_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~177_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~177 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[15]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \regfile|regs[29][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][15] .is_wysiwyg = "true";
defparam \regfile|regs[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \regfile|regs[21][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][15] .is_wysiwyg = "true";
defparam \regfile|regs[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \regfile|regs[25][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][15] .is_wysiwyg = "true";
defparam \regfile|regs[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \regfile|regs[17][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][15] .is_wysiwyg = "true";
defparam \regfile|regs[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~169 (
// Equation(s):
// \regfile|ReadData1[15]~169_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[25][15]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[17][15]~q )))))

	.dataa(\regfile|regs[25][15]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[17][15]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~169_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~169 .lut_mask = 16'hEE30;
defparam \regfile|ReadData1[15]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~170 (
// Equation(s):
// \regfile|ReadData1[15]~170_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[15]~169_combout  & (\regfile|regs[29][15]~q )) # (!\regfile|ReadData1[15]~169_combout  & ((\regfile|regs[21][15]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[15]~169_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[29][15]~q ),
	.datac(\regfile|regs[21][15]~q ),
	.datad(\regfile|ReadData1[15]~169_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~170_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~170 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[15]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~178 (
// Equation(s):
// \regfile|ReadData1[15]~178_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[15]~175_combout  & (\regfile|ReadData1[15]~177_combout )) # (!\regfile|ReadData1[15]~175_combout  & ((\regfile|ReadData1[15]~170_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[15]~175_combout ))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[15]~175_combout ),
	.datac(\regfile|ReadData1[15]~177_combout ),
	.datad(\regfile|ReadData1[15]~170_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~178_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~178 .lut_mask = 16'hE6C4;
defparam \regfile|ReadData1[15]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~688 (
// Equation(s):
// \regfile|ReadData1[15]~688_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[15]~178_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[15]~188_combout ))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[15]~188_combout ),
	.datad(\regfile|ReadData1[15]~178_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~688_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~688 .lut_mask = 16'h3210;
defparam \regfile|ReadData1[15]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
fiftyfivenm_lcell_comb \ula|Add1~28 (
// Equation(s):
// \ula|Add1~28_combout  = ((\regfile|ReadData1[14]~689_combout  $ (\mux_in_2_ALU|saida[14]~403_combout  $ (\ula|Add1~27 )))) # (GND)
// \ula|Add1~29  = CARRY((\regfile|ReadData1[14]~689_combout  & ((!\ula|Add1~27 ) # (!\mux_in_2_ALU|saida[14]~403_combout ))) # (!\regfile|ReadData1[14]~689_combout  & (!\mux_in_2_ALU|saida[14]~403_combout  & !\ula|Add1~27 )))

	.dataa(\regfile|ReadData1[14]~689_combout ),
	.datab(\mux_in_2_ALU|saida[14]~403_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~27 ),
	.combout(\ula|Add1~28_combout ),
	.cout(\ula|Add1~29 ));
// synopsys translate_off
defparam \ula|Add1~28 .lut_mask = 16'h962B;
defparam \ula|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
fiftyfivenm_lcell_comb \ula|Add1~30 (
// Equation(s):
// \ula|Add1~30_combout  = (\mux_in_2_ALU|saida[15]~381_combout  & ((\regfile|ReadData1[15]~688_combout  & (!\ula|Add1~29 )) # (!\regfile|ReadData1[15]~688_combout  & ((\ula|Add1~29 ) # (GND))))) # (!\mux_in_2_ALU|saida[15]~381_combout  & 
// ((\regfile|ReadData1[15]~688_combout  & (\ula|Add1~29  & VCC)) # (!\regfile|ReadData1[15]~688_combout  & (!\ula|Add1~29 ))))
// \ula|Add1~31  = CARRY((\mux_in_2_ALU|saida[15]~381_combout  & ((!\ula|Add1~29 ) # (!\regfile|ReadData1[15]~688_combout ))) # (!\mux_in_2_ALU|saida[15]~381_combout  & (!\regfile|ReadData1[15]~688_combout  & !\ula|Add1~29 )))

	.dataa(\mux_in_2_ALU|saida[15]~381_combout ),
	.datab(\regfile|ReadData1[15]~688_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~29 ),
	.combout(\ula|Add1~30_combout ),
	.cout(\ula|Add1~31 ));
// synopsys translate_off
defparam \ula|Add1~30 .lut_mask = 16'h692B;
defparam \ula|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
fiftyfivenm_lcell_comb \ula|Mux16~7 (
// Equation(s):
// \ula|Mux16~7_combout  = (\ula_ctrl|Mux0~9_combout  & (!\ula_ctrl|Mux3~12_combout  & \ula|Add1~30_combout ))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(gnd),
	.datad(\ula|Add1~30_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~7 .lut_mask = 16'h2200;
defparam \ula|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft1~7 (
// Equation(s):
// \ula|ShiftLeft1~7_combout  = (\imen|memoria_ROM~84_combout  & ((\imen|memoria_ROM~2_combout ) # ((\imen|memoria_ROM~13_combout ) # (!\regfile|Equal1~0_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|Equal1~0_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~84_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~7 .lut_mask = 16'hFB00;
defparam \ula|ShiftLeft1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \regfile|regs[4][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][13] .is_wysiwyg = "true";
defparam \regfile|regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \regfile|regs[5][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][13] .is_wysiwyg = "true";
defparam \regfile|regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~200 (
// Equation(s):
// \regfile|ReadData1[13]~200_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][13]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][13]~q ))))

	.dataa(\regfile|regs[4][13]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][13]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~200_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~200 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[13]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \regfile|regs[6][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][13] .is_wysiwyg = "true";
defparam \regfile|regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \regfile|regs[7][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][13] .is_wysiwyg = "true";
defparam \regfile|regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~201 (
// Equation(s):
// \regfile|ReadData1[13]~201_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[13]~200_combout  & ((\regfile|regs[7][13]~q ))) # (!\regfile|ReadData1[13]~200_combout  & (\regfile|regs[6][13]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[13]~200_combout ))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|ReadData1[13]~200_combout ),
	.datac(\regfile|regs[6][13]~q ),
	.datad(\regfile|regs[7][13]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~201_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~201 .lut_mask = 16'hEC64;
defparam \regfile|ReadData1[13]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \regfile|regs[14][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][13] .is_wysiwyg = "true";
defparam \regfile|regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \regfile|regs[15][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][13] .is_wysiwyg = "true";
defparam \regfile|regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
fiftyfivenm_lcell_comb \regfile|regs[12][13]~feeder (
// Equation(s):
// \regfile|regs[12][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[12][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[12][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[12][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \regfile|regs[12][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][13] .is_wysiwyg = "true";
defparam \regfile|regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
fiftyfivenm_lcell_comb \regfile|regs[13][13]~feeder (
// Equation(s):
// \regfile|regs[13][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[13][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \regfile|regs[13][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][13] .is_wysiwyg = "true";
defparam \regfile|regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~207 (
// Equation(s):
// \regfile|ReadData1[13]~207_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][13]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][13]~q ))))

	.dataa(\regfile|regs[12][13]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][13]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~207_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~207 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[13]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~208 (
// Equation(s):
// \regfile|ReadData1[13]~208_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[13]~207_combout  & ((\regfile|regs[15][13]~q ))) # (!\regfile|ReadData1[13]~207_combout  & (\regfile|regs[14][13]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[13]~207_combout ))))

	.dataa(\regfile|regs[14][13]~q ),
	.datab(\regfile|regs[15][13]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[13]~207_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~208_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~208 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[13]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N27
dffeas \regfile|regs[11][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][13] .is_wysiwyg = "true";
defparam \regfile|regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \regfile|regs[9][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][13] .is_wysiwyg = "true";
defparam \regfile|regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N21
dffeas \regfile|regs[8][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][13] .is_wysiwyg = "true";
defparam \regfile|regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \regfile|regs[10][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][13] .is_wysiwyg = "true";
defparam \regfile|regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~202 (
// Equation(s):
// \regfile|ReadData1[13]~202_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][13]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][13]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[8][13]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[10][13]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~202_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~202 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[13]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~203 (
// Equation(s):
// \regfile|ReadData1[13]~203_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[13]~202_combout  & (\regfile|regs[11][13]~q )) # (!\regfile|ReadData1[13]~202_combout  & ((\regfile|regs[9][13]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[13]~202_combout ))))

	.dataa(\regfile|regs[11][13]~q ),
	.datab(\regfile|regs[9][13]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[13]~202_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~203_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~203 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[13]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \regfile|regs[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][13] .is_wysiwyg = "true";
defparam \regfile|regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
fiftyfivenm_lcell_comb \regfile|regs[1][13]~feeder (
// Equation(s):
// \regfile|regs[1][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \regfile|regs[1][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][13] .is_wysiwyg = "true";
defparam \regfile|regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \regfile|regs[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][13] .is_wysiwyg = "true";
defparam \regfile|regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~204 (
// Equation(s):
// \regfile|ReadData1[13]~204_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][13]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][13]~q ))

	.dataa(\regfile|regs[1][13]~q ),
	.datab(gnd),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|regs[3][13]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~204_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~204 .lut_mask = 16'hFA0A;
defparam \regfile|ReadData1[13]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~205 (
// Equation(s):
// \regfile|ReadData1[13]~205_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[13]~204_combout )))) # (!\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout  & (\regfile|regs[2][13]~q )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[2][13]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[13]~204_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~205_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~205 .lut_mask = 16'hF808;
defparam \regfile|ReadData1[13]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~206 (
// Equation(s):
// \regfile|ReadData1[13]~206_combout  = (\imen|memoria_ROM~2_combout  & (\imen|memoria_ROM~7_combout )) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[13]~203_combout )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|ReadData1[13]~205_combout )))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[13]~203_combout ),
	.datad(\regfile|ReadData1[13]~205_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~206_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~206 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[13]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~209 (
// Equation(s):
// \regfile|ReadData1[13]~209_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[13]~206_combout  & ((\regfile|ReadData1[13]~208_combout ))) # (!\regfile|ReadData1[13]~206_combout  & (\regfile|ReadData1[13]~201_combout )))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[13]~206_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|ReadData1[13]~201_combout ),
	.datac(\regfile|ReadData1[13]~208_combout ),
	.datad(\regfile|ReadData1[13]~206_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~209_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~209 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[13]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~210 (
// Equation(s):
// \regfile|ReadData1[13]~210_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[13]~199_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[13]~209_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[13]~199_combout ),
	.datad(\regfile|ReadData1[13]~209_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~210_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~210 .lut_mask = 16'hF3C0;
defparam \regfile|ReadData1[13]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft1~28 (
// Equation(s):
// \ula|ShiftLeft1~28_combout  = (\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[12]~252_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[13]~210_combout )))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\regfile|ReadData1[12]~252_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[13]~210_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~28 .lut_mask = 16'h8A80;
defparam \ula|ShiftLeft1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[15]~189 (
// Equation(s):
// \regfile|ReadData1[15]~189_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[15]~178_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[15]~188_combout ))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[15]~188_combout ),
	.datad(\regfile|ReadData1[15]~178_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[15]~189_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[15]~189 .lut_mask = 16'hFA50;
defparam \regfile|ReadData1[15]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[14]~231 (
// Equation(s):
// \regfile|ReadData1[14]~231_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[14]~220_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[14]~230_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[14]~220_combout ),
	.datad(\regfile|ReadData1[14]~230_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[14]~231_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[14]~231 .lut_mask = 16'hF3C0;
defparam \regfile|ReadData1[14]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft1~29 (
// Equation(s):
// \ula|ShiftLeft1~29_combout  = (!\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[14]~231_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[15]~189_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[15]~189_combout ),
	.datad(\regfile|ReadData1[14]~231_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~29 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft1~30 (
// Equation(s):
// \ula|ShiftLeft1~30_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftLeft1~28_combout ) # (\ula|ShiftLeft1~29_combout )))

	.dataa(\ula|ShiftLeft1~7_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft1~28_combout ),
	.datad(\ula|ShiftLeft1~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~30 .lut_mask = 16'hAAA0;
defparam \ula|ShiftLeft1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
fiftyfivenm_lcell_comb \ula|Mux16~4 (
// Equation(s):
// \ula|Mux16~4_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & (\ula|ShiftLeft1~30_combout )) # (!\ula_ctrl|Mux3~12_combout  & ((\ula|Add1~30_combout )))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|ShiftLeft1~30_combout ),
	.datad(\ula|Add1~30_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~4 .lut_mask = 16'hD9C8;
defparam \ula|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
fiftyfivenm_lcell_comb \ula|Mux16~5 (
// Equation(s):
// \ula|Mux16~5_combout  = (\ula_ctrl|Mux0~9_combout  & ((\mux_in_2_ALU|saida[15]~381_combout  & ((\regfile|ReadData1[15]~688_combout ) # (\ula|Mux16~4_combout ))) # (!\mux_in_2_ALU|saida[15]~381_combout  & (\regfile|ReadData1[15]~688_combout  & 
// \ula|Mux16~4_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux16~4_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\mux_in_2_ALU|saida[15]~381_combout ),
	.datac(\regfile|ReadData1[15]~688_combout ),
	.datad(\ula|Mux16~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~5 .lut_mask = 16'hFD80;
defparam \ula|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
fiftyfivenm_lcell_comb \ula|result~30 (
// Equation(s):
// \ula|result~30_combout  = \mux_in_2_ALU|saida[15]~381_combout  $ (\regfile|ReadData1[15]~688_combout )

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[15]~381_combout ),
	.datac(\regfile|ReadData1[15]~688_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|result~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~30 .lut_mask = 16'h3C3C;
defparam \ula|result~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
fiftyfivenm_lcell_comb \ula|ShiftRight3~27 (
// Equation(s):
// \ula|ShiftRight3~27_combout  = (!\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[16]~672_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[15]~189_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[15]~189_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~27 .lut_mask = 16'h5410;
defparam \ula|ShiftRight3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \regfile|regs[15][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[20]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][20] .is_wysiwyg = "true";
defparam \regfile|regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \regfile|regs[14][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][20] .is_wysiwyg = "true";
defparam \regfile|regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \regfile|regs[13][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][20] .is_wysiwyg = "true";
defparam \regfile|regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \regfile|regs[12][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][20] .is_wysiwyg = "true";
defparam \regfile|regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~268 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~268_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][20]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][20]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][20]~q ),
	.datac(\regfile|regs[12][20]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~268_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~268 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[20]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~269 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~269_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[20]~268_combout  & (\regfile|regs[15][20]~q )) # (!\mux_in_2_ALU|saida[20]~268_combout  & ((\regfile|regs[14][20]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[20]~268_combout ))))

	.dataa(\regfile|regs[15][20]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[14][20]~q ),
	.datad(\mux_in_2_ALU|saida[20]~268_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~269_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~269 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[20]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N15
dffeas \regfile|regs[2][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][20] .is_wysiwyg = "true";
defparam \regfile|regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
fiftyfivenm_lcell_comb \regfile|regs[3][20]~feeder (
// Equation(s):
// \regfile|regs[3][20]~feeder_combout  = \mux_valor_write_data|saida[20]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~77_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][20]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \regfile|regs[3][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][20] .is_wysiwyg = "true";
defparam \regfile|regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \regfile|regs[1][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][20] .is_wysiwyg = "true";
defparam \regfile|regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~265 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~265_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][20]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][20]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[3][20]~q ),
	.datac(\regfile|regs[1][20]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~265_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~265 .lut_mask = 16'hD800;
defparam \mux_in_2_ALU|saida[20]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~266 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~266_combout  = (\mux_in_2_ALU|saida[20]~265_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][20]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][20]~q ),
	.datad(\mux_in_2_ALU|saida[20]~265_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~266_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~266 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[20]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \regfile|regs[6][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][20] .is_wysiwyg = "true";
defparam \regfile|regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \regfile|regs[7][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][20] .is_wysiwyg = "true";
defparam \regfile|regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \regfile|regs[5][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][20] .is_wysiwyg = "true";
defparam \regfile|regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \regfile|regs[4][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][20] .is_wysiwyg = "true";
defparam \regfile|regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~263 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~263_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][20]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][20]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][20]~q ),
	.datac(\regfile|regs[4][20]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~263_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~263 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[20]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~264 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~264_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[20]~263_combout  & ((\regfile|regs[7][20]~q ))) # (!\mux_in_2_ALU|saida[20]~263_combout  & (\regfile|regs[6][20]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[20]~263_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][20]~q ),
	.datac(\regfile|regs[7][20]~q ),
	.datad(\mux_in_2_ALU|saida[20]~263_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~264_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~264 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[20]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~267 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~267_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[20]~264_combout ))) # (!\imen|memoria_ROM~23_combout  & 
// (\mux_in_2_ALU|saida[20]~266_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[20]~266_combout ),
	.datad(\mux_in_2_ALU|saida[20]~264_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~267_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~267 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[20]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \regfile|regs[9][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][20] .is_wysiwyg = "true";
defparam \regfile|regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \regfile|regs[11][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][20] .is_wysiwyg = "true";
defparam \regfile|regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
fiftyfivenm_lcell_comb \regfile|regs[8][20]~feeder (
// Equation(s):
// \regfile|regs[8][20]~feeder_combout  = \mux_valor_write_data|saida[20]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~77_combout ),
	.cin(gnd),
	.combout(\regfile|regs[8][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[8][20]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[8][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N27
dffeas \regfile|regs[8][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][20] .is_wysiwyg = "true";
defparam \regfile|regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
fiftyfivenm_lcell_comb \regfile|regs[10][20]~feeder (
// Equation(s):
// \regfile|regs[10][20]~feeder_combout  = \mux_valor_write_data|saida[20]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~77_combout ),
	.cin(gnd),
	.combout(\regfile|regs[10][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[10][20]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[10][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N17
dffeas \regfile|regs[10][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[10][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][20] .is_wysiwyg = "true";
defparam \regfile|regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~261 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~261_combout  = (\imen|memoria_ROM~39_combout  & (((\regfile|regs[10][20]~q ) # (\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (\regfile|regs[8][20]~q  & ((!\imen|memoria_ROM~35_combout ))))

	.dataa(\regfile|regs[8][20]~q ),
	.datab(\regfile|regs[10][20]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~261_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~261 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[20]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~262 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~262_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[20]~261_combout  & ((\regfile|regs[11][20]~q ))) # (!\mux_in_2_ALU|saida[20]~261_combout  & (\regfile|regs[9][20]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[20]~261_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[9][20]~q ),
	.datac(\regfile|regs[11][20]~q ),
	.datad(\mux_in_2_ALU|saida[20]~261_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~262_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~262 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[20]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~270 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~270_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[20]~267_combout  & (\mux_in_2_ALU|saida[20]~269_combout )) # (!\mux_in_2_ALU|saida[20]~267_combout  & ((\mux_in_2_ALU|saida[20]~262_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[20]~267_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[20]~269_combout ),
	.datac(\mux_in_2_ALU|saida[20]~267_combout ),
	.datad(\mux_in_2_ALU|saida[20]~262_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~270_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~270 .lut_mask = 16'hDAD0;
defparam \mux_in_2_ALU|saida[20]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \regfile|regs[25][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][20] .is_wysiwyg = "true";
defparam \regfile|regs[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \regfile|regs[29][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][20] .is_wysiwyg = "true";
defparam \regfile|regs[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
fiftyfivenm_lcell_comb \regfile|regs[21][20]~feeder (
// Equation(s):
// \regfile|regs[21][20]~feeder_combout  = \mux_valor_write_data|saida[20]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~77_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][20]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \regfile|regs[21][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][20] .is_wysiwyg = "true";
defparam \regfile|regs[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \regfile|regs[17][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][20] .is_wysiwyg = "true";
defparam \regfile|regs[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~250 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~250_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[21][20]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[17][20]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[21][20]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[17][20]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~250 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~251 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~251_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[20]~250_combout  & ((\regfile|regs[29][20]~q ))) # (!\mux_in_2_ALU|saida[20]~250_combout  & (\regfile|regs[25][20]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[20]~250_combout ))))

	.dataa(\regfile|regs[25][20]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[29][20]~q ),
	.datad(\mux_in_2_ALU|saida[20]~250_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~251 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N29
dffeas \regfile|regs[20][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][20] .is_wysiwyg = "true";
defparam \regfile|regs[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \regfile|regs[28][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][20] .is_wysiwyg = "true";
defparam \regfile|regs[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N21
dffeas \regfile|regs[24][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][20] .is_wysiwyg = "true";
defparam \regfile|regs[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \regfile|regs[16][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][20] .is_wysiwyg = "true";
defparam \regfile|regs[16][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~254 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~254_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[24][20]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[16][20]~q )))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[24][20]~q ),
	.datac(\regfile|regs[16][20]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~254 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~255 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~255_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[20]~254_combout  & ((\regfile|regs[28][20]~q ))) # (!\mux_in_2_ALU|saida[20]~254_combout  & (\regfile|regs[20][20]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[20]~254_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[20][20]~q ),
	.datac(\regfile|regs[28][20]~q ),
	.datad(\mux_in_2_ALU|saida[20]~254_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~255_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~255 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[20]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \regfile|regs[30][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][20] .is_wysiwyg = "true";
defparam \regfile|regs[30][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
fiftyfivenm_lcell_comb \regfile|regs[22][20]~feeder (
// Equation(s):
// \regfile|regs[22][20]~feeder_combout  = \mux_valor_write_data|saida[20]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~77_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][20]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \regfile|regs[22][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][20] .is_wysiwyg = "true";
defparam \regfile|regs[22][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
fiftyfivenm_lcell_comb \regfile|regs[26][20]~feeder (
// Equation(s):
// \regfile|regs[26][20]~feeder_combout  = \mux_valor_write_data|saida[20]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[20]~77_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][20]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \regfile|regs[26][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][20] .is_wysiwyg = "true";
defparam \regfile|regs[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \regfile|regs[18][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][20] .is_wysiwyg = "true";
defparam \regfile|regs[18][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~252 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~252_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][20]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[18][20]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[26][20]~q ),
	.datab(\regfile|regs[18][20]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~252 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~253 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~253_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[20]~252_combout  & (\regfile|regs[30][20]~q )) # (!\mux_in_2_ALU|saida[20]~252_combout  & ((\regfile|regs[22][20]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[20]~252_combout ))))

	.dataa(\regfile|regs[30][20]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[22][20]~q ),
	.datad(\mux_in_2_ALU|saida[20]~252_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~253 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~256 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~256_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[20]~253_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// (\mux_in_2_ALU|saida[20]~255_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[20]~255_combout ),
	.datad(\mux_in_2_ALU|saida[20]~253_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~256 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \regfile|regs[27][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][20] .is_wysiwyg = "true";
defparam \regfile|regs[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \regfile|regs[23][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][20] .is_wysiwyg = "true";
defparam \regfile|regs[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~257 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~257_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][20]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][20]~q )))))

	.dataa(\regfile|regs[23][20]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][20]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~257 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \regfile|regs[31][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][20] .is_wysiwyg = "true";
defparam \regfile|regs[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~258 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~258_combout  = (\mux_in_2_ALU|saida[20]~257_combout  & (((\regfile|regs[31][20]~q ) # (!\imen|memoria_ROM~29_combout )))) # (!\mux_in_2_ALU|saida[20]~257_combout  & (\regfile|regs[27][20]~q  & ((\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[27][20]~q ),
	.datab(\mux_in_2_ALU|saida[20]~257_combout ),
	.datac(\regfile|regs[31][20]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~258 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~259 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~259_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[20]~256_combout  & ((\mux_in_2_ALU|saida[20]~258_combout ))) # (!\mux_in_2_ALU|saida[20]~256_combout  & (\mux_in_2_ALU|saida[20]~251_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[20]~256_combout ))))

	.dataa(\mux_in_2_ALU|saida[20]~251_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[20]~256_combout ),
	.datad(\mux_in_2_ALU|saida[20]~258_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~259_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~259 .lut_mask = 16'hF838;
defparam \mux_in_2_ALU|saida[20]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~260 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~260_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[20]~259_combout )

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[20]~259_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~260_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~260 .lut_mask = 16'hAA00;
defparam \mux_in_2_ALU|saida[20]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[20]~271 (
// Equation(s):
// \mux_in_2_ALU|saida[20]~271_combout  = (\mux_in_2_ALU|saida[20]~260_combout ) # ((\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[20]~270_combout  & \mux_in_2_ALU|saida[31]~713_combout )))

	.dataa(\mux_in_2_ALU|saida[20]~270_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\mux_in_2_ALU|saida[20]~260_combout ),
	.datad(\mux_in_2_ALU|saida[31]~18_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[20]~271_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[20]~271 .lut_mask = 16'hFFF8;
defparam \mux_in_2_ALU|saida[20]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~585 (
// Equation(s):
// \regfile|ReadData1[20]~585_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][20]~q ) # ((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (((\regfile|regs[12][20]~q  & !\imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|regs[13][20]~q ),
	.datab(\regfile|regs[12][20]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~585_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~585 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[20]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~586 (
// Equation(s):
// \regfile|ReadData1[20]~586_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[20]~585_combout  & ((\regfile|regs[15][20]~q ))) # (!\regfile|ReadData1[20]~585_combout  & (\regfile|regs[14][20]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[20]~585_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[14][20]~q ),
	.datac(\regfile|regs[15][20]~q ),
	.datad(\regfile|ReadData1[20]~585_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~586_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~586 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[20]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~580 (
// Equation(s):
// \regfile|ReadData1[20]~580_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][20]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][20]~q ))))

	.dataa(\regfile|regs[4][20]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][20]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~580_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~580 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[20]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~581 (
// Equation(s):
// \regfile|ReadData1[20]~581_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[20]~580_combout  & (\regfile|regs[7][20]~q )) # (!\regfile|ReadData1[20]~580_combout  & ((\regfile|regs[6][20]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[20]~580_combout ))))

	.dataa(\regfile|regs[7][20]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][20]~q ),
	.datad(\regfile|ReadData1[20]~580_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~581_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~581 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[20]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~582 (
// Equation(s):
// \regfile|ReadData1[20]~582_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][20]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][20]~q )))

	.dataa(gnd),
	.datab(\regfile|regs[3][20]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|regs[1][20]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~582_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~582 .lut_mask = 16'hCFC0;
defparam \regfile|ReadData1[20]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~583 (
// Equation(s):
// \regfile|ReadData1[20]~583_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[20]~582_combout )))) # (!\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout  & ((\regfile|regs[2][20]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[20]~582_combout ),
	.datad(\regfile|regs[2][20]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~583_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~583 .lut_mask = 16'hE2C0;
defparam \regfile|ReadData1[20]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~584 (
// Equation(s):
// \regfile|ReadData1[20]~584_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[20]~581_combout )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|ReadData1[20]~583_combout )))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[20]~581_combout ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[20]~583_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~584_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~584 .lut_mask = 16'hE5E0;
defparam \regfile|ReadData1[20]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~578 (
// Equation(s):
// \regfile|ReadData1[20]~578_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][20]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][20]~q ))))

	.dataa(\regfile|regs[8][20]~q ),
	.datab(\regfile|regs[10][20]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~578_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~578 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[20]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~579 (
// Equation(s):
// \regfile|ReadData1[20]~579_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[20]~578_combout  & (\regfile|regs[11][20]~q )) # (!\regfile|ReadData1[20]~578_combout  & ((\regfile|regs[9][20]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[20]~578_combout ))))

	.dataa(\regfile|regs[11][20]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|regs[9][20]~q ),
	.datad(\regfile|ReadData1[20]~578_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~579_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~579 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[20]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~587 (
// Equation(s):
// \regfile|ReadData1[20]~587_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[20]~584_combout  & (\regfile|ReadData1[20]~586_combout )) # (!\regfile|ReadData1[20]~584_combout  & ((\regfile|ReadData1[20]~579_combout ))))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[20]~584_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[20]~586_combout ),
	.datac(\regfile|ReadData1[20]~584_combout ),
	.datad(\regfile|ReadData1[20]~579_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~587_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~587 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[20]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~683 (
// Equation(s):
// \regfile|ReadData1[20]~683_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[20]~577_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[20]~587_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[20]~577_combout ),
	.datad(\regfile|ReadData1[20]~587_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~683_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~683 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[20]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
fiftyfivenm_lcell_comb \regfile|regs[23][22]~feeder (
// Equation(s):
// \regfile|regs[23][22]~feeder_combout  = \mux_valor_write_data|saida[22]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[22]~75_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][22]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \regfile|regs[23][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][22] .is_wysiwyg = "true";
defparam \regfile|regs[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \regfile|regs[19][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][22] .is_wysiwyg = "true";
defparam \regfile|regs[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~554 (
// Equation(s):
// \regfile|ReadData1[22]~554_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|regs[23][22]~q )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|regs[19][22]~q )))))

	.dataa(\regfile|regs[23][22]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[19][22]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~554_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~554 .lut_mask = 16'hEE30;
defparam \regfile|ReadData1[22]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
fiftyfivenm_lcell_comb \regfile|regs[27][22]~feeder (
// Equation(s):
// \regfile|regs[27][22]~feeder_combout  = \mux_valor_write_data|saida[22]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[22]~75_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][22]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \regfile|regs[27][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][22] .is_wysiwyg = "true";
defparam \regfile|regs[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \regfile|regs[31][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][22] .is_wysiwyg = "true";
defparam \regfile|regs[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~555 (
// Equation(s):
// \regfile|ReadData1[22]~555_combout  = (\regfile|ReadData1[22]~554_combout  & (((\regfile|regs[31][22]~q ) # (!\imen|memoria_ROM~7_combout )))) # (!\regfile|ReadData1[22]~554_combout  & (\regfile|regs[27][22]~q  & (\imen|memoria_ROM~7_combout )))

	.dataa(\regfile|ReadData1[22]~554_combout ),
	.datab(\regfile|regs[27][22]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|regs[31][22]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~555_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~555 .lut_mask = 16'hEA4A;
defparam \regfile|ReadData1[22]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
fiftyfivenm_lcell_comb \regfile|regs[22][22]~feeder (
// Equation(s):
// \regfile|regs[22][22]~feeder_combout  = \mux_valor_write_data|saida[22]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[22]~75_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][22]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \regfile|regs[22][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][22] .is_wysiwyg = "true";
defparam \regfile|regs[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N15
dffeas \regfile|regs[30][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][22] .is_wysiwyg = "true";
defparam \regfile|regs[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \regfile|regs[18][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][22] .is_wysiwyg = "true";
defparam \regfile|regs[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N23
dffeas \regfile|regs[26][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][22] .is_wysiwyg = "true";
defparam \regfile|regs[26][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~549 (
// Equation(s):
// \regfile|ReadData1[22]~549_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][22]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][22]~q ))))

	.dataa(\regfile|regs[18][22]~q ),
	.datab(\regfile|regs[26][22]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~549_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~549 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[22]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~550 (
// Equation(s):
// \regfile|ReadData1[22]~550_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[22]~549_combout  & ((\regfile|regs[30][22]~q ))) # (!\regfile|ReadData1[22]~549_combout  & (\regfile|regs[22][22]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[22]~549_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[22][22]~q ),
	.datac(\regfile|regs[30][22]~q ),
	.datad(\regfile|ReadData1[22]~549_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~550_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~550 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[22]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \regfile|regs[20][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][22] .is_wysiwyg = "true";
defparam \regfile|regs[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \regfile|regs[16][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][22] .is_wysiwyg = "true";
defparam \regfile|regs[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N15
dffeas \regfile|regs[24][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][22] .is_wysiwyg = "true";
defparam \regfile|regs[24][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~551 (
// Equation(s):
// \regfile|ReadData1[22]~551_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][22]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][22]~q ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[16][22]~q ),
	.datac(\regfile|regs[24][22]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~551_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~551 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[22]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N11
dffeas \regfile|regs[28][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][22] .is_wysiwyg = "true";
defparam \regfile|regs[28][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~552 (
// Equation(s):
// \regfile|ReadData1[22]~552_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[22]~551_combout  & ((\regfile|regs[28][22]~q ))) # (!\regfile|ReadData1[22]~551_combout  & (\regfile|regs[20][22]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[22]~551_combout ))))

	.dataa(\regfile|regs[20][22]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[22]~551_combout ),
	.datad(\regfile|regs[28][22]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~552_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~552 .lut_mask = 16'hF838;
defparam \regfile|ReadData1[22]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~553 (
// Equation(s):
// \regfile|ReadData1[22]~553_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|ReadData1[22]~550_combout )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|ReadData1[22]~552_combout )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[22]~550_combout ),
	.datad(\regfile|ReadData1[22]~552_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~553_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~553 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[22]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
fiftyfivenm_lcell_comb \regfile|regs[25][22]~feeder (
// Equation(s):
// \regfile|regs[25][22]~feeder_combout  = \mux_valor_write_data|saida[22]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[22]~75_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][22]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N17
dffeas \regfile|regs[25][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][22] .is_wysiwyg = "true";
defparam \regfile|regs[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \regfile|regs[29][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][22] .is_wysiwyg = "true";
defparam \regfile|regs[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \regfile|regs[17][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][22] .is_wysiwyg = "true";
defparam \regfile|regs[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
fiftyfivenm_lcell_comb \regfile|regs[21][22]~feeder (
// Equation(s):
// \regfile|regs[21][22]~feeder_combout  = \mux_valor_write_data|saida[22]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[22]~75_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][22]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \regfile|regs[21][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][22] .is_wysiwyg = "true";
defparam \regfile|regs[21][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~547 (
// Equation(s):
// \regfile|ReadData1[22]~547_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[21][22]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[17][22]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[17][22]~q ),
	.datab(\regfile|regs[21][22]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~547_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~547 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[22]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~548 (
// Equation(s):
// \regfile|ReadData1[22]~548_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[22]~547_combout  & ((\regfile|regs[29][22]~q ))) # (!\regfile|ReadData1[22]~547_combout  & (\regfile|regs[25][22]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[22]~547_combout ))))

	.dataa(\regfile|regs[25][22]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[29][22]~q ),
	.datad(\regfile|ReadData1[22]~547_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~548_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~548 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[22]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~556 (
// Equation(s):
// \regfile|ReadData1[22]~556_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[22]~553_combout  & (\regfile|ReadData1[22]~555_combout )) # (!\regfile|ReadData1[22]~553_combout  & ((\regfile|ReadData1[22]~548_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[22]~553_combout ))))

	.dataa(\regfile|ReadData1[22]~555_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[22]~553_combout ),
	.datad(\regfile|ReadData1[22]~548_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~556_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~556 .lut_mask = 16'hBCB0;
defparam \regfile|ReadData1[22]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~681 (
// Equation(s):
// \regfile|ReadData1[22]~681_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[22]~556_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[22]~566_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[22]~566_combout ),
	.datad(\regfile|ReadData1[22]~556_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~681_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~681 .lut_mask = 16'h5410;
defparam \regfile|ReadData1[22]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N11
dffeas \regfile|regs[10][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][22] .is_wysiwyg = "true";
defparam \regfile|regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N7
dffeas \regfile|regs[8][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][22] .is_wysiwyg = "true";
defparam \regfile|regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~217 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~217_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][22]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][22]~q )))))

	.dataa(\regfile|regs[10][22]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[8][22]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~217 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N1
dffeas \regfile|regs[9][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][22] .is_wysiwyg = "true";
defparam \regfile|regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \regfile|regs[11][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][22] .is_wysiwyg = "true";
defparam \regfile|regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~218 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~218_combout  = (\mux_in_2_ALU|saida[22]~217_combout  & (((\regfile|regs[11][22]~q ) # (!\imen|memoria_ROM~35_combout )))) # (!\mux_in_2_ALU|saida[22]~217_combout  & (\regfile|regs[9][22]~q  & ((\imen|memoria_ROM~35_combout ))))

	.dataa(\mux_in_2_ALU|saida[22]~217_combout ),
	.datab(\regfile|regs[9][22]~q ),
	.datac(\regfile|regs[11][22]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~218 .lut_mask = 16'hE4AA;
defparam \mux_in_2_ALU|saida[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \regfile|regs[2][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][22] .is_wysiwyg = "true";
defparam \regfile|regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \regfile|regs[3][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][22] .is_wysiwyg = "true";
defparam \regfile|regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \regfile|regs[1][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][22] .is_wysiwyg = "true";
defparam \regfile|regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~221 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~221_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][22]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][22]~q )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[3][22]~q ),
	.datac(\regfile|regs[1][22]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~221 .lut_mask = 16'h88A0;
defparam \mux_in_2_ALU|saida[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~222 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~222_combout  = (\mux_in_2_ALU|saida[22]~221_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][22]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][22]~q ),
	.datad(\mux_in_2_ALU|saida[22]~221_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~222 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \regfile|regs[6][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][22] .is_wysiwyg = "true";
defparam \regfile|regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \regfile|regs[7][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][22] .is_wysiwyg = "true";
defparam \regfile|regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \regfile|regs[5][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][22] .is_wysiwyg = "true";
defparam \regfile|regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \regfile|regs[4][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][22] .is_wysiwyg = "true";
defparam \regfile|regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~219 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~219_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][22]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][22]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][22]~q ),
	.datac(\regfile|regs[4][22]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~219 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~220 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~220_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[22]~219_combout  & ((\regfile|regs[7][22]~q ))) # (!\mux_in_2_ALU|saida[22]~219_combout  & (\regfile|regs[6][22]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[22]~219_combout ))))

	.dataa(\regfile|regs[6][22]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[7][22]~q ),
	.datad(\mux_in_2_ALU|saida[22]~219_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~220 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~223 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~223_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[22]~220_combout ))) # (!\imen|memoria_ROM~23_combout  & 
// (\mux_in_2_ALU|saida[22]~222_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[22]~222_combout ),
	.datad(\mux_in_2_ALU|saida[22]~220_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~223 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \regfile|regs[15][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[22]~75_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][22] .is_wysiwyg = "true";
defparam \regfile|regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \regfile|regs[13][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][22] .is_wysiwyg = "true";
defparam \regfile|regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \regfile|regs[12][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][22] .is_wysiwyg = "true";
defparam \regfile|regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~224 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~224_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][22]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][22]~q )))))

	.dataa(\regfile|regs[13][22]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[12][22]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~224 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~225 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~225_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[22]~224_combout  & (\regfile|regs[15][22]~q )) # (!\mux_in_2_ALU|saida[22]~224_combout  & ((\regfile|regs[14][22]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[22]~224_combout ))))

	.dataa(\regfile|regs[15][22]~q ),
	.datab(\regfile|regs[14][22]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_in_2_ALU|saida[22]~224_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~225_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~225 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[22]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~226 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~226_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[22]~223_combout  & ((\mux_in_2_ALU|saida[22]~225_combout ))) # (!\mux_in_2_ALU|saida[22]~223_combout  & (\mux_in_2_ALU|saida[22]~218_combout )))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[22]~223_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[22]~218_combout ),
	.datac(\mux_in_2_ALU|saida[22]~223_combout ),
	.datad(\mux_in_2_ALU|saida[22]~225_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~226_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~226 .lut_mask = 16'hF858;
defparam \mux_in_2_ALU|saida[22]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~206 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~206_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][22]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][22]~q )))))

	.dataa(\regfile|regs[21][22]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[17][22]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~206 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~207 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~207_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[22]~206_combout  & ((\regfile|regs[29][22]~q ))) # (!\mux_in_2_ALU|saida[22]~206_combout  & (\regfile|regs[25][22]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[22]~206_combout ))))

	.dataa(\regfile|regs[25][22]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[29][22]~q ),
	.datad(\mux_in_2_ALU|saida[22]~206_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~207 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~210 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~210_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[24][22]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[16][22]~q )))))

	.dataa(\regfile|regs[24][22]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[16][22]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~210 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~211 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~211_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[22]~210_combout  & ((\regfile|regs[28][22]~q ))) # (!\mux_in_2_ALU|saida[22]~210_combout  & (\regfile|regs[20][22]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[22]~210_combout ))))

	.dataa(\regfile|regs[20][22]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[28][22]~q ),
	.datad(\mux_in_2_ALU|saida[22]~210_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~211 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~208 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~208_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[26][22]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[18][22]~q )))))

	.dataa(\regfile|regs[26][22]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[18][22]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~208 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~209 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~209_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[22]~208_combout  & ((\regfile|regs[30][22]~q ))) # (!\mux_in_2_ALU|saida[22]~208_combout  & (\regfile|regs[22][22]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[22]~208_combout ))))

	.dataa(\regfile|regs[22][22]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[30][22]~q ),
	.datad(\mux_in_2_ALU|saida[22]~208_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~209 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~212 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~212_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[22]~209_combout ))) # (!\imen|memoria_ROM~39_combout  
// & (\mux_in_2_ALU|saida[22]~211_combout ))))

	.dataa(\mux_in_2_ALU|saida[22]~211_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_in_2_ALU|saida[22]~209_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~212 .lut_mask = 16'hF2C2;
defparam \mux_in_2_ALU|saida[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~213 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~213_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][22]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][22]~q )))))

	.dataa(\regfile|regs[23][22]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][22]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~213 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~214 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~214_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[22]~213_combout  & ((\regfile|regs[31][22]~q ))) # (!\mux_in_2_ALU|saida[22]~213_combout  & (\regfile|regs[27][22]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[22]~213_combout ))))

	.dataa(\regfile|regs[27][22]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[31][22]~q ),
	.datad(\mux_in_2_ALU|saida[22]~213_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~214 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~215 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~215_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[22]~212_combout  & ((\mux_in_2_ALU|saida[22]~214_combout ))) # (!\mux_in_2_ALU|saida[22]~212_combout  & (\mux_in_2_ALU|saida[22]~207_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[22]~212_combout ))))

	.dataa(\mux_in_2_ALU|saida[22]~207_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[22]~212_combout ),
	.datad(\mux_in_2_ALU|saida[22]~214_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~215 .lut_mask = 16'hF838;
defparam \mux_in_2_ALU|saida[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~216 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~216_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[22]~215_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[22]~215_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~216 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[22]~227 (
// Equation(s):
// \mux_in_2_ALU|saida[22]~227_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[22]~216_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[22]~226_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[22]~226_combout ),
	.datad(\mux_in_2_ALU|saida[22]~216_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[22]~227_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[22]~227 .lut_mask = 16'hFFEC;
defparam \mux_in_2_ALU|saida[22]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
fiftyfivenm_lcell_comb \regfile|regs[15][29]~feeder (
// Equation(s):
// \regfile|regs[15][29]~feeder_combout  = \mux_valor_write_data|saida[29]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\regfile|regs[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[15][29]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N25
dffeas \regfile|regs[15][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][29] .is_wysiwyg = "true";
defparam \regfile|regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \regfile|regs[14][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][29] .is_wysiwyg = "true";
defparam \regfile|regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \regfile|regs[13][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][29] .is_wysiwyg = "true";
defparam \regfile|regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \regfile|regs[12][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][29] .is_wysiwyg = "true";
defparam \regfile|regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~60 (
// Equation(s):
// \regfile|ReadData1[29]~60_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & (\regfile|regs[13][29]~q )) # (!\imen|memoria_ROM~11_combout  & 
// ((\regfile|regs[12][29]~q )))))

	.dataa(\regfile|regs[13][29]~q ),
	.datab(\regfile|regs[12][29]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~60 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~61 (
// Equation(s):
// \regfile|ReadData1[29]~61_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[29]~60_combout  & (\regfile|regs[15][29]~q )) # (!\regfile|ReadData1[29]~60_combout  & ((\regfile|regs[14][29]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[29]~60_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[15][29]~q ),
	.datac(\regfile|regs[14][29]~q ),
	.datad(\regfile|ReadData1[29]~60_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~61 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \regfile|regs[7][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][29] .is_wysiwyg = "true";
defparam \regfile|regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \regfile|regs[6][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][29] .is_wysiwyg = "true";
defparam \regfile|regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \regfile|regs[4][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][29] .is_wysiwyg = "true";
defparam \regfile|regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \regfile|regs[5][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][29] .is_wysiwyg = "true";
defparam \regfile|regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~53 (
// Equation(s):
// \regfile|ReadData1[29]~53_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][29]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][29]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][29]~q ),
	.datac(\regfile|regs[5][29]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~53 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~54 (
// Equation(s):
// \regfile|ReadData1[29]~54_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[29]~53_combout  & (\regfile|regs[7][29]~q )) # (!\regfile|ReadData1[29]~53_combout  & ((\regfile|regs[6][29]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[29]~53_combout ))))

	.dataa(\regfile|regs[7][29]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][29]~q ),
	.datad(\regfile|ReadData1[29]~53_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~54 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
fiftyfivenm_lcell_comb \regfile|regs[9][29]~feeder (
// Equation(s):
// \regfile|regs[9][29]~feeder_combout  = \mux_valor_write_data|saida[29]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][29]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \regfile|regs[9][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][29] .is_wysiwyg = "true";
defparam \regfile|regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \regfile|regs[11][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][29] .is_wysiwyg = "true";
defparam \regfile|regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \regfile|regs[8][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][29] .is_wysiwyg = "true";
defparam \regfile|regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \regfile|regs[10][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][29] .is_wysiwyg = "true";
defparam \regfile|regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~55 (
// Equation(s):
// \regfile|ReadData1[29]~55_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][29]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][29]~q ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[8][29]~q ),
	.datac(\regfile|regs[10][29]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~55 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~56 (
// Equation(s):
// \regfile|ReadData1[29]~56_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[29]~55_combout  & ((\regfile|regs[11][29]~q ))) # (!\regfile|ReadData1[29]~55_combout  & (\regfile|regs[9][29]~q )))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[29]~55_combout ))))

	.dataa(\regfile|regs[9][29]~q ),
	.datab(\regfile|regs[11][29]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[29]~55_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~56 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N3
dffeas \regfile|regs[2][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][29] .is_wysiwyg = "true";
defparam \regfile|regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
fiftyfivenm_lcell_comb \regfile|regs[3][29]~feeder (
// Equation(s):
// \regfile|regs[3][29]~feeder_combout  = \mux_valor_write_data|saida[29]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][29]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \regfile|regs[3][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][29] .is_wysiwyg = "true";
defparam \regfile|regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N13
dffeas \regfile|regs[1][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][29] .is_wysiwyg = "true";
defparam \regfile|regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~57 (
// Equation(s):
// \regfile|ReadData1[29]~57_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][29]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][29]~q )))

	.dataa(gnd),
	.datab(\regfile|regs[3][29]~q ),
	.datac(\regfile|regs[1][29]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~57 .lut_mask = 16'hCCF0;
defparam \regfile|ReadData1[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~58 (
// Equation(s):
// \regfile|ReadData1[29]~58_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[29]~57_combout )))) # (!\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout  & (\regfile|regs[2][29]~q )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[2][29]~q ),
	.datac(\regfile|ReadData1[29]~57_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~58 .lut_mask = 16'hF088;
defparam \regfile|ReadData1[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~59 (
// Equation(s):
// \regfile|ReadData1[29]~59_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[29]~56_combout )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|ReadData1[29]~58_combout )))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|ReadData1[29]~56_combout ),
	.datac(\regfile|ReadData1[29]~58_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~59 .lut_mask = 16'hEE50;
defparam \regfile|ReadData1[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~62 (
// Equation(s):
// \regfile|ReadData1[29]~62_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[29]~59_combout  & (\regfile|ReadData1[29]~61_combout )) # (!\regfile|ReadData1[29]~59_combout  & ((\regfile|ReadData1[29]~54_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[29]~59_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|ReadData1[29]~61_combout ),
	.datac(\regfile|ReadData1[29]~54_combout ),
	.datad(\regfile|ReadData1[29]~59_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~62 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~674 (
// Equation(s):
// \regfile|ReadData1[29]~674_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[29]~52_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[29]~62_combout )))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[29]~52_combout ),
	.datad(\regfile|ReadData1[29]~62_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~674_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~674 .lut_mask = 16'h3120;
defparam \regfile|ReadData1[29]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~63 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~63_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][29]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][29]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[5][29]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[4][29]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~63 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~64 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~64_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[29]~63_combout  & ((\regfile|regs[7][29]~q ))) # (!\mux_in_2_ALU|saida[29]~63_combout  & (\regfile|regs[6][29]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[29]~63_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][29]~q ),
	.datac(\regfile|regs[7][29]~q ),
	.datad(\mux_in_2_ALU|saida[29]~63_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~64 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~70 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~70_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][29]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][29]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][29]~q ),
	.datac(\regfile|regs[12][29]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~70 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~71 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~71_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[29]~70_combout  & (\regfile|regs[15][29]~q )) # (!\mux_in_2_ALU|saida[29]~70_combout  & ((\regfile|regs[14][29]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[29]~70_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[15][29]~q ),
	.datac(\regfile|regs[14][29]~q ),
	.datad(\mux_in_2_ALU|saida[29]~70_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~71 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~65 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~65_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][29]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][29]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][29]~q ),
	.datac(\regfile|regs[8][29]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~65 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~66 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~66_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[29]~65_combout  & ((\regfile|regs[11][29]~q ))) # (!\mux_in_2_ALU|saida[29]~65_combout  & (\regfile|regs[9][29]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[29]~65_combout ))))

	.dataa(\regfile|regs[9][29]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][29]~q ),
	.datad(\mux_in_2_ALU|saida[29]~65_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~66 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~67 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~67_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][29]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][29]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[3][29]~q ),
	.datac(\regfile|regs[1][29]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~67 .lut_mask = 16'hD800;
defparam \mux_in_2_ALU|saida[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~68 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~68_combout  = (\mux_in_2_ALU|saida[29]~67_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][29]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][29]~q ),
	.datad(\mux_in_2_ALU|saida[29]~67_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~68 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~69 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~69_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[29]~66_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[29]~68_combout 
// ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[29]~66_combout ),
	.datad(\mux_in_2_ALU|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~69 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~72 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~72_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[29]~69_combout  & ((\mux_in_2_ALU|saida[29]~71_combout ))) # (!\mux_in_2_ALU|saida[29]~69_combout  & (\mux_in_2_ALU|saida[29]~64_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[29]~69_combout ))))

	.dataa(\mux_in_2_ALU|saida[29]~64_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[29]~71_combout ),
	.datad(\mux_in_2_ALU|saida[29]~69_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~72 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \regfile|regs[21][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][29] .is_wysiwyg = "true";
defparam \regfile|regs[21][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
fiftyfivenm_lcell_comb \regfile|regs[25][29]~feeder (
// Equation(s):
// \regfile|regs[25][29]~feeder_combout  = \mux_valor_write_data|saida[29]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][29]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \regfile|regs[25][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][29] .is_wysiwyg = "true";
defparam \regfile|regs[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \regfile|regs[17][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][29] .is_wysiwyg = "true";
defparam \regfile|regs[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~52 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~52_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][29]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][29]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[25][29]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[17][29]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~52 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~53 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~53_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[29]~52_combout  & ((\regfile|regs[29][29]~q ))) # (!\mux_in_2_ALU|saida[29]~52_combout  & (\regfile|regs[21][29]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[29]~52_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[21][29]~q ),
	.datac(\regfile|regs[29][29]~q ),
	.datad(\mux_in_2_ALU|saida[29]~52_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~53 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
fiftyfivenm_lcell_comb \regfile|regs[24][29]~feeder (
// Equation(s):
// \regfile|regs[24][29]~feeder_combout  = \mux_valor_write_data|saida[29]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][29]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \regfile|regs[24][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][29] .is_wysiwyg = "true";
defparam \regfile|regs[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \regfile|regs[28][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][29] .is_wysiwyg = "true";
defparam \regfile|regs[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \regfile|regs[20][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][29] .is_wysiwyg = "true";
defparam \regfile|regs[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \regfile|regs[16][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][29] .is_wysiwyg = "true";
defparam \regfile|regs[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~56 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~56_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[20][29]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[16][29]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[20][29]~q ),
	.datab(\regfile|regs[16][29]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~56 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~57 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~57_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[29]~56_combout  & ((\regfile|regs[28][29]~q ))) # (!\mux_in_2_ALU|saida[29]~56_combout  & (\regfile|regs[24][29]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[29]~56_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[24][29]~q ),
	.datac(\regfile|regs[28][29]~q ),
	.datad(\mux_in_2_ALU|saida[29]~56_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~57 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \regfile|regs[26][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][29] .is_wysiwyg = "true";
defparam \regfile|regs[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \regfile|regs[30][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][29] .is_wysiwyg = "true";
defparam \regfile|regs[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \regfile|regs[22][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][29] .is_wysiwyg = "true";
defparam \regfile|regs[22][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
fiftyfivenm_lcell_comb \regfile|regs[18][29]~feeder (
// Equation(s):
// \regfile|regs[18][29]~feeder_combout  = \mux_valor_write_data|saida[29]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\regfile|regs[18][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[18][29]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[18][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \regfile|regs[18][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[18][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][29] .is_wysiwyg = "true";
defparam \regfile|regs[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~54 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~54_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][29]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][29]~q )))))

	.dataa(\regfile|regs[22][29]~q ),
	.datab(\regfile|regs[18][29]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~54 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~55 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~55_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[29]~54_combout  & ((\regfile|regs[30][29]~q ))) # (!\mux_in_2_ALU|saida[29]~54_combout  & (\regfile|regs[26][29]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[29]~54_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[26][29]~q ),
	.datac(\regfile|regs[30][29]~q ),
	.datad(\mux_in_2_ALU|saida[29]~54_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~55 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~58 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~58_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[29]~55_combout ))) # (!\imen|memoria_ROM~39_combout  & 
// (\mux_in_2_ALU|saida[29]~57_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[29]~57_combout ),
	.datad(\mux_in_2_ALU|saida[29]~55_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~58 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
fiftyfivenm_lcell_comb \regfile|regs[23][29]~feeder (
// Equation(s):
// \regfile|regs[23][29]~feeder_combout  = \mux_valor_write_data|saida[29]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][29]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \regfile|regs[23][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][29] .is_wysiwyg = "true";
defparam \regfile|regs[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \regfile|regs[31][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][29] .is_wysiwyg = "true";
defparam \regfile|regs[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
fiftyfivenm_lcell_comb \regfile|regs[27][29]~feeder (
// Equation(s):
// \regfile|regs[27][29]~feeder_combout  = \mux_valor_write_data|saida[29]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[29]~68_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][29]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \regfile|regs[27][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][29] .is_wysiwyg = "true";
defparam \regfile|regs[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \regfile|regs[19][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][29] .is_wysiwyg = "true";
defparam \regfile|regs[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~59 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~59_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][29]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][29]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[27][29]~q ),
	.datac(\regfile|regs[19][29]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~59 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~60 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~60_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[29]~59_combout  & ((\regfile|regs[31][29]~q ))) # (!\mux_in_2_ALU|saida[29]~59_combout  & (\regfile|regs[23][29]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[29]~59_combout ))))

	.dataa(\regfile|regs[23][29]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[31][29]~q ),
	.datad(\mux_in_2_ALU|saida[29]~59_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~60 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~61 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~61_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[29]~58_combout  & ((\mux_in_2_ALU|saida[29]~60_combout ))) # (!\mux_in_2_ALU|saida[29]~58_combout  & (\mux_in_2_ALU|saida[29]~53_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[29]~58_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[29]~53_combout ),
	.datac(\mux_in_2_ALU|saida[29]~58_combout ),
	.datad(\mux_in_2_ALU|saida[29]~60_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~61 .lut_mask = 16'hF858;
defparam \mux_in_2_ALU|saida[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~62 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~62_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[29]~61_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[29]~61_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~62 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[29]~73 (
// Equation(s):
// \mux_in_2_ALU|saida[29]~73_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[29]~62_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[29]~72_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[29]~72_combout ),
	.datad(\mux_in_2_ALU|saida[29]~62_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[29]~73 .lut_mask = 16'hFFEC;
defparam \mux_in_2_ALU|saida[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
fiftyfivenm_lcell_comb \regfile|regs[14][28]~feeder (
// Equation(s):
// \regfile|regs[14][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \regfile|regs[14][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][28] .is_wysiwyg = "true";
defparam \regfile|regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \regfile|regs[15][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[28]~69_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][28] .is_wysiwyg = "true";
defparam \regfile|regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
fiftyfivenm_lcell_comb \regfile|regs[12][28]~feeder (
// Equation(s):
// \regfile|regs[12][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[12][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[12][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[12][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \regfile|regs[12][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][28] .is_wysiwyg = "true";
defparam \regfile|regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \regfile|regs[13][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][28] .is_wysiwyg = "true";
defparam \regfile|regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~81 (
// Equation(s):
// \regfile|ReadData1[28]~81_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][28]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][28]~q ))))

	.dataa(\regfile|regs[12][28]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][28]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~81 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~82 (
// Equation(s):
// \regfile|ReadData1[28]~82_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[28]~81_combout  & ((\regfile|regs[15][28]~q ))) # (!\regfile|ReadData1[28]~81_combout  & (\regfile|regs[14][28]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[28]~81_combout ))))

	.dataa(\regfile|regs[14][28]~q ),
	.datab(\regfile|regs[15][28]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[28]~81_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~82 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N11
dffeas \regfile|regs[2][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][28] .is_wysiwyg = "true";
defparam \regfile|regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
fiftyfivenm_lcell_comb \regfile|regs[3][28]~feeder (
// Equation(s):
// \regfile|regs[3][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \regfile|regs[3][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][28] .is_wysiwyg = "true";
defparam \regfile|regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \regfile|regs[1][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][28] .is_wysiwyg = "true";
defparam \regfile|regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~78 (
// Equation(s):
// \regfile|ReadData1[28]~78_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][28]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][28]~q )))

	.dataa(\regfile|regs[3][28]~q ),
	.datab(gnd),
	.datac(\regfile|regs[1][28]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~78 .lut_mask = 16'hAAF0;
defparam \regfile|ReadData1[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~79 (
// Equation(s):
// \regfile|ReadData1[28]~79_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[28]~78_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][28]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][28]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[28]~78_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~79 .lut_mask = 16'hF808;
defparam \regfile|ReadData1[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \regfile|regs[7][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][28] .is_wysiwyg = "true";
defparam \regfile|regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \regfile|regs[6][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][28] .is_wysiwyg = "true";
defparam \regfile|regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \regfile|regs[4][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][28] .is_wysiwyg = "true";
defparam \regfile|regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \regfile|regs[5][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][28] .is_wysiwyg = "true";
defparam \regfile|regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~76 (
// Equation(s):
// \regfile|ReadData1[28]~76_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][28]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][28]~q ))))

	.dataa(\regfile|regs[4][28]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][28]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~76 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~77 (
// Equation(s):
// \regfile|ReadData1[28]~77_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[28]~76_combout  & (\regfile|regs[7][28]~q )) # (!\regfile|ReadData1[28]~76_combout  & ((\regfile|regs[6][28]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[28]~76_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[7][28]~q ),
	.datac(\regfile|regs[6][28]~q ),
	.datad(\regfile|ReadData1[28]~76_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~77 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~80 (
// Equation(s):
// \regfile|ReadData1[28]~80_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout ) # ((\regfile|ReadData1[28]~77_combout )))) # (!\imen|memoria_ROM~2_combout  & (!\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[28]~79_combout )))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[28]~79_combout ),
	.datad(\regfile|ReadData1[28]~77_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~80 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
fiftyfivenm_lcell_comb \regfile|regs[11][28]~feeder (
// Equation(s):
// \regfile|regs[11][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[11][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[11][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[11][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \regfile|regs[11][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[11][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][28] .is_wysiwyg = "true";
defparam \regfile|regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \regfile|regs[8][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][28] .is_wysiwyg = "true";
defparam \regfile|regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \regfile|regs[10][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][28] .is_wysiwyg = "true";
defparam \regfile|regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~74 (
// Equation(s):
// \regfile|ReadData1[28]~74_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][28]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][28]~q ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[8][28]~q ),
	.datac(\regfile|regs[10][28]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~74 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~75 (
// Equation(s):
// \regfile|ReadData1[28]~75_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[28]~74_combout  & ((\regfile|regs[11][28]~q ))) # (!\regfile|ReadData1[28]~74_combout  & (\regfile|regs[9][28]~q )))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[28]~74_combout ))))

	.dataa(\regfile|regs[9][28]~q ),
	.datab(\regfile|regs[11][28]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[28]~74_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~75 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~83 (
// Equation(s):
// \regfile|ReadData1[28]~83_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[28]~80_combout  & (\regfile|ReadData1[28]~82_combout )) # (!\regfile|ReadData1[28]~80_combout  & ((\regfile|ReadData1[28]~75_combout ))))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[28]~80_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[28]~82_combout ),
	.datac(\regfile|ReadData1[28]~80_combout ),
	.datad(\regfile|ReadData1[28]~75_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~83 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \regfile|regs[25][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][28] .is_wysiwyg = "true";
defparam \regfile|regs[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \regfile|regs[29][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][28] .is_wysiwyg = "true";
defparam \regfile|regs[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \regfile|regs[17][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][28] .is_wysiwyg = "true";
defparam \regfile|regs[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
fiftyfivenm_lcell_comb \regfile|regs[21][28]~feeder (
// Equation(s):
// \regfile|regs[21][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \regfile|regs[21][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][28] .is_wysiwyg = "true";
defparam \regfile|regs[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~64 (
// Equation(s):
// \regfile|ReadData1[28]~64_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[21][28]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[17][28]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[17][28]~q ),
	.datab(\regfile|regs[21][28]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~64 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~65 (
// Equation(s):
// \regfile|ReadData1[28]~65_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[28]~64_combout  & ((\regfile|regs[29][28]~q ))) # (!\regfile|ReadData1[28]~64_combout  & (\regfile|regs[25][28]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[28]~64_combout ))))

	.dataa(\regfile|regs[25][28]~q ),
	.datab(\regfile|regs[29][28]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[28]~64_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~65 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \regfile|regs[28][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][28] .is_wysiwyg = "true";
defparam \regfile|regs[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \regfile|regs[20][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][28] .is_wysiwyg = "true";
defparam \regfile|regs[20][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
fiftyfivenm_lcell_comb \regfile|regs[24][28]~feeder (
// Equation(s):
// \regfile|regs[24][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \regfile|regs[24][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][28] .is_wysiwyg = "true";
defparam \regfile|regs[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
fiftyfivenm_lcell_comb \regfile|regs[16][28]~feeder (
// Equation(s):
// \regfile|regs[16][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \regfile|regs[16][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][28] .is_wysiwyg = "true";
defparam \regfile|regs[16][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~68 (
// Equation(s):
// \regfile|ReadData1[28]~68_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[24][28]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[16][28]~q )))))

	.dataa(\regfile|regs[24][28]~q ),
	.datab(\regfile|regs[16][28]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~68 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~69 (
// Equation(s):
// \regfile|ReadData1[28]~69_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[28]~68_combout  & (\regfile|regs[28][28]~q )) # (!\regfile|ReadData1[28]~68_combout  & ((\regfile|regs[20][28]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[28]~68_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[28][28]~q ),
	.datac(\regfile|regs[20][28]~q ),
	.datad(\regfile|ReadData1[28]~68_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~69 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \regfile|regs[30][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][28] .is_wysiwyg = "true";
defparam \regfile|regs[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \regfile|regs[22][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][28] .is_wysiwyg = "true";
defparam \regfile|regs[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
fiftyfivenm_lcell_comb \regfile|regs[18][28]~feeder (
// Equation(s):
// \regfile|regs[18][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[18][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[18][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[18][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N31
dffeas \regfile|regs[18][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][28] .is_wysiwyg = "true";
defparam \regfile|regs[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
fiftyfivenm_lcell_comb \regfile|regs[26][28]~feeder (
// Equation(s):
// \regfile|regs[26][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \regfile|regs[26][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][28] .is_wysiwyg = "true";
defparam \regfile|regs[26][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~66 (
// Equation(s):
// \regfile|ReadData1[28]~66_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][28]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][28]~q ))))

	.dataa(\regfile|regs[18][28]~q ),
	.datab(\regfile|regs[26][28]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~66 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~67 (
// Equation(s):
// \regfile|ReadData1[28]~67_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[28]~66_combout  & (\regfile|regs[30][28]~q )) # (!\regfile|ReadData1[28]~66_combout  & ((\regfile|regs[22][28]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[28]~66_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[30][28]~q ),
	.datac(\regfile|regs[22][28]~q ),
	.datad(\regfile|ReadData1[28]~66_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~67 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~70 (
// Equation(s):
// \regfile|ReadData1[28]~70_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[28]~67_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[28]~69_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[28]~69_combout ),
	.datad(\regfile|ReadData1[28]~67_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~70 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \regfile|regs[31][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][28] .is_wysiwyg = "true";
defparam \regfile|regs[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \regfile|regs[27][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][28] .is_wysiwyg = "true";
defparam \regfile|regs[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \regfile|regs[23][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][28] .is_wysiwyg = "true";
defparam \regfile|regs[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \regfile|regs[19][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[28]~69_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][28] .is_wysiwyg = "true";
defparam \regfile|regs[19][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~71 (
// Equation(s):
// \regfile|ReadData1[28]~71_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[23][28]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[19][28]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[23][28]~q ),
	.datab(\regfile|regs[19][28]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~71 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~72 (
// Equation(s):
// \regfile|ReadData1[28]~72_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[28]~71_combout  & (\regfile|regs[31][28]~q )) # (!\regfile|ReadData1[28]~71_combout  & ((\regfile|regs[27][28]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[28]~71_combout ))))

	.dataa(\regfile|regs[31][28]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[27][28]~q ),
	.datad(\regfile|ReadData1[28]~71_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~72 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~73 (
// Equation(s):
// \regfile|ReadData1[28]~73_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[28]~70_combout  & ((\regfile|ReadData1[28]~72_combout ))) # (!\regfile|ReadData1[28]~70_combout  & (\regfile|ReadData1[28]~65_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[28]~70_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[28]~65_combout ),
	.datac(\regfile|ReadData1[28]~70_combout ),
	.datad(\regfile|ReadData1[28]~72_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~73 .lut_mask = 16'hF858;
defparam \regfile|ReadData1[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~675 (
// Equation(s):
// \regfile|ReadData1[28]~675_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[28]~73_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[28]~83_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[28]~83_combout ),
	.datad(\regfile|ReadData1[28]~73_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~675_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~675 .lut_mask = 16'h5410;
defparam \regfile|ReadData1[28]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N17
dffeas \regfile|regs[24][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][27] .is_wysiwyg = "true";
defparam \regfile|regs[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \regfile|regs[28][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][27] .is_wysiwyg = "true";
defparam \regfile|regs[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \regfile|regs[20][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][27] .is_wysiwyg = "true";
defparam \regfile|regs[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \regfile|regs[16][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][27] .is_wysiwyg = "true";
defparam \regfile|regs[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~100 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~100_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[20][27]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[16][27]~q )))))

	.dataa(\regfile|regs[20][27]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[16][27]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~100 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~101 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~101_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[27]~100_combout  & ((\regfile|regs[28][27]~q ))) # (!\mux_in_2_ALU|saida[27]~100_combout  & (\regfile|regs[24][27]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[27]~100_combout ))))

	.dataa(\regfile|regs[24][27]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[28][27]~q ),
	.datad(\mux_in_2_ALU|saida[27]~100_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~101 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N15
dffeas \regfile|regs[26][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][27] .is_wysiwyg = "true";
defparam \regfile|regs[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N1
dffeas \regfile|regs[30][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][27] .is_wysiwyg = "true";
defparam \regfile|regs[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N15
dffeas \regfile|regs[22][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][27] .is_wysiwyg = "true";
defparam \regfile|regs[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N5
dffeas \regfile|regs[18][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][27] .is_wysiwyg = "true";
defparam \regfile|regs[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~98 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~98_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[22][27]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[18][27]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[22][27]~q ),
	.datab(\regfile|regs[18][27]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~98 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~99 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~99_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[27]~98_combout  & ((\regfile|regs[30][27]~q ))) # (!\mux_in_2_ALU|saida[27]~98_combout  & (\regfile|regs[26][27]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[27]~98_combout ))))

	.dataa(\regfile|regs[26][27]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][27]~q ),
	.datad(\mux_in_2_ALU|saida[27]~98_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~99 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~102 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~102_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[27]~99_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & (\mux_in_2_ALU|saida[27]~101_combout 
// )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[27]~101_combout ),
	.datad(\mux_in_2_ALU|saida[27]~99_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~102 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \regfile|regs[31][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][27] .is_wysiwyg = "true";
defparam \regfile|regs[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
fiftyfivenm_lcell_comb \regfile|regs[27][27]~feeder (
// Equation(s):
// \regfile|regs[27][27]~feeder_combout  = \mux_valor_write_data|saida[27]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[27]~70_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][27]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \regfile|regs[27][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][27] .is_wysiwyg = "true";
defparam \regfile|regs[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \regfile|regs[19][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][27] .is_wysiwyg = "true";
defparam \regfile|regs[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~103 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~103_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][27]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][27]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[27][27]~q ),
	.datac(\regfile|regs[19][27]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~103 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~104 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~104_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[27]~103_combout  & ((\regfile|regs[31][27]~q ))) # (!\mux_in_2_ALU|saida[27]~103_combout  & (\regfile|regs[23][27]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[27]~103_combout ))))

	.dataa(\regfile|regs[23][27]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[31][27]~q ),
	.datad(\mux_in_2_ALU|saida[27]~103_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~104 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \regfile|regs[21][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][27] .is_wysiwyg = "true";
defparam \regfile|regs[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \regfile|regs[29][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][27] .is_wysiwyg = "true";
defparam \regfile|regs[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N5
dffeas \regfile|regs[25][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][27] .is_wysiwyg = "true";
defparam \regfile|regs[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \regfile|regs[17][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][27] .is_wysiwyg = "true";
defparam \regfile|regs[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~96 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~96_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][27]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][27]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][27]~q ),
	.datac(\regfile|regs[17][27]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~96 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~97 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~97_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[27]~96_combout  & ((\regfile|regs[29][27]~q ))) # (!\mux_in_2_ALU|saida[27]~96_combout  & (\regfile|regs[21][27]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[27]~96_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[21][27]~q ),
	.datac(\regfile|regs[29][27]~q ),
	.datad(\mux_in_2_ALU|saida[27]~96_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~97 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~105 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~105_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[27]~102_combout  & (\mux_in_2_ALU|saida[27]~104_combout )) # (!\mux_in_2_ALU|saida[27]~102_combout  & ((\mux_in_2_ALU|saida[27]~97_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (\mux_in_2_ALU|saida[27]~102_combout ))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[27]~102_combout ),
	.datac(\mux_in_2_ALU|saida[27]~104_combout ),
	.datad(\mux_in_2_ALU|saida[27]~97_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~105 .lut_mask = 16'hE6C4;
defparam \mux_in_2_ALU|saida[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~106 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~106_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[27]~105_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[27]~105_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~106 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \regfile|regs[6][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][27] .is_wysiwyg = "true";
defparam \regfile|regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \regfile|regs[7][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][27] .is_wysiwyg = "true";
defparam \regfile|regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \regfile|regs[5][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][27] .is_wysiwyg = "true";
defparam \regfile|regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \regfile|regs[4][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][27] .is_wysiwyg = "true";
defparam \regfile|regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~107 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~107_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][27]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][27]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[5][27]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[4][27]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~107 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~108 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~108_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[27]~107_combout  & ((\regfile|regs[7][27]~q ))) # (!\mux_in_2_ALU|saida[27]~107_combout  & (\regfile|regs[6][27]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[27]~107_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][27]~q ),
	.datac(\regfile|regs[7][27]~q ),
	.datad(\mux_in_2_ALU|saida[27]~107_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~108 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \regfile|regs[13][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][27] .is_wysiwyg = "true";
defparam \regfile|regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \regfile|regs[12][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][27] .is_wysiwyg = "true";
defparam \regfile|regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~114 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~114_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][27]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[12][27]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[13][27]~q ),
	.datac(\regfile|regs[12][27]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~114 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[27]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \regfile|regs[15][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[27]~70_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][27] .is_wysiwyg = "true";
defparam \regfile|regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \regfile|regs[14][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][27] .is_wysiwyg = "true";
defparam \regfile|regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~115 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~115_combout  = (\mux_in_2_ALU|saida[27]~114_combout  & ((\regfile|regs[15][27]~q ) # ((!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[27]~114_combout  & (((\regfile|regs[14][27]~q  & \imen|memoria_ROM~39_combout ))))

	.dataa(\mux_in_2_ALU|saida[27]~114_combout ),
	.datab(\regfile|regs[15][27]~q ),
	.datac(\regfile|regs[14][27]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~115 .lut_mask = 16'hD8AA;
defparam \mux_in_2_ALU|saida[27]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N31
dffeas \regfile|regs[2][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][27] .is_wysiwyg = "true";
defparam \regfile|regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
fiftyfivenm_lcell_comb \regfile|regs[3][27]~feeder (
// Equation(s):
// \regfile|regs[3][27]~feeder_combout  = \mux_valor_write_data|saida[27]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[27]~70_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][27]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \regfile|regs[3][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][27] .is_wysiwyg = "true";
defparam \regfile|regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N13
dffeas \regfile|regs[1][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][27] .is_wysiwyg = "true";
defparam \regfile|regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~111 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~111_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][27]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][27]~q )))))

	.dataa(\regfile|regs[3][27]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][27]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~111 .lut_mask = 16'hB800;
defparam \mux_in_2_ALU|saida[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~112 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~112_combout  = (\mux_in_2_ALU|saida[27]~111_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][27]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][27]~q ),
	.datad(\mux_in_2_ALU|saida[27]~111_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~112 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \regfile|regs[9][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][27] .is_wysiwyg = "true";
defparam \regfile|regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \regfile|regs[11][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][27] .is_wysiwyg = "true";
defparam \regfile|regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N31
dffeas \regfile|regs[10][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][27] .is_wysiwyg = "true";
defparam \regfile|regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \regfile|regs[8][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[27]~70_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][27] .is_wysiwyg = "true";
defparam \regfile|regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~109 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~109_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][27]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][27]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][27]~q ),
	.datac(\regfile|regs[8][27]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~109 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~110 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~110_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[27]~109_combout  & ((\regfile|regs[11][27]~q ))) # (!\mux_in_2_ALU|saida[27]~109_combout  & (\regfile|regs[9][27]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[27]~109_combout ))))

	.dataa(\regfile|regs[9][27]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][27]~q ),
	.datad(\mux_in_2_ALU|saida[27]~109_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~110 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~113 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~113_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[27]~110_combout ))) # (!\imen|memoria_ROM~29_combout  
// & (\mux_in_2_ALU|saida[27]~112_combout ))))

	.dataa(\mux_in_2_ALU|saida[27]~112_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[27]~110_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~113 .lut_mask = 16'hF2C2;
defparam \mux_in_2_ALU|saida[27]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~116 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~116_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[27]~113_combout  & ((\mux_in_2_ALU|saida[27]~115_combout ))) # (!\mux_in_2_ALU|saida[27]~113_combout  & (\mux_in_2_ALU|saida[27]~108_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[27]~113_combout ))))

	.dataa(\mux_in_2_ALU|saida[27]~108_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[27]~115_combout ),
	.datad(\mux_in_2_ALU|saida[27]~113_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~116 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[27]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[27]~117 (
// Equation(s):
// \mux_in_2_ALU|saida[27]~117_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[27]~106_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[27]~116_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~18_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\mux_in_2_ALU|saida[27]~106_combout ),
	.datad(\mux_in_2_ALU|saida[27]~116_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[27]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[27]~117 .lut_mask = 16'hFEFA;
defparam \mux_in_2_ALU|saida[27]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~438 (
// Equation(s):
// \regfile|ReadData1[27]~438_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][27]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][27]~q ))))

	.dataa(\regfile|regs[12][27]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][27]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~438_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~438 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[27]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~439 (
// Equation(s):
// \regfile|ReadData1[27]~439_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[27]~438_combout  & (\regfile|regs[15][27]~q )) # (!\regfile|ReadData1[27]~438_combout  & ((\regfile|regs[14][27]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[27]~438_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[15][27]~q ),
	.datac(\regfile|ReadData1[27]~438_combout ),
	.datad(\regfile|regs[14][27]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~439_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~439 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[27]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~431 (
// Equation(s):
// \regfile|ReadData1[27]~431_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][27]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][27]~q ))))

	.dataa(\regfile|regs[4][27]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][27]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~431_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~431 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[27]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~432 (
// Equation(s):
// \regfile|ReadData1[27]~432_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[27]~431_combout  & ((\regfile|regs[7][27]~q ))) # (!\regfile|ReadData1[27]~431_combout  & (\regfile|regs[6][27]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[27]~431_combout ))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|ReadData1[27]~431_combout ),
	.datac(\regfile|regs[6][27]~q ),
	.datad(\regfile|regs[7][27]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~432_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~432 .lut_mask = 16'hEC64;
defparam \regfile|ReadData1[27]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~435 (
// Equation(s):
// \regfile|ReadData1[27]~435_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][27]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][27]~q ))))

	.dataa(\regfile|regs[1][27]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[3][27]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~435_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~435 .lut_mask = 16'hE200;
defparam \regfile|ReadData1[27]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~436 (
// Equation(s):
// \regfile|ReadData1[27]~436_combout  = (\regfile|ReadData1[27]~435_combout ) # ((\regfile|regs[2][27]~q  & (!\imen|memoria_ROM~11_combout  & \imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][27]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[27]~435_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~436_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~436 .lut_mask = 16'hFF20;
defparam \regfile|ReadData1[27]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~433 (
// Equation(s):
// \regfile|ReadData1[27]~433_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][27]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][27]~q ))))

	.dataa(\regfile|regs[8][27]~q ),
	.datab(\regfile|regs[10][27]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~433_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~433 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[27]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~434 (
// Equation(s):
// \regfile|ReadData1[27]~434_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[27]~433_combout  & (\regfile|regs[11][27]~q )) # (!\regfile|ReadData1[27]~433_combout  & ((\regfile|regs[9][27]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[27]~433_combout ))))

	.dataa(\regfile|regs[11][27]~q ),
	.datab(\regfile|regs[9][27]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[27]~433_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~434_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~434 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[27]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~437 (
// Equation(s):
// \regfile|ReadData1[27]~437_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[27]~434_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[27]~436_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[27]~436_combout ),
	.datad(\regfile|ReadData1[27]~434_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~437_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~437 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[27]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~440 (
// Equation(s):
// \regfile|ReadData1[27]~440_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[27]~437_combout  & (\regfile|ReadData1[27]~439_combout )) # (!\regfile|ReadData1[27]~437_combout  & ((\regfile|ReadData1[27]~432_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[27]~437_combout ))))

	.dataa(\regfile|ReadData1[27]~439_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[27]~432_combout ),
	.datad(\regfile|ReadData1[27]~437_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~440_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~440 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[27]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~676 (
// Equation(s):
// \regfile|ReadData1[27]~676_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[27]~430_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[27]~440_combout )))))

	.dataa(\regfile|ReadData1[27]~430_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[27]~440_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~676_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~676 .lut_mask = 16'h0B08;
defparam \regfile|ReadData1[27]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[28]~84 (
// Equation(s):
// \regfile|ReadData1[28]~84_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[28]~73_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[28]~83_combout ))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[28]~83_combout ),
	.datad(\regfile|ReadData1[28]~73_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[28]~84 .lut_mask = 16'hFA50;
defparam \regfile|ReadData1[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
fiftyfivenm_lcell_comb \ula|Mux5~2 (
// Equation(s):
// \ula|Mux5~2_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[29]~63_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[28]~84_combout ))))

	.dataa(\regfile|ReadData1[28]~84_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[29]~63_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~2 .lut_mask = 16'h00E2;
defparam \ula|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
fiftyfivenm_lcell_comb \ula|Mux25~18 (
// Equation(s):
// \ula|Mux25~18_combout  = (\ula|Mux25~35_combout  & ((!\ula_ctrl|Mux1~13_combout ) # (!\ula_ctrl|Mux2~11_combout )))

	.dataa(\ula|Mux25~35_combout ),
	.datab(gnd),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula_ctrl|Mux1~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~18 .lut_mask = 16'h0AAA;
defparam \ula|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N5
dffeas \regfile|regs[9][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][24] .is_wysiwyg = "true";
defparam \regfile|regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \regfile|regs[11][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][24] .is_wysiwyg = "true";
defparam \regfile|regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N3
dffeas \regfile|regs[10][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][24] .is_wysiwyg = "true";
defparam \regfile|regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \regfile|regs[8][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][24] .is_wysiwyg = "true";
defparam \regfile|regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~173 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~173_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][24]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][24]~q )))))

	.dataa(\regfile|regs[10][24]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[8][24]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~173 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~174 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~174_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[24]~173_combout  & ((\regfile|regs[11][24]~q ))) # (!\mux_in_2_ALU|saida[24]~173_combout  & (\regfile|regs[9][24]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[24]~173_combout ))))

	.dataa(\regfile|regs[9][24]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][24]~q ),
	.datad(\mux_in_2_ALU|saida[24]~173_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~174 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \regfile|regs[2][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][24] .is_wysiwyg = "true";
defparam \regfile|regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \regfile|regs[3][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][24] .is_wysiwyg = "true";
defparam \regfile|regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \regfile|regs[1][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][24] .is_wysiwyg = "true";
defparam \regfile|regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~177 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~177_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][24]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][24]~q )))))

	.dataa(\regfile|regs[3][24]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][24]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~177_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~177 .lut_mask = 16'hB800;
defparam \mux_in_2_ALU|saida[24]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~178 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~178_combout  = (\mux_in_2_ALU|saida[24]~177_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][24]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][24]~q ),
	.datad(\mux_in_2_ALU|saida[24]~177_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~178_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~178 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[24]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \regfile|regs[6][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][24] .is_wysiwyg = "true";
defparam \regfile|regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \regfile|regs[7][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][24] .is_wysiwyg = "true";
defparam \regfile|regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \regfile|regs[5][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][24] .is_wysiwyg = "true";
defparam \regfile|regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~175 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~175_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][24]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][24]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][24]~q ),
	.datac(\regfile|regs[4][24]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~175 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~176 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~176_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[24]~175_combout  & ((\regfile|regs[7][24]~q ))) # (!\mux_in_2_ALU|saida[24]~175_combout  & (\regfile|regs[6][24]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[24]~175_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][24]~q ),
	.datac(\regfile|regs[7][24]~q ),
	.datad(\mux_in_2_ALU|saida[24]~175_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~176_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~176 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[24]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~179 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~179_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[24]~176_combout ))) # (!\imen|memoria_ROM~23_combout  & 
// (\mux_in_2_ALU|saida[24]~178_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[24]~178_combout ),
	.datad(\mux_in_2_ALU|saida[24]~176_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~179_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~179 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[24]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \regfile|regs[13][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][24] .is_wysiwyg = "true";
defparam \regfile|regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \regfile|regs[12][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][24] .is_wysiwyg = "true";
defparam \regfile|regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~180 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~180_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][24]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[12][24]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[13][24]~q ),
	.datac(\regfile|regs[12][24]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~180_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~180 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[24]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \regfile|regs[15][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[24]~73_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][24] .is_wysiwyg = "true";
defparam \regfile|regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \regfile|regs[14][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][24] .is_wysiwyg = "true";
defparam \regfile|regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~181 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~181_combout  = (\mux_in_2_ALU|saida[24]~180_combout  & ((\regfile|regs[15][24]~q ) # ((!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[24]~180_combout  & (((\regfile|regs[14][24]~q  & \imen|memoria_ROM~39_combout ))))

	.dataa(\mux_in_2_ALU|saida[24]~180_combout ),
	.datab(\regfile|regs[15][24]~q ),
	.datac(\regfile|regs[14][24]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~181 .lut_mask = 16'hD8AA;
defparam \mux_in_2_ALU|saida[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~182 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~182_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[24]~179_combout  & ((\mux_in_2_ALU|saida[24]~181_combout ))) # (!\mux_in_2_ALU|saida[24]~179_combout  & (\mux_in_2_ALU|saida[24]~174_combout )))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[24]~179_combout ))))

	.dataa(\mux_in_2_ALU|saida[24]~174_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[24]~179_combout ),
	.datad(\mux_in_2_ALU|saida[24]~181_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~182 .lut_mask = 16'hF838;
defparam \mux_in_2_ALU|saida[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
fiftyfivenm_lcell_comb \regfile|regs[25][24]~feeder (
// Equation(s):
// \regfile|regs[25][24]~feeder_combout  = \mux_valor_write_data|saida[24]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[24]~73_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][24]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \regfile|regs[25][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][24] .is_wysiwyg = "true";
defparam \regfile|regs[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N27
dffeas \regfile|regs[21][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][24] .is_wysiwyg = "true";
defparam \regfile|regs[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \regfile|regs[17][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][24] .is_wysiwyg = "true";
defparam \regfile|regs[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~162 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~162_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][24]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][24]~q )))))

	.dataa(\regfile|regs[21][24]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[17][24]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~162 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \regfile|regs[29][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][24] .is_wysiwyg = "true";
defparam \regfile|regs[29][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~163 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~163_combout  = (\mux_in_2_ALU|saida[24]~162_combout  & (((\regfile|regs[29][24]~q ) # (!\imen|memoria_ROM~29_combout )))) # (!\mux_in_2_ALU|saida[24]~162_combout  & (\regfile|regs[25][24]~q  & ((\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[25][24]~q ),
	.datab(\mux_in_2_ALU|saida[24]~162_combout ),
	.datac(\regfile|regs[29][24]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~163 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \regfile|regs[27][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][24] .is_wysiwyg = "true";
defparam \regfile|regs[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N15
dffeas \regfile|regs[31][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][24] .is_wysiwyg = "true";
defparam \regfile|regs[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \regfile|regs[23][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][24] .is_wysiwyg = "true";
defparam \regfile|regs[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \regfile|regs[19][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][24] .is_wysiwyg = "true";
defparam \regfile|regs[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~169 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~169_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][24]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][24]~q )))))

	.dataa(\regfile|regs[23][24]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][24]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~169 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~170 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~170_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[24]~169_combout  & ((\regfile|regs[31][24]~q ))) # (!\mux_in_2_ALU|saida[24]~169_combout  & (\regfile|regs[27][24]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[24]~169_combout ))))

	.dataa(\regfile|regs[27][24]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[31][24]~q ),
	.datad(\mux_in_2_ALU|saida[24]~169_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~170 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
fiftyfivenm_lcell_comb \regfile|regs[20][24]~feeder (
// Equation(s):
// \regfile|regs[20][24]~feeder_combout  = \mux_valor_write_data|saida[24]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[24]~73_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][24]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \regfile|regs[20][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][24] .is_wysiwyg = "true";
defparam \regfile|regs[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N15
dffeas \regfile|regs[28][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][24] .is_wysiwyg = "true";
defparam \regfile|regs[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
fiftyfivenm_lcell_comb \regfile|regs[24][24]~feeder (
// Equation(s):
// \regfile|regs[24][24]~feeder_combout  = \mux_valor_write_data|saida[24]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[24]~73_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][24]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \regfile|regs[24][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][24] .is_wysiwyg = "true";
defparam \regfile|regs[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \regfile|regs[16][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][24] .is_wysiwyg = "true";
defparam \regfile|regs[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~166 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~166_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[24][24]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[16][24]~q )))))

	.dataa(\regfile|regs[24][24]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[16][24]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~166 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~167 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~167_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[24]~166_combout  & ((\regfile|regs[28][24]~q ))) # (!\mux_in_2_ALU|saida[24]~166_combout  & (\regfile|regs[20][24]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[24]~166_combout ))))

	.dataa(\regfile|regs[20][24]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[28][24]~q ),
	.datad(\mux_in_2_ALU|saida[24]~166_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~167 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
fiftyfivenm_lcell_comb \regfile|regs[30][24]~feeder (
// Equation(s):
// \regfile|regs[30][24]~feeder_combout  = \mux_valor_write_data|saida[24]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[24]~73_combout ),
	.cin(gnd),
	.combout(\regfile|regs[30][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[30][24]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[30][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N23
dffeas \regfile|regs[30][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][24] .is_wysiwyg = "true";
defparam \regfile|regs[30][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
fiftyfivenm_lcell_comb \regfile|regs[22][24]~feeder (
// Equation(s):
// \regfile|regs[22][24]~feeder_combout  = \mux_valor_write_data|saida[24]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[24]~73_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][24]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \regfile|regs[22][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][24] .is_wysiwyg = "true";
defparam \regfile|regs[22][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
fiftyfivenm_lcell_comb \regfile|regs[26][24]~feeder (
// Equation(s):
// \regfile|regs[26][24]~feeder_combout  = \mux_valor_write_data|saida[24]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[24]~73_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][24]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N25
dffeas \regfile|regs[26][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][24] .is_wysiwyg = "true";
defparam \regfile|regs[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
fiftyfivenm_lcell_comb \regfile|regs[18][24]~feeder (
// Equation(s):
// \regfile|regs[18][24]~feeder_combout  = \mux_valor_write_data|saida[24]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[24]~73_combout ),
	.cin(gnd),
	.combout(\regfile|regs[18][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[18][24]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[18][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N15
dffeas \regfile|regs[18][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][24] .is_wysiwyg = "true";
defparam \regfile|regs[18][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~164 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~164_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[26][24]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[18][24]~q )))))

	.dataa(\regfile|regs[26][24]~q ),
	.datab(\regfile|regs[18][24]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~164 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~165 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~165_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[24]~164_combout  & (\regfile|regs[30][24]~q )) # (!\mux_in_2_ALU|saida[24]~164_combout  & ((\regfile|regs[22][24]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[24]~164_combout ))))

	.dataa(\regfile|regs[30][24]~q ),
	.datab(\regfile|regs[22][24]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[24]~164_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~165 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~168 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~168_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[24]~165_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// (\mux_in_2_ALU|saida[24]~167_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[24]~167_combout ),
	.datad(\mux_in_2_ALU|saida[24]~165_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~168 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~171 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~171_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[24]~168_combout  & ((\mux_in_2_ALU|saida[24]~170_combout ))) # (!\mux_in_2_ALU|saida[24]~168_combout  & (\mux_in_2_ALU|saida[24]~163_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[24]~168_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[24]~163_combout ),
	.datac(\mux_in_2_ALU|saida[24]~170_combout ),
	.datad(\mux_in_2_ALU|saida[24]~168_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~171 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~172 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~172_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[24]~171_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[24]~171_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~172 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[24]~183 (
// Equation(s):
// \mux_in_2_ALU|saida[24]~183_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[24]~172_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[24]~182_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[24]~182_combout ),
	.datad(\mux_in_2_ALU|saida[24]~172_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[24]~183 .lut_mask = 16'hFFEC;
defparam \mux_in_2_ALU|saida[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
fiftyfivenm_lcell_comb \ula|ShiftRight3~40 (
// Equation(s):
// \ula|ShiftRight3~40_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[28]~84_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[27]~441_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[28]~84_combout ),
	.datad(\regfile|ReadData1[27]~441_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~40 .lut_mask = 16'h5140;
defparam \ula|ShiftRight3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \regfile|regs[15][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[25]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][25] .is_wysiwyg = "true";
defparam \regfile|regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \regfile|regs[14][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][25] .is_wysiwyg = "true";
defparam \regfile|regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \regfile|regs[12][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][25] .is_wysiwyg = "true";
defparam \regfile|regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \regfile|regs[13][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][25] .is_wysiwyg = "true";
defparam \regfile|regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~459 (
// Equation(s):
// \regfile|ReadData1[25]~459_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][25]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][25]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[12][25]~q ),
	.datac(\regfile|regs[13][25]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~459_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~459 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[25]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~460 (
// Equation(s):
// \regfile|ReadData1[25]~460_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[25]~459_combout  & (\regfile|regs[15][25]~q )) # (!\regfile|ReadData1[25]~459_combout  & ((\regfile|regs[14][25]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[25]~459_combout ))))

	.dataa(\regfile|regs[15][25]~q ),
	.datab(\regfile|regs[14][25]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[25]~459_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~460_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~460 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[25]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \regfile|regs[7][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][25] .is_wysiwyg = "true";
defparam \regfile|regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \regfile|regs[6][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][25] .is_wysiwyg = "true";
defparam \regfile|regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \regfile|regs[4][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][25] .is_wysiwyg = "true";
defparam \regfile|regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \regfile|regs[5][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][25] .is_wysiwyg = "true";
defparam \regfile|regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~452 (
// Equation(s):
// \regfile|ReadData1[25]~452_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][25]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][25]~q ))))

	.dataa(\regfile|regs[4][25]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][25]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~452_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~452 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[25]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~453 (
// Equation(s):
// \regfile|ReadData1[25]~453_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[25]~452_combout  & (\regfile|regs[7][25]~q )) # (!\regfile|ReadData1[25]~452_combout  & ((\regfile|regs[6][25]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[25]~452_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[7][25]~q ),
	.datac(\regfile|regs[6][25]~q ),
	.datad(\regfile|ReadData1[25]~452_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~453_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~453 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[25]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N15
dffeas \regfile|regs[2][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][25] .is_wysiwyg = "true";
defparam \regfile|regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N25
dffeas \regfile|regs[1][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][25] .is_wysiwyg = "true";
defparam \regfile|regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
fiftyfivenm_lcell_comb \regfile|regs[3][25]~feeder (
// Equation(s):
// \regfile|regs[3][25]~feeder_combout  = \mux_valor_write_data|saida[25]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~72_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][25]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \regfile|regs[3][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][25] .is_wysiwyg = "true";
defparam \regfile|regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~456 (
// Equation(s):
// \regfile|ReadData1[25]~456_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][25]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][25]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[1][25]~q ),
	.datac(\regfile|regs[3][25]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~456_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~456 .lut_mask = 16'hE400;
defparam \regfile|ReadData1[25]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~457 (
// Equation(s):
// \regfile|ReadData1[25]~457_combout  = (\regfile|ReadData1[25]~456_combout ) # ((\imen|memoria_ROM~13_combout  & (\regfile|regs[2][25]~q  & !\imen|memoria_ROM~11_combout )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[2][25]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[25]~456_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~457_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~457 .lut_mask = 16'hFF08;
defparam \regfile|ReadData1[25]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \regfile|regs[11][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][25] .is_wysiwyg = "true";
defparam \regfile|regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
fiftyfivenm_lcell_comb \regfile|regs[9][25]~feeder (
// Equation(s):
// \regfile|regs[9][25]~feeder_combout  = \mux_valor_write_data|saida[25]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~72_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][25]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N25
dffeas \regfile|regs[9][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][25] .is_wysiwyg = "true";
defparam \regfile|regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \regfile|regs[8][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][25] .is_wysiwyg = "true";
defparam \regfile|regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
fiftyfivenm_lcell_comb \regfile|regs[10][25]~feeder (
// Equation(s):
// \regfile|regs[10][25]~feeder_combout  = \mux_valor_write_data|saida[25]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~72_combout ),
	.cin(gnd),
	.combout(\regfile|regs[10][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[10][25]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[10][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N15
dffeas \regfile|regs[10][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][25] .is_wysiwyg = "true";
defparam \regfile|regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~454 (
// Equation(s):
// \regfile|ReadData1[25]~454_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][25]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][25]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[8][25]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[10][25]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~454_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~454 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[25]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~455 (
// Equation(s):
// \regfile|ReadData1[25]~455_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[25]~454_combout  & (\regfile|regs[11][25]~q )) # (!\regfile|ReadData1[25]~454_combout  & ((\regfile|regs[9][25]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[25]~454_combout ))))

	.dataa(\regfile|regs[11][25]~q ),
	.datab(\regfile|regs[9][25]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[25]~454_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~455_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~455 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[25]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~458 (
// Equation(s):
// \regfile|ReadData1[25]~458_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[25]~455_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[25]~457_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[25]~457_combout ),
	.datad(\regfile|ReadData1[25]~455_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~458_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~458 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[25]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~461 (
// Equation(s):
// \regfile|ReadData1[25]~461_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[25]~458_combout  & (\regfile|ReadData1[25]~460_combout )) # (!\regfile|ReadData1[25]~458_combout  & ((\regfile|ReadData1[25]~453_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[25]~458_combout ))))

	.dataa(\regfile|ReadData1[25]~460_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[25]~453_combout ),
	.datad(\regfile|ReadData1[25]~458_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~461_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~461 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[25]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \regfile|regs[29][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][25] .is_wysiwyg = "true";
defparam \regfile|regs[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N21
dffeas \regfile|regs[25][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][25] .is_wysiwyg = "true";
defparam \regfile|regs[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \regfile|regs[17][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][25] .is_wysiwyg = "true";
defparam \regfile|regs[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~442 (
// Equation(s):
// \regfile|ReadData1[25]~442_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|regs[25][25]~q )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & ((\regfile|regs[17][25]~q ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[25][25]~q ),
	.datad(\regfile|regs[17][25]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~442_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~442 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[25]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~443 (
// Equation(s):
// \regfile|ReadData1[25]~443_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[25]~442_combout  & (\regfile|regs[29][25]~q )) # (!\regfile|ReadData1[25]~442_combout  & ((\regfile|regs[21][25]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[25]~442_combout ))))

	.dataa(\regfile|regs[29][25]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[21][25]~q ),
	.datad(\regfile|ReadData1[25]~442_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~443_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~443 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[25]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \regfile|regs[30][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][25] .is_wysiwyg = "true";
defparam \regfile|regs[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N11
dffeas \regfile|regs[26][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][25] .is_wysiwyg = "true";
defparam \regfile|regs[26][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
fiftyfivenm_lcell_comb \regfile|regs[22][25]~feeder (
// Equation(s):
// \regfile|regs[22][25]~feeder_combout  = \mux_valor_write_data|saida[25]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~72_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][25]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \regfile|regs[22][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][25] .is_wysiwyg = "true";
defparam \regfile|regs[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
fiftyfivenm_lcell_comb \regfile|regs[18][25]~feeder (
// Equation(s):
// \regfile|regs[18][25]~feeder_combout  = \mux_valor_write_data|saida[25]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~72_combout ),
	.cin(gnd),
	.combout(\regfile|regs[18][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[18][25]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[18][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \regfile|regs[18][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][25] .is_wysiwyg = "true";
defparam \regfile|regs[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~444 (
// Equation(s):
// \regfile|ReadData1[25]~444_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[22][25]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[18][25]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[22][25]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[18][25]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~444_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~444 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[25]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~445 (
// Equation(s):
// \regfile|ReadData1[25]~445_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[25]~444_combout  & (\regfile|regs[30][25]~q )) # (!\regfile|ReadData1[25]~444_combout  & ((\regfile|regs[26][25]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[25]~444_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[30][25]~q ),
	.datac(\regfile|regs[26][25]~q ),
	.datad(\regfile|ReadData1[25]~444_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~445_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~445 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[25]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \regfile|regs[28][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][25] .is_wysiwyg = "true";
defparam \regfile|regs[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \regfile|regs[24][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][25] .is_wysiwyg = "true";
defparam \regfile|regs[24][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
fiftyfivenm_lcell_comb \regfile|regs[20][25]~feeder (
// Equation(s):
// \regfile|regs[20][25]~feeder_combout  = \mux_valor_write_data|saida[25]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~72_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][25]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \regfile|regs[20][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][25] .is_wysiwyg = "true";
defparam \regfile|regs[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \regfile|regs[16][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][25] .is_wysiwyg = "true";
defparam \regfile|regs[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~446 (
// Equation(s):
// \regfile|ReadData1[25]~446_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[20][25]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[16][25]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[20][25]~q ),
	.datac(\regfile|regs[16][25]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~446_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~446 .lut_mask = 16'hAAD8;
defparam \regfile|ReadData1[25]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~447 (
// Equation(s):
// \regfile|ReadData1[25]~447_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[25]~446_combout  & (\regfile|regs[28][25]~q )) # (!\regfile|ReadData1[25]~446_combout  & ((\regfile|regs[24][25]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[25]~446_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[28][25]~q ),
	.datac(\regfile|regs[24][25]~q ),
	.datad(\regfile|ReadData1[25]~446_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~447_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~447 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[25]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~448 (
// Equation(s):
// \regfile|ReadData1[25]~448_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[25]~445_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[25]~447_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[25]~445_combout ),
	.datad(\regfile|ReadData1[25]~447_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~448_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~448 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[25]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \regfile|regs[31][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][25] .is_wysiwyg = "true";
defparam \regfile|regs[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N21
dffeas \regfile|regs[23][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][25] .is_wysiwyg = "true";
defparam \regfile|regs[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
fiftyfivenm_lcell_comb \regfile|regs[27][25]~feeder (
// Equation(s):
// \regfile|regs[27][25]~feeder_combout  = \mux_valor_write_data|saida[25]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[25]~72_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][25]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N27
dffeas \regfile|regs[27][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][25] .is_wysiwyg = "true";
defparam \regfile|regs[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \regfile|regs[19][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][25] .is_wysiwyg = "true";
defparam \regfile|regs[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~449 (
// Equation(s):
// \regfile|ReadData1[25]~449_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][25]~q ) # ((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (((\regfile|regs[19][25]~q  & !\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[27][25]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[19][25]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~449_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~449 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[25]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~450 (
// Equation(s):
// \regfile|ReadData1[25]~450_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[25]~449_combout  & (\regfile|regs[31][25]~q )) # (!\regfile|ReadData1[25]~449_combout  & ((\regfile|regs[23][25]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[25]~449_combout ))))

	.dataa(\regfile|regs[31][25]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[23][25]~q ),
	.datad(\regfile|ReadData1[25]~449_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~450_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~450 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[25]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~451 (
// Equation(s):
// \regfile|ReadData1[25]~451_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[25]~448_combout  & ((\regfile|ReadData1[25]~450_combout ))) # (!\regfile|ReadData1[25]~448_combout  & (\regfile|ReadData1[25]~443_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[25]~448_combout ))))

	.dataa(\regfile|ReadData1[25]~443_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[25]~448_combout ),
	.datad(\regfile|ReadData1[25]~450_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~451_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~451 .lut_mask = 16'hF838;
defparam \regfile|ReadData1[25]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~678 (
// Equation(s):
// \regfile|ReadData1[25]~678_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[25]~451_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[25]~461_combout ))))

	.dataa(\regfile|ReadData1[25]~461_combout ),
	.datab(\regfile|ReadData1[25]~451_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\imen|memoria_ROM~18_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~678_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~678 .lut_mask = 16'h0C0A;
defparam \regfile|ReadData1[25]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
fiftyfivenm_lcell_comb \ula|result~49 (
// Equation(s):
// \ula|result~49_combout  = (\mux_in_2_ALU|saida[25]~161_combout ) # (\regfile|ReadData1[25]~678_combout )

	.dataa(\mux_in_2_ALU|saida[25]~161_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|ReadData1[25]~678_combout ),
	.cin(gnd),
	.combout(\ula|result~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~49 .lut_mask = 16'hFFAA;
defparam \ula|result~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~7 (
// Equation(s):
// \ula|ShiftLeft0~7_combout  = (\mux_in_2_ALU|saida[5]~557_combout ) # ((\mux_in_2_ALU|saida[6]~601_combout ) # (\mux_in_2_ALU|saida[7]~579_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[5]~557_combout ),
	.datac(\mux_in_2_ALU|saida[6]~601_combout ),
	.datad(\mux_in_2_ALU|saida[7]~579_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~7 .lut_mask = 16'hFFFC;
defparam \ula|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~10 (
// Equation(s):
// \ula|ShiftLeft0~10_combout  = (\ula|ShiftLeft0~5_combout ) # ((\ula|ShiftLeft0~6_combout ) # ((\ula|ShiftLeft0~7_combout ) # (\ula|ShiftLeft0~4_combout )))

	.dataa(\ula|ShiftLeft0~5_combout ),
	.datab(\ula|ShiftLeft0~6_combout ),
	.datac(\ula|ShiftLeft0~7_combout ),
	.datad(\ula|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~10 .lut_mask = 16'hFFFE;
defparam \ula|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
fiftyfivenm_lcell_comb \ula|Mux14~4 (
// Equation(s):
// \ula|Mux14~4_combout  = (\ula_ctrl|Mux0~9_combout  & (((!\mux_in_2_ALU|saida[4]~712_combout  & !\ula|ShiftLeft0~10_combout )) # (!\ula_ctrl|Mux3~12_combout )))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~4 .lut_mask = 16'h0A2A;
defparam \ula|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
fiftyfivenm_lcell_comb \ula|Mux6~2 (
// Equation(s):
// \ula|Mux6~2_combout  = (\ula_ctrl|Mux3~12_combout  & (((\regfile|ReadData1[31]~20_combout ) # (\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|result~49_combout  & ((!\ula|Mux14~4_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula|result~49_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~2 .lut_mask = 16'hAAB1;
defparam \ula|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[31]~21 (
// Equation(s):
// \regfile|ReadData1[31]~21_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[31]~9_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[31]~19_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[31]~9_combout ),
	.datad(\regfile|ReadData1[31]~19_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[31]~21 .lut_mask = 16'hF3C0;
defparam \regfile|ReadData1[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
fiftyfivenm_lcell_comb \uc|Decoder0~2 (
// Equation(s):
// \uc|Decoder0~2_combout  = (\uc|Decoder0~1_combout  & (\pc|PC [7] & !\pc|PC [6]))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [7]),
	.datac(gnd),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\uc|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~2 .lut_mask = 16'h0088;
defparam \uc|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \regfile|regs[6][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][30] .is_wysiwyg = "true";
defparam \regfile|regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \regfile|regs[5][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][30] .is_wysiwyg = "true";
defparam \regfile|regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \regfile|regs[4][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][30] .is_wysiwyg = "true";
defparam \regfile|regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~43 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~43_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][30]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][30]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[5][30]~q ),
	.datac(\regfile|regs[4][30]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~43 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \regfile|regs[7][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][30] .is_wysiwyg = "true";
defparam \regfile|regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~44 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~44_combout  = (\mux_in_2_ALU|saida[30]~43_combout  & (((\regfile|regs[7][30]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[30]~43_combout  & (\regfile|regs[6][30]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[6][30]~q ),
	.datab(\mux_in_2_ALU|saida[30]~43_combout ),
	.datac(\regfile|regs[7][30]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~44 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
fiftyfivenm_lcell_comb \regfile|regs[3][30]~feeder (
// Equation(s):
// \regfile|regs[3][30]~feeder_combout  = \mux_valor_write_data|saida[30]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~67_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][30]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N9
dffeas \regfile|regs[3][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][30] .is_wysiwyg = "true";
defparam \regfile|regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \regfile|regs[1][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][30] .is_wysiwyg = "true";
defparam \regfile|regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~45 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~45_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][30]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][30]~q )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[3][30]~q ),
	.datac(\regfile|regs[1][30]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~45 .lut_mask = 16'h88A0;
defparam \mux_in_2_ALU|saida[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~46 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~46_combout  = (\mux_in_2_ALU|saida[30]~45_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][30]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][30]~q ),
	.datad(\mux_in_2_ALU|saida[30]~45_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~46 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~47 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~47_combout  = (\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout ) # ((\mux_in_2_ALU|saida[30]~44_combout )))) # (!\imen|memoria_ROM~23_combout  & (!\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[30]~46_combout 
// ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[30]~44_combout ),
	.datad(\mux_in_2_ALU|saida[30]~46_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~47 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \regfile|regs[14][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][30] .is_wysiwyg = "true";
defparam \regfile|regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y10_N9
dffeas \regfile|regs[15][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[30]~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][30] .is_wysiwyg = "true";
defparam \regfile|regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \regfile|regs[13][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][30] .is_wysiwyg = "true";
defparam \regfile|regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \regfile|regs[12][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][30] .is_wysiwyg = "true";
defparam \regfile|regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~48 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~48_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][30]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[12][30]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[13][30]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[12][30]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~48 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~49 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~49_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[30]~48_combout  & ((\regfile|regs[15][30]~q ))) # (!\mux_in_2_ALU|saida[30]~48_combout  & (\regfile|regs[14][30]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[30]~48_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[14][30]~q ),
	.datac(\regfile|regs[15][30]~q ),
	.datad(\mux_in_2_ALU|saida[30]~48_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~49 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
fiftyfivenm_lcell_comb \regfile|regs[9][30]~feeder (
// Equation(s):
// \regfile|regs[9][30]~feeder_combout  = \mux_valor_write_data|saida[30]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~67_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][30]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \regfile|regs[9][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][30] .is_wysiwyg = "true";
defparam \regfile|regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \regfile|regs[11][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][30] .is_wysiwyg = "true";
defparam \regfile|regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \regfile|regs[10][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][30] .is_wysiwyg = "true";
defparam \regfile|regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \regfile|regs[8][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][30] .is_wysiwyg = "true";
defparam \regfile|regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~41 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~41_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][30]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][30]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][30]~q ),
	.datac(\regfile|regs[8][30]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~41 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~42 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~42_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[30]~41_combout  & ((\regfile|regs[11][30]~q ))) # (!\mux_in_2_ALU|saida[30]~41_combout  & (\regfile|regs[9][30]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[30]~41_combout ))))

	.dataa(\regfile|regs[9][30]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][30]~q ),
	.datad(\mux_in_2_ALU|saida[30]~41_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~42 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~50 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~50_combout  = (\mux_in_2_ALU|saida[30]~47_combout  & (((\mux_in_2_ALU|saida[30]~49_combout )) # (!\imen|memoria_ROM~29_combout ))) # (!\mux_in_2_ALU|saida[30]~47_combout  & (\imen|memoria_ROM~29_combout  & 
// ((\mux_in_2_ALU|saida[30]~42_combout ))))

	.dataa(\mux_in_2_ALU|saida[30]~47_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[30]~49_combout ),
	.datad(\mux_in_2_ALU|saida[30]~42_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~50 .lut_mask = 16'hE6A2;
defparam \mux_in_2_ALU|saida[30]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
fiftyfivenm_lcell_comb \regfile|regs[25][30]~feeder (
// Equation(s):
// \regfile|regs[25][30]~feeder_combout  = \mux_valor_write_data|saida[30]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~67_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][30]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \regfile|regs[25][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][30] .is_wysiwyg = "true";
defparam \regfile|regs[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \regfile|regs[29][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][30] .is_wysiwyg = "true";
defparam \regfile|regs[29][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
fiftyfivenm_lcell_comb \regfile|regs[21][30]~feeder (
// Equation(s):
// \regfile|regs[21][30]~feeder_combout  = \mux_valor_write_data|saida[30]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~67_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][30]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \regfile|regs[21][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][30] .is_wysiwyg = "true";
defparam \regfile|regs[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \regfile|regs[17][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][30] .is_wysiwyg = "true";
defparam \regfile|regs[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~30 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~30_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][30]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][30]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[21][30]~q ),
	.datac(\regfile|regs[17][30]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~30 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~31 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~31_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[30]~30_combout  & ((\regfile|regs[29][30]~q ))) # (!\mux_in_2_ALU|saida[30]~30_combout  & (\regfile|regs[25][30]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[30]~30_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][30]~q ),
	.datac(\regfile|regs[29][30]~q ),
	.datad(\mux_in_2_ALU|saida[30]~30_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~31 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \regfile|regs[27][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][30] .is_wysiwyg = "true";
defparam \regfile|regs[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \regfile|regs[31][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][30] .is_wysiwyg = "true";
defparam \regfile|regs[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
fiftyfivenm_lcell_comb \regfile|regs[23][30]~feeder (
// Equation(s):
// \regfile|regs[23][30]~feeder_combout  = \mux_valor_write_data|saida[30]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~67_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][30]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \regfile|regs[23][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][30] .is_wysiwyg = "true";
defparam \regfile|regs[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \regfile|regs[19][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][30] .is_wysiwyg = "true";
defparam \regfile|regs[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~37 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~37_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][30]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][30]~q )))))

	.dataa(\regfile|regs[23][30]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][30]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~37 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~38 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~38_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[30]~37_combout  & ((\regfile|regs[31][30]~q ))) # (!\mux_in_2_ALU|saida[30]~37_combout  & (\regfile|regs[27][30]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[30]~37_combout ))))

	.dataa(\regfile|regs[27][30]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[31][30]~q ),
	.datad(\mux_in_2_ALU|saida[30]~37_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~38 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \regfile|regs[22][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][30] .is_wysiwyg = "true";
defparam \regfile|regs[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \regfile|regs[30][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][30] .is_wysiwyg = "true";
defparam \regfile|regs[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N21
dffeas \regfile|regs[26][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][30] .is_wysiwyg = "true";
defparam \regfile|regs[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \regfile|regs[18][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][30] .is_wysiwyg = "true";
defparam \regfile|regs[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~32 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~32_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[26][30]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[18][30]~q )))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[26][30]~q ),
	.datac(\regfile|regs[18][30]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~32 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~33 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~33_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[30]~32_combout  & ((\regfile|regs[30][30]~q ))) # (!\mux_in_2_ALU|saida[30]~32_combout  & (\regfile|regs[22][30]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[30]~32_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][30]~q ),
	.datac(\regfile|regs[30][30]~q ),
	.datad(\mux_in_2_ALU|saida[30]~32_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~33 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
fiftyfivenm_lcell_comb \regfile|regs[20][30]~feeder (
// Equation(s):
// \regfile|regs[20][30]~feeder_combout  = \mux_valor_write_data|saida[30]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[30]~67_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][30]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \regfile|regs[20][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][30] .is_wysiwyg = "true";
defparam \regfile|regs[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \regfile|regs[28][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][30] .is_wysiwyg = "true";
defparam \regfile|regs[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \regfile|regs[24][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][30] .is_wysiwyg = "true";
defparam \regfile|regs[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \regfile|regs[16][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][30] .is_wysiwyg = "true";
defparam \regfile|regs[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~34 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~34_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[24][30]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[16][30]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[24][30]~q ),
	.datac(\regfile|regs[16][30]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~34 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~35 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~35_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[30]~34_combout  & ((\regfile|regs[28][30]~q ))) # (!\mux_in_2_ALU|saida[30]~34_combout  & (\regfile|regs[20][30]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[30]~34_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[20][30]~q ),
	.datac(\regfile|regs[28][30]~q ),
	.datad(\mux_in_2_ALU|saida[30]~34_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~35 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~36 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~36_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\mux_in_2_ALU|saida[30]~33_combout )) # (!\imen|memoria_ROM~39_combout  & 
// ((\mux_in_2_ALU|saida[30]~35_combout )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[30]~33_combout ),
	.datad(\mux_in_2_ALU|saida[30]~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~36 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~39 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~39_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[30]~36_combout  & ((\mux_in_2_ALU|saida[30]~38_combout ))) # (!\mux_in_2_ALU|saida[30]~36_combout  & (\mux_in_2_ALU|saida[30]~31_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[30]~36_combout ))))

	.dataa(\mux_in_2_ALU|saida[30]~31_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[30]~38_combout ),
	.datad(\mux_in_2_ALU|saida[30]~36_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~39 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~40 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~40_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[30]~39_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[30]~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~40 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[30]~51 (
// Equation(s):
// \mux_in_2_ALU|saida[30]~51_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[30]~40_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[30]~50_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[30]~50_combout ),
	.datad(\mux_in_2_ALU|saida[30]~40_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[30]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[30]~51 .lut_mask = 16'hFFEC;
defparam \mux_in_2_ALU|saida[30]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~24 (
// Equation(s):
// \regfile|ReadData1[30]~24_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][30]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][30]~q ))))

	.dataa(\regfile|regs[18][30]~q ),
	.datab(\regfile|regs[26][30]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~24 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~25 (
// Equation(s):
// \regfile|ReadData1[30]~25_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[30]~24_combout  & (\regfile|regs[30][30]~q )) # (!\regfile|ReadData1[30]~24_combout  & ((\regfile|regs[22][30]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[30]~24_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[30][30]~q ),
	.datac(\regfile|regs[22][30]~q ),
	.datad(\regfile|ReadData1[30]~24_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~25 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~26 (
// Equation(s):
// \regfile|ReadData1[30]~26_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][30]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][30]~q ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[16][30]~q ),
	.datac(\regfile|regs[24][30]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~26 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~27 (
// Equation(s):
// \regfile|ReadData1[30]~27_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[30]~26_combout  & (\regfile|regs[28][30]~q )) # (!\regfile|ReadData1[30]~26_combout  & ((\regfile|regs[20][30]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[30]~26_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[28][30]~q ),
	.datac(\regfile|regs[20][30]~q ),
	.datad(\regfile|ReadData1[30]~26_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~27 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~28 (
// Equation(s):
// \regfile|ReadData1[30]~28_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|ReadData1[30]~25_combout )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|ReadData1[30]~27_combout )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[30]~25_combout ),
	.datad(\regfile|ReadData1[30]~27_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~28 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~29 (
// Equation(s):
// \regfile|ReadData1[30]~29_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[23][30]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[19][30]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[19][30]~q ),
	.datac(\regfile|regs[23][30]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~29 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~30 (
// Equation(s):
// \regfile|ReadData1[30]~30_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[30]~29_combout  & (\regfile|regs[31][30]~q )) # (!\regfile|ReadData1[30]~29_combout  & ((\regfile|regs[27][30]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[30]~29_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[31][30]~q ),
	.datac(\regfile|regs[27][30]~q ),
	.datad(\regfile|ReadData1[30]~29_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~30 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~22 (
// Equation(s):
// \regfile|ReadData1[30]~22_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[21][30]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[17][30]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[17][30]~q ),
	.datab(\regfile|regs[21][30]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~22 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~23 (
// Equation(s):
// \regfile|ReadData1[30]~23_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[30]~22_combout  & ((\regfile|regs[29][30]~q ))) # (!\regfile|ReadData1[30]~22_combout  & (\regfile|regs[25][30]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[30]~22_combout ))))

	.dataa(\regfile|regs[25][30]~q ),
	.datab(\regfile|regs[29][30]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[30]~22_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~23 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~31 (
// Equation(s):
// \regfile|ReadData1[30]~31_combout  = (\regfile|ReadData1[30]~28_combout  & (((\regfile|ReadData1[30]~30_combout )) # (!\imen|memoria_ROM~11_combout ))) # (!\regfile|ReadData1[30]~28_combout  & (\imen|memoria_ROM~11_combout  & 
// ((\regfile|ReadData1[30]~23_combout ))))

	.dataa(\regfile|ReadData1[30]~28_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[30]~30_combout ),
	.datad(\regfile|ReadData1[30]~23_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~31 .lut_mask = 16'hE6A2;
defparam \regfile|ReadData1[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~673 (
// Equation(s):
// \regfile|ReadData1[30]~673_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[30]~31_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[30]~41_combout ))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|ReadData1[30]~41_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[30]~31_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~673_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~673 .lut_mask = 16'h0E04;
defparam \regfile|ReadData1[30]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
fiftyfivenm_lcell_comb \ula|Add1~58 (
// Equation(s):
// \ula|Add1~58_combout  = (\regfile|ReadData1[29]~674_combout  & ((\mux_in_2_ALU|saida[29]~73_combout  & (!\ula|Add1~57 )) # (!\mux_in_2_ALU|saida[29]~73_combout  & (\ula|Add1~57  & VCC)))) # (!\regfile|ReadData1[29]~674_combout  & 
// ((\mux_in_2_ALU|saida[29]~73_combout  & ((\ula|Add1~57 ) # (GND))) # (!\mux_in_2_ALU|saida[29]~73_combout  & (!\ula|Add1~57 ))))
// \ula|Add1~59  = CARRY((\regfile|ReadData1[29]~674_combout  & (\mux_in_2_ALU|saida[29]~73_combout  & !\ula|Add1~57 )) # (!\regfile|ReadData1[29]~674_combout  & ((\mux_in_2_ALU|saida[29]~73_combout ) # (!\ula|Add1~57 ))))

	.dataa(\regfile|ReadData1[29]~674_combout ),
	.datab(\mux_in_2_ALU|saida[29]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~57 ),
	.combout(\ula|Add1~58_combout ),
	.cout(\ula|Add1~59 ));
// synopsys translate_off
defparam \ula|Add1~58 .lut_mask = 16'h694D;
defparam \ula|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
fiftyfivenm_lcell_comb \ula|Add1~60 (
// Equation(s):
// \ula|Add1~60_combout  = ((\mux_in_2_ALU|saida[30]~51_combout  $ (\regfile|ReadData1[30]~673_combout  $ (\ula|Add1~59 )))) # (GND)
// \ula|Add1~61  = CARRY((\mux_in_2_ALU|saida[30]~51_combout  & (\regfile|ReadData1[30]~673_combout  & !\ula|Add1~59 )) # (!\mux_in_2_ALU|saida[30]~51_combout  & ((\regfile|ReadData1[30]~673_combout ) # (!\ula|Add1~59 ))))

	.dataa(\mux_in_2_ALU|saida[30]~51_combout ),
	.datab(\regfile|ReadData1[30]~673_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~59 ),
	.combout(\ula|Add1~60_combout ),
	.cout(\ula|Add1~61 ));
// synopsys translate_off
defparam \ula|Add1~60 .lut_mask = 16'h964D;
defparam \ula|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
fiftyfivenm_lcell_comb \ula|Mux1~3 (
// Equation(s):
// \ula|Mux1~3_combout  = (\ula_ctrl|Mux2~11_combout  & (\ula_ctrl|Mux0~9_combout  & (\ula|Add1~60_combout  & !\ula_ctrl|Mux3~12_combout ))) # (!\ula_ctrl|Mux2~11_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|Add1~60_combout ) # (\ula_ctrl|Mux3~12_combout 
// ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~60_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~3 .lut_mask = 16'h55D4;
defparam \ula|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
fiftyfivenm_lcell_comb \ula|result~58 (
// Equation(s):
// \ula|result~58_combout  = (\regfile|ReadData1[30]~673_combout ) # (\mux_in_2_ALU|saida[30]~51_combout )

	.dataa(\regfile|ReadData1[30]~673_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[30]~51_combout ),
	.cin(gnd),
	.combout(\ula|result~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~58 .lut_mask = 16'hFFAA;
defparam \ula|result~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~125 (
// Equation(s):
// \imen|memoria_ROM~125_combout  = (\pc|PC [2] & (!\imen|memoria_ROM~94_combout )) # (!\pc|PC [2] & ((\imen|memoria_ROM~93_combout )))

	.dataa(\pc|PC [2]),
	.datab(gnd),
	.datac(\imen|memoria_ROM~94_combout ),
	.datad(\imen|memoria_ROM~93_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~125_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~125 .lut_mask = 16'h5F0A;
defparam \imen|memoria_ROM~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~124 (
// Equation(s):
// \imen|memoria_ROM~124_combout  = (\pc|PC [4] & (\imen|memoria_ROM~80_combout )) # (!\pc|PC [4] & ((!\imen|memoria_ROM~91_combout )))

	.dataa(\imen|memoria_ROM~80_combout ),
	.datab(\pc|PC [4]),
	.datac(gnd),
	.datad(\imen|memoria_ROM~91_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~124_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~124 .lut_mask = 16'h88BB;
defparam \imen|memoria_ROM~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft1~5 (
// Equation(s):
// \ula|ShiftLeft1~5_combout  = (!\imen|memoria_ROM~124_combout  & ((\pc|PC [7] & ((!\imen|memoria_ROM~83_combout ))) # (!\pc|PC [7] & (!\imen|memoria_ROM~82_combout ))))

	.dataa(\imen|memoria_ROM~82_combout ),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~83_combout ),
	.datad(\imen|memoria_ROM~124_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~5 .lut_mask = 16'h001D;
defparam \ula|ShiftLeft1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft1~55 (
// Equation(s):
// \ula|ShiftLeft1~55_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~125_combout ) # (!\ula|ShiftLeft1~5_combout )))

	.dataa(\pc|PC [6]),
	.datab(gnd),
	.datac(\imen|memoria_ROM~125_combout ),
	.datad(\ula|ShiftLeft1~5_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~55 .lut_mask = 16'hA0AA;
defparam \ula|ShiftLeft1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
fiftyfivenm_lcell_comb \ula|ShiftRight3~43 (
// Equation(s):
// \ula|ShiftRight3~43_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftLeft1~55_combout  & ((\regfile|ReadData1[31]~21_combout ))) # (!\ula|ShiftLeft1~55_combout  & (\regfile|ReadData1[30]~42_combout ))))

	.dataa(\regfile|ReadData1[30]~42_combout ),
	.datab(\ula|ShiftLeft1~55_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~43 .lut_mask = 16'h00E2;
defparam \ula|ShiftRight3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
fiftyfivenm_lcell_comb \ula|Mux1~0 (
// Equation(s):
// \ula|Mux1~0_combout  = (\ula_ctrl|Mux0~9_combout  & (((\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight3~43_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|result~58_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula|result~58_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula|ShiftRight3~43_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~0 .lut_mask = 16'hF1A1;
defparam \ula|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~12 (
// Equation(s):
// \ula|ShiftLeft0~12_combout  = (\mux_in_2_ALU|saida[1]~666_combout ) # ((\mux_in_2_ALU|saida[2]~644_combout ) # (\mux_in_2_ALU|saida[3]~690_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\mux_in_2_ALU|saida[3]~690_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~12 .lut_mask = 16'hFFFA;
defparam \ula|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~24 (
// Equation(s):
// \ula|ShiftRight1~24_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\regfile|ReadData1[31]~21_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\regfile|ReadData1[30]~42_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\regfile|ReadData1[31]~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~24 .lut_mask = 16'h3210;
defparam \ula|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~111 (
// Equation(s):
// \ula|ShiftRight0~111_combout  = (!\ula|ShiftLeft0~12_combout  & (\ula|ShiftLeft0~9_combout  & \ula|ShiftRight1~24_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftLeft0~12_combout ),
	.datac(\ula|ShiftLeft0~9_combout ),
	.datad(\ula|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~111 .lut_mask = 16'h3000;
defparam \ula|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~74 (
// Equation(s):
// \ula|ShiftRight1~74_combout  = (\ula|ShiftLeft0~9_combout  & ((\ula|Mux31~2_combout  & (\regfile|ReadData1[30]~42_combout )) # (!\ula|Mux31~2_combout  & ((\regfile|ReadData1[31]~21_combout ))))) # (!\ula|ShiftLeft0~9_combout  & 
// (((\regfile|ReadData1[31]~21_combout ))))

	.dataa(\ula|ShiftLeft0~9_combout ),
	.datab(\regfile|ReadData1[30]~42_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\ula|Mux31~2_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~74_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~74 .lut_mask = 16'hD8F0;
defparam \ula|ShiftRight1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
fiftyfivenm_lcell_comb \ula|Mux1~1 (
// Equation(s):
// \ula|Mux1~1_combout  = (\ula|Mux1~0_combout  & (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~74_combout )))) # (!\ula|Mux1~0_combout  & (((\ula|ShiftRight0~111_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight0~111_combout ),
	.datac(\ula|Mux1~0_combout ),
	.datad(\ula|ShiftRight1~74_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~1 .lut_mask = 16'h5C0C;
defparam \ula|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
fiftyfivenm_lcell_comb \ula|Mux1~2 (
// Equation(s):
// \ula|Mux1~2_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux1~1_combout ))) # (!\ula_ctrl|Mux0~9_combout  & (\ula|Mux1~0_combout ))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux1~0_combout ),
	.datad(\ula|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~2 .lut_mask = 16'hFC30;
defparam \ula|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
fiftyfivenm_lcell_comb \ula|Mux1~4 (
// Equation(s):
// \ula|Mux1~4_combout  = (\ula_ctrl|Mux2~11_combout  & (\ula|Mux1~3_combout )) # (!\ula_ctrl|Mux2~11_combout  & ((\ula|Mux1~2_combout )))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(gnd),
	.datac(\ula|Mux1~3_combout ),
	.datad(\ula|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~4 .lut_mask = 16'hF5A0;
defparam \ula|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
fiftyfivenm_lcell_comb \ula|Mux1~5 (
// Equation(s):
// \ula|Mux1~5_combout  = (\regfile|ReadData1[30]~673_combout  & ((\ula_ctrl|Mux3~12_combout ) # (\mux_in_2_ALU|saida[30]~51_combout ))) # (!\regfile|ReadData1[30]~673_combout  & (\ula_ctrl|Mux3~12_combout  & \mux_in_2_ALU|saida[30]~51_combout ))

	.dataa(\regfile|ReadData1[30]~673_combout ),
	.datab(gnd),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\mux_in_2_ALU|saida[30]~51_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~5 .lut_mask = 16'hFAA0;
defparam \ula|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft1~48 (
// Equation(s):
// \ula|ShiftLeft1~48_combout  = (\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[27]~441_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[28]~84_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[28]~84_combout ),
	.datad(\regfile|ReadData1[27]~441_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~48 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft1~56 (
// Equation(s):
// \ula|ShiftLeft1~56_combout  = (!\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[29]~63_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[30]~42_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\regfile|ReadData1[29]~63_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~56 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft1~57 (
// Equation(s):
// \ula|ShiftLeft1~57_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftLeft1~56_combout ) # ((\imen|memoria_ROM~92_combout  & \ula|ShiftLeft1~48_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\ula|ShiftLeft1~7_combout ),
	.datac(\ula|ShiftLeft1~48_combout ),
	.datad(\ula|ShiftLeft1~56_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~57 .lut_mask = 16'hCC80;
defparam \ula|ShiftLeft1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~165 (
// Equation(s):
// \regfile|ReadData1[2]~165_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][2]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][2]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[12][2]~q ),
	.datac(\regfile|regs[13][2]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~165_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~165 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[2]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~166 (
// Equation(s):
// \regfile|ReadData1[2]~166_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[2]~165_combout  & (\regfile|regs[15][2]~q )) # (!\regfile|ReadData1[2]~165_combout  & ((\regfile|regs[14][2]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[2]~165_combout ))))

	.dataa(\regfile|regs[15][2]~q ),
	.datab(\regfile|regs[14][2]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[2]~165_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~166_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~166 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[2]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~158 (
// Equation(s):
// \regfile|ReadData1[2]~158_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][2]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][2]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[8][2]~q ),
	.datac(\regfile|regs[10][2]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~158_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~158 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[2]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~159 (
// Equation(s):
// \regfile|ReadData1[2]~159_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[2]~158_combout  & (\regfile|regs[11][2]~q )) # (!\regfile|ReadData1[2]~158_combout  & ((\regfile|regs[9][2]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[2]~158_combout ))))

	.dataa(\regfile|regs[11][2]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|regs[9][2]~q ),
	.datad(\regfile|ReadData1[2]~158_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~159_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~159 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[2]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~162 (
// Equation(s):
// \regfile|ReadData1[2]~162_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][2]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][2]~q )))

	.dataa(\regfile|regs[3][2]~q ),
	.datab(\regfile|regs[1][2]~q ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~162_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~162 .lut_mask = 16'hAACC;
defparam \regfile|ReadData1[2]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~163 (
// Equation(s):
// \regfile|ReadData1[2]~163_combout  = (\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[2]~162_combout )) # (!\imen|memoria_ROM~11_combout  & (((\regfile|regs[2][2]~q  & \imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|ReadData1[2]~162_combout ),
	.datab(\regfile|regs[2][2]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~163_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~163 .lut_mask = 16'hAAC0;
defparam \regfile|ReadData1[2]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~160 (
// Equation(s):
// \regfile|ReadData1[2]~160_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][2]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][2]~q ))))

	.dataa(\regfile|regs[4][2]~q ),
	.datab(\regfile|regs[5][2]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~160_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~160 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[2]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~161 (
// Equation(s):
// \regfile|ReadData1[2]~161_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[2]~160_combout  & (\regfile|regs[7][2]~q )) # (!\regfile|ReadData1[2]~160_combout  & ((\regfile|regs[6][2]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[2]~160_combout ))))

	.dataa(\regfile|regs[7][2]~q ),
	.datab(\regfile|regs[6][2]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[2]~160_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~161_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~161 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[2]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~164 (
// Equation(s):
// \regfile|ReadData1[2]~164_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout ) # ((\regfile|ReadData1[2]~161_combout )))) # (!\imen|memoria_ROM~2_combout  & (!\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[2]~163_combout )))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[2]~163_combout ),
	.datad(\regfile|ReadData1[2]~161_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~164_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~164 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[2]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~167 (
// Equation(s):
// \regfile|ReadData1[2]~167_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[2]~164_combout  & (\regfile|ReadData1[2]~166_combout )) # (!\regfile|ReadData1[2]~164_combout  & ((\regfile|ReadData1[2]~159_combout ))))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[2]~164_combout ))))

	.dataa(\regfile|ReadData1[2]~166_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[2]~159_combout ),
	.datad(\regfile|ReadData1[2]~164_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~167_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~167 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[2]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~168 (
// Equation(s):
// \regfile|ReadData1[2]~168_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[2]~157_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[2]~167_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[2]~167_combout ),
	.datad(\regfile|ReadData1[2]~157_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~168_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~168 .lut_mask = 16'hFC30;
defparam \regfile|ReadData1[2]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft1~11 (
// Equation(s):
// \ula|ShiftLeft1~11_combout  = (\imen|memoria_ROM~95_combout  & (((\regfile|ReadData1[1]~702_combout )))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[2]~168_combout  & (!\regfile|Equal1~1_combout )))

	.dataa(\regfile|ReadData1[2]~168_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[1]~702_combout ),
	.datad(\imen|memoria_ROM~95_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~11 .lut_mask = 16'hF022;
defparam \ula|ShiftLeft1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft1~64 (
// Equation(s):
// \ula|ShiftLeft1~64_combout  = (\imen|memoria_ROM~92_combout  & (!\imen|memoria_ROM~95_combout  & (\ula|ShiftLeft1~4_combout ))) # (!\imen|memoria_ROM~92_combout  & (((\ula|ShiftLeft1~11_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\ula|ShiftLeft1~4_combout ),
	.datac(\imen|memoria_ROM~92_combout ),
	.datad(\ula|ShiftLeft1~11_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~64_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~64 .lut_mask = 16'h4F40;
defparam \ula|ShiftLeft1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft1~58 (
// Equation(s):
// \ula|ShiftLeft1~58_combout  = (\ula|ShiftLeft1~57_combout ) # ((!\imen|memoria_ROM~84_combout  & \ula|ShiftLeft1~64_combout ))

	.dataa(\ula|ShiftLeft1~57_combout ),
	.datab(gnd),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|ShiftLeft1~64_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~58 .lut_mask = 16'hAFAA;
defparam \ula|ShiftLeft1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
fiftyfivenm_lcell_comb \ula|Mux1~6 (
// Equation(s):
// \ula|Mux1~6_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|Mux1~5_combout )) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|ShiftLeft1~58_combout ) # (!\ula_ctrl|Mux3~12_combout ))))

	.dataa(\ula|Mux1~5_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftLeft1~58_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~6 .lut_mask = 16'hB8BB;
defparam \ula|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \regfile|regs[14][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][26] .is_wysiwyg = "true";
defparam \regfile|regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \regfile|regs[13][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][26] .is_wysiwyg = "true";
defparam \regfile|regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \regfile|regs[12][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][26] .is_wysiwyg = "true";
defparam \regfile|regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~480 (
// Equation(s):
// \regfile|ReadData1[26]~480_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout ) # ((\regfile|regs[13][26]~q )))) # (!\imen|memoria_ROM~11_combout  & (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[12][26]~q ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][26]~q ),
	.datad(\regfile|regs[12][26]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~480_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~480 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[26]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~481 (
// Equation(s):
// \regfile|ReadData1[26]~481_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[26]~480_combout  & (\regfile|regs[15][26]~q )) # (!\regfile|ReadData1[26]~480_combout  & ((\regfile|regs[14][26]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[26]~480_combout ))))

	.dataa(\regfile|regs[15][26]~q ),
	.datab(\regfile|regs[14][26]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[26]~480_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~481_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~481 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[26]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \regfile|regs[4][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][26] .is_wysiwyg = "true";
defparam \regfile|regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \regfile|regs[5][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][26] .is_wysiwyg = "true";
defparam \regfile|regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~475 (
// Equation(s):
// \regfile|ReadData1[26]~475_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][26]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][26]~q ))))

	.dataa(\regfile|regs[4][26]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][26]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~475_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~475 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[26]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \regfile|regs[7][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][26] .is_wysiwyg = "true";
defparam \regfile|regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \regfile|regs[6][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][26] .is_wysiwyg = "true";
defparam \regfile|regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~476 (
// Equation(s):
// \regfile|ReadData1[26]~476_combout  = (\regfile|ReadData1[26]~475_combout  & ((\regfile|regs[7][26]~q ) # ((!\imen|memoria_ROM~13_combout )))) # (!\regfile|ReadData1[26]~475_combout  & (((\regfile|regs[6][26]~q  & \imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|ReadData1[26]~475_combout ),
	.datab(\regfile|regs[7][26]~q ),
	.datac(\regfile|regs[6][26]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~476_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~476 .lut_mask = 16'hD8AA;
defparam \regfile|ReadData1[26]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \regfile|regs[2][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][26] .is_wysiwyg = "true";
defparam \regfile|regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
fiftyfivenm_lcell_comb \regfile|regs[3][26]~feeder (
// Equation(s):
// \regfile|regs[3][26]~feeder_combout  = \mux_valor_write_data|saida[26]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~71_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][26]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \regfile|regs[3][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][26] .is_wysiwyg = "true";
defparam \regfile|regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \regfile|regs[1][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][26] .is_wysiwyg = "true";
defparam \regfile|regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~477 (
// Equation(s):
// \regfile|ReadData1[26]~477_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][26]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][26]~q )))

	.dataa(\regfile|regs[3][26]~q ),
	.datab(gnd),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|regs[1][26]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~477_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~477 .lut_mask = 16'hAFA0;
defparam \regfile|ReadData1[26]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~478 (
// Equation(s):
// \regfile|ReadData1[26]~478_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[26]~477_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][26]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][26]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[26]~477_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~478_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~478 .lut_mask = 16'hF808;
defparam \regfile|ReadData1[26]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~479 (
// Equation(s):
// \regfile|ReadData1[26]~479_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[26]~476_combout ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((!\imen|memoria_ROM~7_combout  & \regfile|ReadData1[26]~478_combout ))))

	.dataa(\regfile|ReadData1[26]~476_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[26]~478_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~479_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~479 .lut_mask = 16'hCBC8;
defparam \regfile|ReadData1[26]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
fiftyfivenm_lcell_comb \regfile|regs[9][26]~feeder (
// Equation(s):
// \regfile|regs[9][26]~feeder_combout  = \mux_valor_write_data|saida[26]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~71_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][26]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \regfile|regs[9][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][26] .is_wysiwyg = "true";
defparam \regfile|regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \regfile|regs[11][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][26] .is_wysiwyg = "true";
defparam \regfile|regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
fiftyfivenm_lcell_comb \regfile|regs[10][26]~feeder (
// Equation(s):
// \regfile|regs[10][26]~feeder_combout  = \mux_valor_write_data|saida[26]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~71_combout ),
	.cin(gnd),
	.combout(\regfile|regs[10][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[10][26]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[10][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \regfile|regs[10][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[10][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][26] .is_wysiwyg = "true";
defparam \regfile|regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \regfile|regs[8][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][26] .is_wysiwyg = "true";
defparam \regfile|regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~473 (
// Equation(s):
// \regfile|ReadData1[26]~473_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|regs[10][26]~q )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|regs[8][26]~q )))))

	.dataa(\regfile|regs[10][26]~q ),
	.datab(\regfile|regs[8][26]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~473_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~473 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[26]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~474 (
// Equation(s):
// \regfile|ReadData1[26]~474_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[26]~473_combout  & ((\regfile|regs[11][26]~q ))) # (!\regfile|ReadData1[26]~473_combout  & (\regfile|regs[9][26]~q )))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[26]~473_combout ))))

	.dataa(\regfile|regs[9][26]~q ),
	.datab(\regfile|regs[11][26]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[26]~473_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~474_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~474 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[26]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~482 (
// Equation(s):
// \regfile|ReadData1[26]~482_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[26]~479_combout  & (\regfile|ReadData1[26]~481_combout )) # (!\regfile|ReadData1[26]~479_combout  & ((\regfile|ReadData1[26]~474_combout ))))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[26]~479_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[26]~481_combout ),
	.datac(\regfile|ReadData1[26]~479_combout ),
	.datad(\regfile|ReadData1[26]~474_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~482_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~482 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[26]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N27
dffeas \regfile|regs[31][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][26] .is_wysiwyg = "true";
defparam \regfile|regs[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \regfile|regs[27][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][26] .is_wysiwyg = "true";
defparam \regfile|regs[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \regfile|regs[19][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][26] .is_wysiwyg = "true";
defparam \regfile|regs[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \regfile|regs[23][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][26] .is_wysiwyg = "true";
defparam \regfile|regs[23][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~470 (
// Equation(s):
// \regfile|ReadData1[26]~470_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[23][26]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[19][26]~q ))))

	.dataa(\regfile|regs[19][26]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[23][26]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~470_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~470 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[26]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~471 (
// Equation(s):
// \regfile|ReadData1[26]~471_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[26]~470_combout  & (\regfile|regs[31][26]~q )) # (!\regfile|ReadData1[26]~470_combout  & ((\regfile|regs[27][26]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[26]~470_combout ))))

	.dataa(\regfile|regs[31][26]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[27][26]~q ),
	.datad(\regfile|ReadData1[26]~470_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~471_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~471 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[26]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \regfile|regs[28][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][26] .is_wysiwyg = "true";
defparam \regfile|regs[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \regfile|regs[20][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][26] .is_wysiwyg = "true";
defparam \regfile|regs[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \regfile|regs[16][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][26] .is_wysiwyg = "true";
defparam \regfile|regs[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N11
dffeas \regfile|regs[24][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][26] .is_wysiwyg = "true";
defparam \regfile|regs[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~467 (
// Equation(s):
// \regfile|ReadData1[26]~467_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][26]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][26]~q ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[16][26]~q ),
	.datac(\regfile|regs[24][26]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~467_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~467 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[26]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~468 (
// Equation(s):
// \regfile|ReadData1[26]~468_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[26]~467_combout  & (\regfile|regs[28][26]~q )) # (!\regfile|ReadData1[26]~467_combout  & ((\regfile|regs[20][26]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[26]~467_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[28][26]~q ),
	.datac(\regfile|regs[20][26]~q ),
	.datad(\regfile|ReadData1[26]~467_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~468_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~468 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[26]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
fiftyfivenm_lcell_comb \regfile|regs[22][26]~feeder (
// Equation(s):
// \regfile|regs[22][26]~feeder_combout  = \mux_valor_write_data|saida[26]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~71_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][26]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \regfile|regs[22][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][26] .is_wysiwyg = "true";
defparam \regfile|regs[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N21
dffeas \regfile|regs[30][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][26] .is_wysiwyg = "true";
defparam \regfile|regs[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N7
dffeas \regfile|regs[18][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][26] .is_wysiwyg = "true";
defparam \regfile|regs[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
fiftyfivenm_lcell_comb \regfile|regs[26][26]~feeder (
// Equation(s):
// \regfile|regs[26][26]~feeder_combout  = \mux_valor_write_data|saida[26]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~71_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][26]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N9
dffeas \regfile|regs[26][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][26] .is_wysiwyg = "true";
defparam \regfile|regs[26][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~465 (
// Equation(s):
// \regfile|ReadData1[26]~465_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][26]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][26]~q ))))

	.dataa(\regfile|regs[18][26]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[26][26]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~465_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~465 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[26]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~466 (
// Equation(s):
// \regfile|ReadData1[26]~466_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[26]~465_combout  & ((\regfile|regs[30][26]~q ))) # (!\regfile|ReadData1[26]~465_combout  & (\regfile|regs[22][26]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[26]~465_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[22][26]~q ),
	.datac(\regfile|regs[30][26]~q ),
	.datad(\regfile|ReadData1[26]~465_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~466_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~466 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[26]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~469 (
// Equation(s):
// \regfile|ReadData1[26]~469_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[26]~466_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[26]~468_combout 
// )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[26]~468_combout ),
	.datad(\regfile|ReadData1[26]~466_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~469_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~469 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[26]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \regfile|regs[29][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][26] .is_wysiwyg = "true";
defparam \regfile|regs[29][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
fiftyfivenm_lcell_comb \regfile|regs[25][26]~feeder (
// Equation(s):
// \regfile|regs[25][26]~feeder_combout  = \mux_valor_write_data|saida[26]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[26]~71_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][26]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \regfile|regs[25][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][26] .is_wysiwyg = "true";
defparam \regfile|regs[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \regfile|regs[17][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][26] .is_wysiwyg = "true";
defparam \regfile|regs[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \regfile|regs[21][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[26]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][26] .is_wysiwyg = "true";
defparam \regfile|regs[21][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~463 (
// Equation(s):
// \regfile|ReadData1[26]~463_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[21][26]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[17][26]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[17][26]~q ),
	.datab(\regfile|regs[21][26]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~463_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~463 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[26]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~464 (
// Equation(s):
// \regfile|ReadData1[26]~464_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[26]~463_combout  & (\regfile|regs[29][26]~q )) # (!\regfile|ReadData1[26]~463_combout  & ((\regfile|regs[25][26]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[26]~463_combout ))))

	.dataa(\regfile|regs[29][26]~q ),
	.datab(\regfile|regs[25][26]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[26]~463_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~464_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~464 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[26]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~472 (
// Equation(s):
// \regfile|ReadData1[26]~472_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[26]~469_combout  & (\regfile|ReadData1[26]~471_combout )) # (!\regfile|ReadData1[26]~469_combout  & ((\regfile|ReadData1[26]~464_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[26]~469_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[26]~471_combout ),
	.datac(\regfile|ReadData1[26]~469_combout ),
	.datad(\regfile|ReadData1[26]~464_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~472_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~472 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[26]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~677 (
// Equation(s):
// \regfile|ReadData1[26]~677_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[26]~472_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[26]~482_combout ))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[26]~482_combout ),
	.datad(\regfile|ReadData1[26]~472_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~677_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~677 .lut_mask = 16'h3210;
defparam \regfile|ReadData1[26]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~484 (
// Equation(s):
// \regfile|ReadData1[24]~484_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[21][24]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[17][24]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[21][24]~q ),
	.datab(\regfile|regs[17][24]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~484_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~484 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[24]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~485 (
// Equation(s):
// \regfile|ReadData1[24]~485_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[24]~484_combout  & (\regfile|regs[29][24]~q )) # (!\regfile|ReadData1[24]~484_combout  & ((\regfile|regs[25][24]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[24]~484_combout ))))

	.dataa(\regfile|regs[29][24]~q ),
	.datab(\regfile|regs[25][24]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[24]~484_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~485_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~485 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[24]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~491 (
// Equation(s):
// \regfile|ReadData1[24]~491_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|regs[23][24]~q )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|regs[19][24]~q )))))

	.dataa(\regfile|regs[23][24]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[19][24]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~491_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~491 .lut_mask = 16'hEE30;
defparam \regfile|ReadData1[24]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~492 (
// Equation(s):
// \regfile|ReadData1[24]~492_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[24]~491_combout  & (\regfile|regs[31][24]~q )) # (!\regfile|ReadData1[24]~491_combout  & ((\regfile|regs[27][24]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[24]~491_combout ))))

	.dataa(\regfile|regs[31][24]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[27][24]~q ),
	.datad(\regfile|ReadData1[24]~491_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~492_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~492 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[24]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~486 (
// Equation(s):
// \regfile|ReadData1[24]~486_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[26][24]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[18][24]~q )))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[26][24]~q ),
	.datac(\regfile|regs[18][24]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~486_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~486 .lut_mask = 16'hEE50;
defparam \regfile|ReadData1[24]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~487 (
// Equation(s):
// \regfile|ReadData1[24]~487_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[24]~486_combout  & (\regfile|regs[30][24]~q )) # (!\regfile|ReadData1[24]~486_combout  & ((\regfile|regs[22][24]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[24]~486_combout ))))

	.dataa(\regfile|regs[30][24]~q ),
	.datab(\regfile|regs[22][24]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[24]~486_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~487_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~487 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[24]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~488 (
// Equation(s):
// \regfile|ReadData1[24]~488_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][24]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][24]~q ))))

	.dataa(\regfile|regs[16][24]~q ),
	.datab(\regfile|regs[24][24]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~488_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~488 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[24]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~489 (
// Equation(s):
// \regfile|ReadData1[24]~489_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[24]~488_combout  & ((\regfile|regs[28][24]~q ))) # (!\regfile|ReadData1[24]~488_combout  & (\regfile|regs[20][24]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[24]~488_combout ))))

	.dataa(\regfile|regs[20][24]~q ),
	.datab(\regfile|regs[28][24]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[24]~488_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~489_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~489 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[24]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~490 (
// Equation(s):
// \regfile|ReadData1[24]~490_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[24]~487_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[24]~489_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[24]~487_combout ),
	.datad(\regfile|ReadData1[24]~489_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~490_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~490 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[24]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~493 (
// Equation(s):
// \regfile|ReadData1[24]~493_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[24]~490_combout  & ((\regfile|ReadData1[24]~492_combout ))) # (!\regfile|ReadData1[24]~490_combout  & (\regfile|ReadData1[24]~485_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[24]~490_combout ))))

	.dataa(\regfile|ReadData1[24]~485_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[24]~492_combout ),
	.datad(\regfile|ReadData1[24]~490_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~493_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~493 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[24]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~679 (
// Equation(s):
// \regfile|ReadData1[24]~679_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[24]~493_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[24]~503_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[24]~493_combout ),
	.datad(\regfile|ReadData1[24]~503_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~679_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~679 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[24]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[25]~462 (
// Equation(s):
// \regfile|ReadData1[25]~462_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[25]~451_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[25]~461_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[25]~451_combout ),
	.datad(\regfile|ReadData1[25]~461_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[25]~462_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[25]~462 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[25]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[26]~483 (
// Equation(s):
// \regfile|ReadData1[26]~483_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[26]~472_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[26]~482_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[26]~472_combout ),
	.datad(\regfile|ReadData1[26]~482_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[26]~483_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[26]~483 .lut_mask = 16'hF3C0;
defparam \regfile|ReadData1[26]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
fiftyfivenm_lcell_comb \ula|ShiftRight3~38 (
// Equation(s):
// \ula|ShiftRight3~38_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[26]~483_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[25]~462_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[25]~462_combout ),
	.datac(\regfile|ReadData1[26]~483_combout ),
	.datad(\imen|memoria_ROM~95_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~38 .lut_mask = 16'h5044;
defparam \ula|ShiftRight3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N1
dffeas \regfile|regs[23][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][23] .is_wysiwyg = "true";
defparam \regfile|regs[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \regfile|regs[31][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][23] .is_wysiwyg = "true";
defparam \regfile|regs[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \regfile|regs[19][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][23] .is_wysiwyg = "true";
defparam \regfile|regs[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N19
dffeas \regfile|regs[27][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][23] .is_wysiwyg = "true";
defparam \regfile|regs[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~512 (
// Equation(s):
// \regfile|ReadData1[23]~512_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][23]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][23]~q ))))

	.dataa(\regfile|regs[19][23]~q ),
	.datab(\regfile|regs[27][23]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~512_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~512 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[23]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~513 (
// Equation(s):
// \regfile|ReadData1[23]~513_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[23]~512_combout  & ((\regfile|regs[31][23]~q ))) # (!\regfile|ReadData1[23]~512_combout  & (\regfile|regs[23][23]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[23]~512_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[23][23]~q ),
	.datac(\regfile|regs[31][23]~q ),
	.datad(\regfile|ReadData1[23]~512_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~513_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~513 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[23]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \regfile|regs[28][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][23] .is_wysiwyg = "true";
defparam \regfile|regs[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N9
dffeas \regfile|regs[24][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][23] .is_wysiwyg = "true";
defparam \regfile|regs[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \regfile|regs[16][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][23] .is_wysiwyg = "true";
defparam \regfile|regs[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N3
dffeas \regfile|regs[20][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][23] .is_wysiwyg = "true";
defparam \regfile|regs[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~509 (
// Equation(s):
// \regfile|ReadData1[23]~509_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[20][23]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[16][23]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[16][23]~q ),
	.datac(\regfile|regs[20][23]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~509_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~509 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[23]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~510 (
// Equation(s):
// \regfile|ReadData1[23]~510_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[23]~509_combout  & (\regfile|regs[28][23]~q )) # (!\regfile|ReadData1[23]~509_combout  & ((\regfile|regs[24][23]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[23]~509_combout ))))

	.dataa(\regfile|regs[28][23]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[24][23]~q ),
	.datad(\regfile|ReadData1[23]~509_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~510_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~510 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[23]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \regfile|regs[30][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][23] .is_wysiwyg = "true";
defparam \regfile|regs[30][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
fiftyfivenm_lcell_comb \regfile|regs[26][23]~feeder (
// Equation(s):
// \regfile|regs[26][23]~feeder_combout  = \mux_valor_write_data|saida[23]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~74_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][23]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N1
dffeas \regfile|regs[26][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][23] .is_wysiwyg = "true";
defparam \regfile|regs[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \regfile|regs[18][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][23] .is_wysiwyg = "true";
defparam \regfile|regs[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N14
fiftyfivenm_lcell_comb \regfile|regs[22][23]~feeder (
// Equation(s):
// \regfile|regs[22][23]~feeder_combout  = \mux_valor_write_data|saida[23]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~74_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][23]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N15
dffeas \regfile|regs[22][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][23] .is_wysiwyg = "true";
defparam \regfile|regs[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~507 (
// Equation(s):
// \regfile|ReadData1[23]~507_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[22][23]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[18][23]~q ))))

	.dataa(\regfile|regs[18][23]~q ),
	.datab(\regfile|regs[22][23]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~507_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~507 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[23]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~508 (
// Equation(s):
// \regfile|ReadData1[23]~508_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[23]~507_combout  & (\regfile|regs[30][23]~q )) # (!\regfile|ReadData1[23]~507_combout  & ((\regfile|regs[26][23]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[23]~507_combout ))))

	.dataa(\regfile|regs[30][23]~q ),
	.datab(\regfile|regs[26][23]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[23]~507_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~508_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~508 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[23]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~511 (
// Equation(s):
// \regfile|ReadData1[23]~511_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[23]~508_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[23]~510_combout 
// )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[23]~510_combout ),
	.datad(\regfile|ReadData1[23]~508_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~511_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~511 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[23]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \regfile|regs[29][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][23] .is_wysiwyg = "true";
defparam \regfile|regs[29][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
fiftyfivenm_lcell_comb \regfile|regs[21][23]~feeder (
// Equation(s):
// \regfile|regs[21][23]~feeder_combout  = \mux_valor_write_data|saida[23]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~74_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][23]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N15
dffeas \regfile|regs[21][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][23] .is_wysiwyg = "true";
defparam \regfile|regs[21][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
fiftyfivenm_lcell_comb \regfile|regs[25][23]~feeder (
// Equation(s):
// \regfile|regs[25][23]~feeder_combout  = \mux_valor_write_data|saida[23]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~74_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][23]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \regfile|regs[25][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][23] .is_wysiwyg = "true";
defparam \regfile|regs[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \regfile|regs[17][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][23] .is_wysiwyg = "true";
defparam \regfile|regs[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~505 (
// Equation(s):
// \regfile|ReadData1[23]~505_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[25][23]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[17][23]~q )))))

	.dataa(\regfile|regs[25][23]~q ),
	.datab(\regfile|regs[17][23]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~505_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~505 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[23]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~506 (
// Equation(s):
// \regfile|ReadData1[23]~506_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[23]~505_combout  & (\regfile|regs[29][23]~q )) # (!\regfile|ReadData1[23]~505_combout  & ((\regfile|regs[21][23]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[23]~505_combout ))))

	.dataa(\regfile|regs[29][23]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[21][23]~q ),
	.datad(\regfile|ReadData1[23]~505_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~506_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~506 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[23]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~514 (
// Equation(s):
// \regfile|ReadData1[23]~514_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[23]~511_combout  & (\regfile|ReadData1[23]~513_combout )) # (!\regfile|ReadData1[23]~511_combout  & ((\regfile|ReadData1[23]~506_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[23]~511_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[23]~513_combout ),
	.datac(\regfile|ReadData1[23]~511_combout ),
	.datad(\regfile|ReadData1[23]~506_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~514_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~514 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[23]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \regfile|regs[14][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][23] .is_wysiwyg = "true";
defparam \regfile|regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
fiftyfivenm_lcell_comb \regfile|regs[15][23]~feeder (
// Equation(s):
// \regfile|regs[15][23]~feeder_combout  = \mux_valor_write_data|saida[23]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~74_combout ),
	.cin(gnd),
	.combout(\regfile|regs[15][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[15][23]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[15][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N5
dffeas \regfile|regs[15][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[15][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][23] .is_wysiwyg = "true";
defparam \regfile|regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \regfile|regs[12][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][23] .is_wysiwyg = "true";
defparam \regfile|regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \regfile|regs[13][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][23] .is_wysiwyg = "true";
defparam \regfile|regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~522 (
// Equation(s):
// \regfile|ReadData1[23]~522_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][23]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][23]~q ))))

	.dataa(\regfile|regs[12][23]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][23]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~522_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~522 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[23]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~523 (
// Equation(s):
// \regfile|ReadData1[23]~523_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[23]~522_combout  & ((\regfile|regs[15][23]~q ))) # (!\regfile|ReadData1[23]~522_combout  & (\regfile|regs[14][23]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[23]~522_combout ))))

	.dataa(\regfile|regs[14][23]~q ),
	.datab(\regfile|regs[15][23]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[23]~522_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~523_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~523 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[23]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \regfile|regs[4][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][23] .is_wysiwyg = "true";
defparam \regfile|regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \regfile|regs[5][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][23] .is_wysiwyg = "true";
defparam \regfile|regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~515 (
// Equation(s):
// \regfile|ReadData1[23]~515_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][23]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][23]~q ))))

	.dataa(\regfile|regs[4][23]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][23]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~515_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~515 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[23]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \regfile|regs[7][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][23] .is_wysiwyg = "true";
defparam \regfile|regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~516 (
// Equation(s):
// \regfile|ReadData1[23]~516_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[23]~515_combout  & ((\regfile|regs[7][23]~q ))) # (!\regfile|ReadData1[23]~515_combout  & (\regfile|regs[6][23]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[23]~515_combout ))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|ReadData1[23]~515_combout ),
	.datac(\regfile|regs[6][23]~q ),
	.datad(\regfile|regs[7][23]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~516_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~516 .lut_mask = 16'hEC64;
defparam \regfile|ReadData1[23]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N19
dffeas \regfile|regs[2][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][23] .is_wysiwyg = "true";
defparam \regfile|regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N21
dffeas \regfile|regs[1][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][23] .is_wysiwyg = "true";
defparam \regfile|regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \regfile|regs[3][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][23] .is_wysiwyg = "true";
defparam \regfile|regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~519 (
// Equation(s):
// \regfile|ReadData1[23]~519_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][23]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][23]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[1][23]~q ),
	.datac(\regfile|regs[3][23]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~519_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~519 .lut_mask = 16'hE400;
defparam \regfile|ReadData1[23]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~520 (
// Equation(s):
// \regfile|ReadData1[23]~520_combout  = (\regfile|ReadData1[23]~519_combout ) # ((\imen|memoria_ROM~13_combout  & (\regfile|regs[2][23]~q  & !\imen|memoria_ROM~11_combout )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[2][23]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[23]~519_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~520_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~520 .lut_mask = 16'hFF08;
defparam \regfile|ReadData1[23]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \regfile|regs[11][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][23] .is_wysiwyg = "true";
defparam \regfile|regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N13
dffeas \regfile|regs[9][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][23] .is_wysiwyg = "true";
defparam \regfile|regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
fiftyfivenm_lcell_comb \regfile|regs[8][23]~feeder (
// Equation(s):
// \regfile|regs[8][23]~feeder_combout  = \mux_valor_write_data|saida[23]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[23]~74_combout ),
	.cin(gnd),
	.combout(\regfile|regs[8][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[8][23]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[8][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \regfile|regs[8][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][23] .is_wysiwyg = "true";
defparam \regfile|regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N7
dffeas \regfile|regs[10][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][23] .is_wysiwyg = "true";
defparam \regfile|regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~517 (
// Equation(s):
// \regfile|ReadData1[23]~517_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][23]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][23]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[8][23]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[10][23]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~517_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~517 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[23]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~518 (
// Equation(s):
// \regfile|ReadData1[23]~518_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[23]~517_combout  & (\regfile|regs[11][23]~q )) # (!\regfile|ReadData1[23]~517_combout  & ((\regfile|regs[9][23]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[23]~517_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[11][23]~q ),
	.datac(\regfile|regs[9][23]~q ),
	.datad(\regfile|ReadData1[23]~517_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~518_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~518 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[23]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~521 (
// Equation(s):
// \regfile|ReadData1[23]~521_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[23]~518_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[23]~520_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[23]~520_combout ),
	.datad(\regfile|ReadData1[23]~518_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~521_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~521 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[23]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~524 (
// Equation(s):
// \regfile|ReadData1[23]~524_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[23]~521_combout  & (\regfile|ReadData1[23]~523_combout )) # (!\regfile|ReadData1[23]~521_combout  & ((\regfile|ReadData1[23]~516_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[23]~521_combout ))))

	.dataa(\regfile|ReadData1[23]~523_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[23]~516_combout ),
	.datad(\regfile|ReadData1[23]~521_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~524_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~524 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[23]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~680 (
// Equation(s):
// \regfile|ReadData1[23]~680_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[23]~514_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[23]~524_combout )))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[23]~514_combout ),
	.datad(\regfile|ReadData1[23]~524_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~680_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~680 .lut_mask = 16'h3120;
defparam \regfile|ReadData1[23]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
fiftyfivenm_lcell_comb \ula|Add1~44 (
// Equation(s):
// \ula|Add1~44_combout  = ((\regfile|ReadData1[22]~681_combout  $ (\mux_in_2_ALU|saida[22]~227_combout  $ (\ula|Add1~43 )))) # (GND)
// \ula|Add1~45  = CARRY((\regfile|ReadData1[22]~681_combout  & ((!\ula|Add1~43 ) # (!\mux_in_2_ALU|saida[22]~227_combout ))) # (!\regfile|ReadData1[22]~681_combout  & (!\mux_in_2_ALU|saida[22]~227_combout  & !\ula|Add1~43 )))

	.dataa(\regfile|ReadData1[22]~681_combout ),
	.datab(\mux_in_2_ALU|saida[22]~227_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~43 ),
	.combout(\ula|Add1~44_combout ),
	.cout(\ula|Add1~45 ));
// synopsys translate_off
defparam \ula|Add1~44 .lut_mask = 16'h962B;
defparam \ula|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
fiftyfivenm_lcell_comb \ula|Add1~46 (
// Equation(s):
// \ula|Add1~46_combout  = (\regfile|ReadData1[23]~680_combout  & ((\mux_in_2_ALU|saida[23]~205_combout  & (!\ula|Add1~45 )) # (!\mux_in_2_ALU|saida[23]~205_combout  & (\ula|Add1~45  & VCC)))) # (!\regfile|ReadData1[23]~680_combout  & 
// ((\mux_in_2_ALU|saida[23]~205_combout  & ((\ula|Add1~45 ) # (GND))) # (!\mux_in_2_ALU|saida[23]~205_combout  & (!\ula|Add1~45 ))))
// \ula|Add1~47  = CARRY((\regfile|ReadData1[23]~680_combout  & (\mux_in_2_ALU|saida[23]~205_combout  & !\ula|Add1~45 )) # (!\regfile|ReadData1[23]~680_combout  & ((\mux_in_2_ALU|saida[23]~205_combout ) # (!\ula|Add1~45 ))))

	.dataa(\regfile|ReadData1[23]~680_combout ),
	.datab(\mux_in_2_ALU|saida[23]~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~45 ),
	.combout(\ula|Add1~46_combout ),
	.cout(\ula|Add1~47 ));
// synopsys translate_off
defparam \ula|Add1~46 .lut_mask = 16'h694D;
defparam \ula|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
fiftyfivenm_lcell_comb \ula|Mux14~17 (
// Equation(s):
// \ula|Mux14~17_combout  = (\ula_ctrl|Mux2~11_combout ) # ((\ula_ctrl|Mux1~13_combout ) # (!\ula_ctrl|Mux0~9_combout ))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(gnd),
	.datad(\ula_ctrl|Mux1~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~17 .lut_mask = 16'hFFBB;
defparam \ula|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
fiftyfivenm_lcell_comb \ula|Mux14~15 (
// Equation(s):
// \ula|Mux14~15_combout  = (\ula_ctrl|Mux1~13_combout ) # ((!\ula_ctrl|Mux2~11_combout  & (\ula_ctrl|Mux0~9_combout  & \ula_ctrl|Mux3~12_combout )))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula_ctrl|Mux1~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~15 .lut_mask = 16'hFF40;
defparam \ula|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~31 (
// Equation(s):
// \ula|ShiftLeft0~31_combout  = (\mux_in_2_ALU|saida[1]~666_combout ) # ((\mux_in_2_ALU|saida[0]~668_combout ) # (\mux_in_2_ALU|saida[2]~644_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~31 .lut_mask = 16'hFFFC;
defparam \ula|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
fiftyfivenm_lcell_comb \ula|ShiftRight0~93 (
// Equation(s):
// \ula|ShiftRight0~93_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (!\ula|ShiftLeft0~31_combout  & \regfile|ReadData1[31]~20_combout ))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~31_combout ),
	.datad(\regfile|ReadData1[31]~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~93 .lut_mask = 16'h0A00;
defparam \ula|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~39 (
// Equation(s):
// \ula|ShiftRight1~39_combout  = (!\mux_in_2_ALU|saida[1]~666_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\regfile|ReadData1[28]~84_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\regfile|ReadData1[27]~441_combout ))))

	.dataa(\regfile|ReadData1[27]~441_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[28]~84_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~39 .lut_mask = 16'h0E02;
defparam \ula|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
fiftyfivenm_lcell_comb \ula|ShiftRight1~40 (
// Equation(s):
// \ula|ShiftRight1~40_combout  = (\ula|ShiftRight1~39_combout ) # ((\mux_in_2_ALU|saida[1]~666_combout  & \ula|ShiftRight1~9_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~9_combout ),
	.datad(\ula|ShiftRight1~39_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~40 .lut_mask = 16'hFFA0;
defparam \ula|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[23]~525 (
// Equation(s):
// \regfile|ReadData1[23]~525_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[23]~514_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[23]~524_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[23]~514_combout ),
	.datad(\regfile|ReadData1[23]~524_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[23]~525_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[23]~525 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[23]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~27 (
// Equation(s):
// \ula|ShiftRight1~27_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[25]~462_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[23]~525_combout ))

	.dataa(\regfile|ReadData1[23]~525_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[25]~462_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~27 .lut_mask = 16'hF0AA;
defparam \ula|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~33 (
// Equation(s):
// \ula|ShiftRight0~33_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[26]~483_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[24]~504_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[26]~483_combout ),
	.datad(\regfile|ReadData1[24]~504_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~33 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~41 (
// Equation(s):
// \ula|ShiftRight1~41_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~33_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~27_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight1~27_combout ),
	.datad(\ula|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~41 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~94 (
// Equation(s):
// \ula|ShiftRight0~94_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~40_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~41_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftRight1~40_combout ),
	.datac(gnd),
	.datad(\ula|ShiftRight1~41_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~94 .lut_mask = 16'hDD88;
defparam \ula|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftRight0~95 (
// Equation(s):
// \ula|ShiftRight0~95_combout  = (\ula|ShiftRight0~93_combout ) # ((!\regfile|Equal1~1_combout  & (!\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight0~94_combout )))

	.dataa(\ula|ShiftRight0~93_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~95 .lut_mask = 16'hABAA;
defparam \ula|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
fiftyfivenm_lcell_comb \ula|result~45 (
// Equation(s):
// \ula|result~45_combout  = (\regfile|ReadData1[23]~680_combout ) # (\mux_in_2_ALU|saida[23]~205_combout )

	.dataa(\regfile|ReadData1[23]~680_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[23]~205_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|result~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~45 .lut_mask = 16'hFAFA;
defparam \ula|result~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
fiftyfivenm_lcell_comb \ula|Mux8~6 (
// Equation(s):
// \ula|Mux8~6_combout  = (\ula_ctrl|Mux3~12_combout  & ((\regfile|ReadData1[31]~20_combout ) # ((\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (((!\ula|result~45_combout  & !\ula|Mux14~4_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|result~45_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~6 .lut_mask = 16'hAA8D;
defparam \ula|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
fiftyfivenm_lcell_comb \ula|ShiftRight1~60 (
// Equation(s):
// \ula|ShiftRight1~60_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~94_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\ula|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~60_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~60 .lut_mask = 16'h3120;
defparam \ula|ShiftRight1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
fiftyfivenm_lcell_comb \ula|Mux8~7 (
// Equation(s):
// \ula|Mux8~7_combout  = (\ula|Mux14~21_combout  & ((\ula|Mux8~6_combout  & ((\ula|ShiftRight1~60_combout ))) # (!\ula|Mux8~6_combout  & (\ula|ShiftRight0~95_combout )))) # (!\ula|Mux14~21_combout  & (((\ula|Mux8~6_combout ))))

	.dataa(\ula|ShiftRight0~95_combout ),
	.datab(\ula|Mux14~21_combout ),
	.datac(\ula|Mux8~6_combout ),
	.datad(\ula|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~7 .lut_mask = 16'hF838;
defparam \ula|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
fiftyfivenm_lcell_comb \ula|Mux14~14 (
// Equation(s):
// \ula|Mux14~14_combout  = (\ula_ctrl|Mux2~11_combout  & ((\ula_ctrl|Mux1~13_combout ))) # (!\ula_ctrl|Mux2~11_combout  & (\ula_ctrl|Mux0~9_combout  & !\ula_ctrl|Mux1~13_combout ))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula_ctrl|Mux1~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~14 .lut_mask = 16'hF00C;
defparam \ula|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
fiftyfivenm_lcell_comb \cabo_and_out~9 (
// Equation(s):
// \cabo_and_out~9_combout  = (!\ula_ctrl|Mux0~9_combout  & !\ula_ctrl|Mux2~11_combout )

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula_ctrl|Mux2~11_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~9 .lut_mask = 16'h0055;
defparam \cabo_and_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft1~42 (
// Equation(s):
// \ula|ShiftLeft1~42_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[22]~567_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[23]~525_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[23]~525_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[22]~567_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~42 .lut_mask = 16'h5404;
defparam \ula|ShiftLeft1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \regfile|regs[17][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][21] .is_wysiwyg = "true";
defparam \regfile|regs[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N9
dffeas \regfile|regs[25][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][21] .is_wysiwyg = "true";
defparam \regfile|regs[25][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~526 (
// Equation(s):
// \regfile|ReadData1[21]~526_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][21]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][21]~q ))))

	.dataa(\regfile|regs[17][21]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[25][21]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~526_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~526 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[21]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \regfile|regs[29][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][21] .is_wysiwyg = "true";
defparam \regfile|regs[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N3
dffeas \regfile|regs[21][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][21] .is_wysiwyg = "true";
defparam \regfile|regs[21][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~527 (
// Equation(s):
// \regfile|ReadData1[21]~527_combout  = (\regfile|ReadData1[21]~526_combout  & ((\regfile|regs[29][21]~q ) # ((!\imen|memoria_ROM~2_combout )))) # (!\regfile|ReadData1[21]~526_combout  & (((\regfile|regs[21][21]~q  & \imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|ReadData1[21]~526_combout ),
	.datab(\regfile|regs[29][21]~q ),
	.datac(\regfile|regs[21][21]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~527_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~527 .lut_mask = 16'hD8AA;
defparam \regfile|ReadData1[21]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \regfile|regs[31][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][21] .is_wysiwyg = "true";
defparam \regfile|regs[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \regfile|regs[23][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][21] .is_wysiwyg = "true";
defparam \regfile|regs[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N21
dffeas \regfile|regs[19][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][21] .is_wysiwyg = "true";
defparam \regfile|regs[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \regfile|regs[27][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][21] .is_wysiwyg = "true";
defparam \regfile|regs[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~533 (
// Equation(s):
// \regfile|ReadData1[21]~533_combout  = (\imen|memoria_ROM~7_combout  & (((\regfile|regs[27][21]~q ) # (\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (\regfile|regs[19][21]~q  & ((!\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[19][21]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[27][21]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~533_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~533 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[21]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~534 (
// Equation(s):
// \regfile|ReadData1[21]~534_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[21]~533_combout  & (\regfile|regs[31][21]~q )) # (!\regfile|ReadData1[21]~533_combout  & ((\regfile|regs[23][21]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[21]~533_combout ))))

	.dataa(\regfile|regs[31][21]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[23][21]~q ),
	.datad(\regfile|ReadData1[21]~533_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~534_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~534 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[21]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \regfile|regs[28][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][21] .is_wysiwyg = "true";
defparam \regfile|regs[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \regfile|regs[24][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][21] .is_wysiwyg = "true";
defparam \regfile|regs[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \regfile|regs[16][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][21] .is_wysiwyg = "true";
defparam \regfile|regs[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \regfile|regs[20][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][21] .is_wysiwyg = "true";
defparam \regfile|regs[20][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~530 (
// Equation(s):
// \regfile|ReadData1[21]~530_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[20][21]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[16][21]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[16][21]~q ),
	.datab(\regfile|regs[20][21]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~530_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~530 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[21]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~531 (
// Equation(s):
// \regfile|ReadData1[21]~531_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[21]~530_combout  & (\regfile|regs[28][21]~q )) # (!\regfile|ReadData1[21]~530_combout  & ((\regfile|regs[24][21]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[21]~530_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[28][21]~q ),
	.datac(\regfile|regs[24][21]~q ),
	.datad(\regfile|ReadData1[21]~530_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~531_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~531 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[21]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \regfile|regs[18][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][21] .is_wysiwyg = "true";
defparam \regfile|regs[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
fiftyfivenm_lcell_comb \regfile|regs[22][21]~feeder (
// Equation(s):
// \regfile|regs[22][21]~feeder_combout  = \mux_valor_write_data|saida[21]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~76_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][21]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \regfile|regs[22][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][21] .is_wysiwyg = "true";
defparam \regfile|regs[22][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~528 (
// Equation(s):
// \regfile|ReadData1[21]~528_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[22][21]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[18][21]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[18][21]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][21]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~528_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~528 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[21]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \regfile|regs[30][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][21] .is_wysiwyg = "true";
defparam \regfile|regs[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \regfile|regs[26][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][21] .is_wysiwyg = "true";
defparam \regfile|regs[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~529 (
// Equation(s):
// \regfile|ReadData1[21]~529_combout  = (\regfile|ReadData1[21]~528_combout  & ((\regfile|regs[30][21]~q ) # ((!\imen|memoria_ROM~7_combout )))) # (!\regfile|ReadData1[21]~528_combout  & (((\regfile|regs[26][21]~q  & \imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|ReadData1[21]~528_combout ),
	.datab(\regfile|regs[30][21]~q ),
	.datac(\regfile|regs[26][21]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~529_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~529 .lut_mask = 16'hD8AA;
defparam \regfile|ReadData1[21]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~532 (
// Equation(s):
// \regfile|ReadData1[21]~532_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[21]~529_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[21]~531_combout ))))

	.dataa(\regfile|ReadData1[21]~531_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[21]~529_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~532_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~532 .lut_mask = 16'hF2C2;
defparam \regfile|ReadData1[21]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~535 (
// Equation(s):
// \regfile|ReadData1[21]~535_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[21]~532_combout  & ((\regfile|ReadData1[21]~534_combout ))) # (!\regfile|ReadData1[21]~532_combout  & (\regfile|ReadData1[21]~527_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[21]~532_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[21]~527_combout ),
	.datac(\regfile|ReadData1[21]~534_combout ),
	.datad(\regfile|ReadData1[21]~532_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~535_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~535 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[21]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \regfile|regs[7][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][21] .is_wysiwyg = "true";
defparam \regfile|regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \regfile|regs[4][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][21] .is_wysiwyg = "true";
defparam \regfile|regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \regfile|regs[5][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][21] .is_wysiwyg = "true";
defparam \regfile|regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~536 (
// Equation(s):
// \regfile|ReadData1[21]~536_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][21]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][21]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][21]~q ),
	.datac(\regfile|regs[5][21]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~536_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~536 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[21]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \regfile|regs[6][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][21] .is_wysiwyg = "true";
defparam \regfile|regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~537 (
// Equation(s):
// \regfile|ReadData1[21]~537_combout  = (\regfile|ReadData1[21]~536_combout  & ((\regfile|regs[7][21]~q ) # ((!\imen|memoria_ROM~13_combout )))) # (!\regfile|ReadData1[21]~536_combout  & (((\regfile|regs[6][21]~q  & \imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|regs[7][21]~q ),
	.datab(\regfile|ReadData1[21]~536_combout ),
	.datac(\regfile|regs[6][21]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~537_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~537 .lut_mask = 16'hB8CC;
defparam \regfile|ReadData1[21]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \regfile|regs[14][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][21] .is_wysiwyg = "true";
defparam \regfile|regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \regfile|regs[12][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][21] .is_wysiwyg = "true";
defparam \regfile|regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \regfile|regs[13][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][21] .is_wysiwyg = "true";
defparam \regfile|regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~543 (
// Equation(s):
// \regfile|ReadData1[21]~543_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][21]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][21]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|regs[12][21]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|regs[13][21]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~543_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~543 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[21]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~544 (
// Equation(s):
// \regfile|ReadData1[21]~544_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[21]~543_combout  & (\regfile|regs[15][21]~q )) # (!\regfile|ReadData1[21]~543_combout  & ((\regfile|regs[14][21]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[21]~543_combout ))))

	.dataa(\regfile|regs[15][21]~q ),
	.datab(\regfile|regs[14][21]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[21]~543_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~544_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~544 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[21]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N29
dffeas \regfile|regs[1][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][21] .is_wysiwyg = "true";
defparam \regfile|regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
fiftyfivenm_lcell_comb \regfile|regs[3][21]~feeder (
// Equation(s):
// \regfile|regs[3][21]~feeder_combout  = \mux_valor_write_data|saida[21]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~76_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][21]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \regfile|regs[3][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][21] .is_wysiwyg = "true";
defparam \regfile|regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~540 (
// Equation(s):
// \regfile|ReadData1[21]~540_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][21]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][21]~q ))))

	.dataa(\regfile|regs[1][21]~q ),
	.datab(\regfile|regs[3][21]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~540_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~540 .lut_mask = 16'hCA00;
defparam \regfile|ReadData1[21]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N15
dffeas \regfile|regs[2][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][21] .is_wysiwyg = "true";
defparam \regfile|regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~541 (
// Equation(s):
// \regfile|ReadData1[21]~541_combout  = (\regfile|ReadData1[21]~540_combout ) # ((\regfile|regs[2][21]~q  & (\imen|memoria_ROM~13_combout  & !\imen|memoria_ROM~11_combout )))

	.dataa(\regfile|ReadData1[21]~540_combout ),
	.datab(\regfile|regs[2][21]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~541_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~541 .lut_mask = 16'hAAEA;
defparam \regfile|ReadData1[21]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
fiftyfivenm_lcell_comb \regfile|regs[9][21]~feeder (
// Equation(s):
// \regfile|regs[9][21]~feeder_combout  = \mux_valor_write_data|saida[21]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~76_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][21]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \regfile|regs[9][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][21] .is_wysiwyg = "true";
defparam \regfile|regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N9
dffeas \regfile|regs[11][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][21] .is_wysiwyg = "true";
defparam \regfile|regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \regfile|regs[8][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][21] .is_wysiwyg = "true";
defparam \regfile|regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
fiftyfivenm_lcell_comb \regfile|regs[10][21]~feeder (
// Equation(s):
// \regfile|regs[10][21]~feeder_combout  = \mux_valor_write_data|saida[21]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[21]~76_combout ),
	.cin(gnd),
	.combout(\regfile|regs[10][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[10][21]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[10][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \regfile|regs[10][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][21] .is_wysiwyg = "true";
defparam \regfile|regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~538 (
// Equation(s):
// \regfile|ReadData1[21]~538_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][21]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][21]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[8][21]~q ),
	.datac(\regfile|regs[10][21]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~538_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~538 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[21]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~539 (
// Equation(s):
// \regfile|ReadData1[21]~539_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[21]~538_combout  & ((\regfile|regs[11][21]~q ))) # (!\regfile|ReadData1[21]~538_combout  & (\regfile|regs[9][21]~q )))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[21]~538_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[9][21]~q ),
	.datac(\regfile|regs[11][21]~q ),
	.datad(\regfile|ReadData1[21]~538_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~539_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~539 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[21]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~542 (
// Equation(s):
// \regfile|ReadData1[21]~542_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[21]~539_combout ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|ReadData1[21]~541_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|ReadData1[21]~541_combout ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[21]~539_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~542_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~542 .lut_mask = 16'hF4A4;
defparam \regfile|ReadData1[21]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~545 (
// Equation(s):
// \regfile|ReadData1[21]~545_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[21]~542_combout  & ((\regfile|ReadData1[21]~544_combout ))) # (!\regfile|ReadData1[21]~542_combout  & (\regfile|ReadData1[21]~537_combout )))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[21]~542_combout ))))

	.dataa(\regfile|ReadData1[21]~537_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[21]~544_combout ),
	.datad(\regfile|ReadData1[21]~542_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~545_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~545 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[21]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~546 (
// Equation(s):
// \regfile|ReadData1[21]~546_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[21]~535_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[21]~545_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[21]~535_combout ),
	.datad(\regfile|ReadData1[21]~545_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~546_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~546 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[21]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft1~40 (
// Equation(s):
// \ula|ShiftLeft1~40_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[20]~588_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[21]~546_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[21]~546_combout ),
	.datad(\regfile|ReadData1[20]~588_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~40 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
fiftyfivenm_lcell_comb \ula|Mux25~17 (
// Equation(s):
// \ula|Mux25~17_combout  = (!\ula_ctrl|Mux0~9_combout  & ((\imen|memoria_ROM~92_combout ) # (\ula_ctrl|Mux2~11_combout )))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(gnd),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula_ctrl|Mux2~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~17 .lut_mask = 16'h0F0A;
defparam \ula|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
fiftyfivenm_lcell_comb \ula|Mux25~16 (
// Equation(s):
// \ula|Mux25~16_combout  = (\ula_ctrl|Mux0~9_combout ) # ((\ula_ctrl|Mux2~11_combout  & \ula_ctrl|Mux3~12_combout ))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(gnd),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~16 .lut_mask = 16'hFAAA;
defparam \ula|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
fiftyfivenm_lcell_comb \ula|result~46 (
// Equation(s):
// \ula|result~46_combout  = \regfile|ReadData1[23]~680_combout  $ (\mux_in_2_ALU|saida[23]~205_combout )

	.dataa(\regfile|ReadData1[23]~680_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[23]~205_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|result~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~46 .lut_mask = 16'h5A5A;
defparam \ula|result~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
fiftyfivenm_lcell_comb \ula|Mux8~23 (
// Equation(s):
// \ula|Mux8~23_combout  = ((\mux_in_2_ALU|saida[4]~712_combout ) # ((\ula|ShiftLeft0~10_combout ) # (!\ula_ctrl|Mux3~12_combout ))) # (!\regfile|Equal1~1_combout )

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula|ShiftLeft0~10_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~23 .lut_mask = 16'hFDFF;
defparam \ula|Mux8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[21]~682 (
// Equation(s):
// \regfile|ReadData1[21]~682_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[21]~535_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[21]~545_combout )))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[21]~535_combout ),
	.datad(\regfile|ReadData1[21]~545_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[21]~682_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[21]~682 .lut_mask = 16'h3120;
defparam \regfile|ReadData1[21]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
fiftyfivenm_lcell_comb \regfile|regs[21][19]~feeder (
// Equation(s):
// \regfile|regs[21][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[21][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[21][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[21][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \regfile|regs[21][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[21][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][19] .is_wysiwyg = "true";
defparam \regfile|regs[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \regfile|regs[25][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][19] .is_wysiwyg = "true";
defparam \regfile|regs[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \regfile|regs[17][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][19] .is_wysiwyg = "true";
defparam \regfile|regs[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~272 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~272_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][19]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][19]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[25][19]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[17][19]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~272 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \regfile|regs[29][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][19] .is_wysiwyg = "true";
defparam \regfile|regs[29][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~273 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~273_combout  = (\mux_in_2_ALU|saida[19]~272_combout  & (((\regfile|regs[29][19]~q ) # (!\imen|memoria_ROM~23_combout )))) # (!\mux_in_2_ALU|saida[19]~272_combout  & (\regfile|regs[21][19]~q  & ((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[21][19]~q ),
	.datab(\mux_in_2_ALU|saida[19]~272_combout ),
	.datac(\regfile|regs[29][19]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~273_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~273 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[19]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \regfile|regs[31][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][19] .is_wysiwyg = "true";
defparam \regfile|regs[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
fiftyfivenm_lcell_comb \regfile|regs[27][19]~feeder (
// Equation(s):
// \regfile|regs[27][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N7
dffeas \regfile|regs[27][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][19] .is_wysiwyg = "true";
defparam \regfile|regs[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \regfile|regs[19][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][19] .is_wysiwyg = "true";
defparam \regfile|regs[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~279 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~279_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][19]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][19]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[27][19]~q ),
	.datac(\regfile|regs[19][19]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~279 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~280 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~280_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[19]~279_combout  & ((\regfile|regs[31][19]~q ))) # (!\mux_in_2_ALU|saida[19]~279_combout  & (\regfile|regs[23][19]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[19]~279_combout ))))

	.dataa(\regfile|regs[23][19]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[31][19]~q ),
	.datad(\mux_in_2_ALU|saida[19]~279_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~280_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~280 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[19]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
fiftyfivenm_lcell_comb \regfile|regs[24][19]~feeder (
// Equation(s):
// \regfile|regs[24][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[24][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[24][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[24][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \regfile|regs[24][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[24][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][19] .is_wysiwyg = "true";
defparam \regfile|regs[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \regfile|regs[28][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][19] .is_wysiwyg = "true";
defparam \regfile|regs[28][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
fiftyfivenm_lcell_comb \regfile|regs[20][19]~feeder (
// Equation(s):
// \regfile|regs[20][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \regfile|regs[20][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][19] .is_wysiwyg = "true";
defparam \regfile|regs[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \regfile|regs[16][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][19] .is_wysiwyg = "true";
defparam \regfile|regs[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~276 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~276_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[20][19]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[16][19]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[20][19]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[16][19]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~276 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~277 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~277_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[19]~276_combout  & ((\regfile|regs[28][19]~q ))) # (!\mux_in_2_ALU|saida[19]~276_combout  & (\regfile|regs[24][19]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[19]~276_combout ))))

	.dataa(\regfile|regs[24][19]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[28][19]~q ),
	.datad(\mux_in_2_ALU|saida[19]~276_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~277 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
fiftyfivenm_lcell_comb \regfile|regs[26][19]~feeder (
// Equation(s):
// \regfile|regs[26][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \regfile|regs[26][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][19] .is_wysiwyg = "true";
defparam \regfile|regs[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \regfile|regs[30][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][19] .is_wysiwyg = "true";
defparam \regfile|regs[30][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
fiftyfivenm_lcell_comb \regfile|regs[22][19]~feeder (
// Equation(s):
// \regfile|regs[22][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \regfile|regs[22][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][19] .is_wysiwyg = "true";
defparam \regfile|regs[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N21
dffeas \regfile|regs[18][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][19] .is_wysiwyg = "true";
defparam \regfile|regs[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~274 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~274_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][19]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][19]~q )))))

	.dataa(\regfile|regs[22][19]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][19]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~274_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~274 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[19]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~275 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~275_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[19]~274_combout  & ((\regfile|regs[30][19]~q ))) # (!\mux_in_2_ALU|saida[19]~274_combout  & (\regfile|regs[26][19]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[19]~274_combout ))))

	.dataa(\regfile|regs[26][19]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][19]~q ),
	.datad(\mux_in_2_ALU|saida[19]~274_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~275 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~278 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~278_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[19]~275_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// (\mux_in_2_ALU|saida[19]~277_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[19]~277_combout ),
	.datad(\mux_in_2_ALU|saida[19]~275_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~278 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~281 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~281_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[19]~278_combout  & ((\mux_in_2_ALU|saida[19]~280_combout ))) # (!\mux_in_2_ALU|saida[19]~278_combout  & (\mux_in_2_ALU|saida[19]~273_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[19]~278_combout ))))

	.dataa(\mux_in_2_ALU|saida[19]~273_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[19]~280_combout ),
	.datad(\mux_in_2_ALU|saida[19]~278_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~281_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~281 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[19]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~282 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~282_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[19]~281_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[19]~281_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~282_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~282 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[19]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \regfile|regs[6][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][19] .is_wysiwyg = "true";
defparam \regfile|regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \regfile|regs[7][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][19] .is_wysiwyg = "true";
defparam \regfile|regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \regfile|regs[5][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][19] .is_wysiwyg = "true";
defparam \regfile|regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \regfile|regs[4][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][19] .is_wysiwyg = "true";
defparam \regfile|regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~283 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~283_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][19]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][19]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][19]~q ),
	.datac(\regfile|regs[4][19]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~283_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~283 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[19]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~284 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~284_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[19]~283_combout  & ((\regfile|regs[7][19]~q ))) # (!\mux_in_2_ALU|saida[19]~283_combout  & (\regfile|regs[6][19]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[19]~283_combout ))))

	.dataa(\regfile|regs[6][19]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[7][19]~q ),
	.datad(\mux_in_2_ALU|saida[19]~283_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~284_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~284 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[19]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \regfile|regs[13][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][19] .is_wysiwyg = "true";
defparam \regfile|regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \regfile|regs[12][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][19] .is_wysiwyg = "true";
defparam \regfile|regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~290 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~290_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][19]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][19]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][19]~q ),
	.datac(\regfile|regs[12][19]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~290_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~290 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[19]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \regfile|regs[14][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][19] .is_wysiwyg = "true";
defparam \regfile|regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y10_N1
dffeas \regfile|regs[15][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[19]~78_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][19] .is_wysiwyg = "true";
defparam \regfile|regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~291 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~291_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[19]~290_combout  & ((\regfile|regs[15][19]~q ))) # (!\mux_in_2_ALU|saida[19]~290_combout  & (\regfile|regs[14][19]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (\mux_in_2_ALU|saida[19]~290_combout ))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\mux_in_2_ALU|saida[19]~290_combout ),
	.datac(\regfile|regs[14][19]~q ),
	.datad(\regfile|regs[15][19]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~291_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~291 .lut_mask = 16'hEC64;
defparam \mux_in_2_ALU|saida[19]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \regfile|regs[3][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][19] .is_wysiwyg = "true";
defparam \regfile|regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \regfile|regs[1][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][19] .is_wysiwyg = "true";
defparam \regfile|regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~287 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~287_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][19]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][19]~q )))))

	.dataa(\regfile|regs[3][19]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][19]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~287_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~287 .lut_mask = 16'hB800;
defparam \mux_in_2_ALU|saida[19]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \regfile|regs[2][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][19] .is_wysiwyg = "true";
defparam \regfile|regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~288 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~288_combout  = (\mux_in_2_ALU|saida[19]~287_combout ) # ((\imen|memoria_ROM~39_combout  & (\regfile|regs[2][19]~q  & !\imen|memoria_ROM~35_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\mux_in_2_ALU|saida[19]~287_combout ),
	.datac(\regfile|regs[2][19]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~288_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~288 .lut_mask = 16'hCCEC;
defparam \mux_in_2_ALU|saida[19]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
fiftyfivenm_lcell_comb \regfile|regs[9][19]~feeder (
// Equation(s):
// \regfile|regs[9][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \regfile|regs[9][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][19] .is_wysiwyg = "true";
defparam \regfile|regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N21
dffeas \regfile|regs[11][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][19] .is_wysiwyg = "true";
defparam \regfile|regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
fiftyfivenm_lcell_comb \regfile|regs[10][19]~feeder (
// Equation(s):
// \regfile|regs[10][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[10][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[10][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[10][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N23
dffeas \regfile|regs[10][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][19] .is_wysiwyg = "true";
defparam \regfile|regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N3
dffeas \regfile|regs[8][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[19]~78_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][19] .is_wysiwyg = "true";
defparam \regfile|regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~285 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~285_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][19]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][19]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][19]~q ),
	.datac(\regfile|regs[8][19]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~285_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~285 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[19]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~286 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~286_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[19]~285_combout  & ((\regfile|regs[11][19]~q ))) # (!\mux_in_2_ALU|saida[19]~285_combout  & (\regfile|regs[9][19]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[19]~285_combout ))))

	.dataa(\regfile|regs[9][19]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][19]~q ),
	.datad(\mux_in_2_ALU|saida[19]~285_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~286_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~286 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[19]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~289 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~289_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[19]~286_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & 
// (\mux_in_2_ALU|saida[19]~288_combout )))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[19]~288_combout ),
	.datad(\mux_in_2_ALU|saida[19]~286_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~289_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~289 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[19]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~292 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~292_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[19]~289_combout  & ((\mux_in_2_ALU|saida[19]~291_combout ))) # (!\mux_in_2_ALU|saida[19]~289_combout  & (\mux_in_2_ALU|saida[19]~284_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[19]~289_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\mux_in_2_ALU|saida[19]~284_combout ),
	.datac(\mux_in_2_ALU|saida[19]~291_combout ),
	.datad(\mux_in_2_ALU|saida[19]~289_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~292_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~292 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[19]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[19]~293 (
// Equation(s):
// \mux_in_2_ALU|saida[19]~293_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[19]~282_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[19]~292_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~18_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\mux_in_2_ALU|saida[19]~282_combout ),
	.datad(\mux_in_2_ALU|saida[19]~292_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[19]~293_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[19]~293 .lut_mask = 16'hFEFA;
defparam \mux_in_2_ALU|saida[19]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \regfile|regs[2][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][18] .is_wysiwyg = "true";
defparam \regfile|regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \regfile|regs[3][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][18] .is_wysiwyg = "true";
defparam \regfile|regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \regfile|regs[1][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][18] .is_wysiwyg = "true";
defparam \regfile|regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~645 (
// Equation(s):
// \regfile|ReadData1[18]~645_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][18]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][18]~q )))

	.dataa(\regfile|regs[3][18]~q ),
	.datab(gnd),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|regs[1][18]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~645_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~645 .lut_mask = 16'hAFA0;
defparam \regfile|ReadData1[18]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~646 (
// Equation(s):
// \regfile|ReadData1[18]~646_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[18]~645_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][18]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][18]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[18]~645_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~646_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~646 .lut_mask = 16'hEC20;
defparam \regfile|ReadData1[18]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \regfile|regs[7][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][18] .is_wysiwyg = "true";
defparam \regfile|regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \regfile|regs[6][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][18] .is_wysiwyg = "true";
defparam \regfile|regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \regfile|regs[4][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][18] .is_wysiwyg = "true";
defparam \regfile|regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \regfile|regs[5][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][18] .is_wysiwyg = "true";
defparam \regfile|regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~643 (
// Equation(s):
// \regfile|ReadData1[18]~643_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][18]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][18]~q ))))

	.dataa(\regfile|regs[4][18]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][18]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~643_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~643 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[18]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~644 (
// Equation(s):
// \regfile|ReadData1[18]~644_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[18]~643_combout  & (\regfile|regs[7][18]~q )) # (!\regfile|ReadData1[18]~643_combout  & ((\regfile|regs[6][18]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[18]~643_combout ))))

	.dataa(\regfile|regs[7][18]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][18]~q ),
	.datad(\regfile|ReadData1[18]~643_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~644_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~644 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[18]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~647 (
// Equation(s):
// \regfile|ReadData1[18]~647_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[18]~644_combout ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[18]~646_combout  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|ReadData1[18]~646_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[18]~644_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~647_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~647 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[18]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N7
dffeas \regfile|regs[9][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][18] .is_wysiwyg = "true";
defparam \regfile|regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \regfile|regs[11][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][18] .is_wysiwyg = "true";
defparam \regfile|regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \regfile|regs[8][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][18] .is_wysiwyg = "true";
defparam \regfile|regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N5
dffeas \regfile|regs[10][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][18] .is_wysiwyg = "true";
defparam \regfile|regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~641 (
// Equation(s):
// \regfile|ReadData1[18]~641_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][18]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][18]~q ))))

	.dataa(\regfile|regs[8][18]~q ),
	.datab(\regfile|regs[10][18]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~641_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~641 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[18]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~642 (
// Equation(s):
// \regfile|ReadData1[18]~642_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[18]~641_combout  & ((\regfile|regs[11][18]~q ))) # (!\regfile|ReadData1[18]~641_combout  & (\regfile|regs[9][18]~q )))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[18]~641_combout ))))

	.dataa(\regfile|regs[9][18]~q ),
	.datab(\regfile|regs[11][18]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[18]~641_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~642_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~642 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[18]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \regfile|regs[15][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[18]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][18] .is_wysiwyg = "true";
defparam \regfile|regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \regfile|regs[14][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][18] .is_wysiwyg = "true";
defparam \regfile|regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \regfile|regs[12][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][18] .is_wysiwyg = "true";
defparam \regfile|regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
fiftyfivenm_lcell_comb \regfile|regs[13][18]~feeder (
// Equation(s):
// \regfile|regs[13][18]~feeder_combout  = \mux_valor_write_data|saida[18]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[18]~79_combout ),
	.cin(gnd),
	.combout(\regfile|regs[13][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[13][18]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[13][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \regfile|regs[13][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][18] .is_wysiwyg = "true";
defparam \regfile|regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~648 (
// Equation(s):
// \regfile|ReadData1[18]~648_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][18]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][18]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|regs[12][18]~q ),
	.datab(\regfile|regs[13][18]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~648_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~648 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[18]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~649 (
// Equation(s):
// \regfile|ReadData1[18]~649_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[18]~648_combout  & (\regfile|regs[15][18]~q )) # (!\regfile|ReadData1[18]~648_combout  & ((\regfile|regs[14][18]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[18]~648_combout ))))

	.dataa(\regfile|regs[15][18]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[14][18]~q ),
	.datad(\regfile|ReadData1[18]~648_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~649_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~649 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[18]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~650 (
// Equation(s):
// \regfile|ReadData1[18]~650_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[18]~647_combout  & ((\regfile|ReadData1[18]~649_combout ))) # (!\regfile|ReadData1[18]~647_combout  & (\regfile|ReadData1[18]~642_combout )))) # 
// (!\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[18]~647_combout ))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[18]~647_combout ),
	.datac(\regfile|ReadData1[18]~642_combout ),
	.datad(\regfile|ReadData1[18]~649_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~650_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~650 .lut_mask = 16'hEC64;
defparam \regfile|ReadData1[18]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~685 (
// Equation(s):
// \regfile|ReadData1[18]~685_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[18]~640_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[18]~650_combout )))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[18]~640_combout ),
	.datad(\regfile|ReadData1[18]~650_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~685_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~685 .lut_mask = 16'h3120;
defparam \regfile|ReadData1[18]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~312 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~312_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][18]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][18]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][18]~q ),
	.datac(\regfile|regs[12][18]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~312_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~312 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[18]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~313 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~313_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[18]~312_combout  & (\regfile|regs[15][18]~q )) # (!\mux_in_2_ALU|saida[18]~312_combout  & ((\regfile|regs[14][18]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[18]~312_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[15][18]~q ),
	.datac(\regfile|regs[14][18]~q ),
	.datad(\mux_in_2_ALU|saida[18]~312_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~313_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~313 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[18]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~307 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~307_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][18]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][18]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][18]~q ),
	.datac(\regfile|regs[4][18]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~307_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~307 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[18]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~308 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~308_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[18]~307_combout  & (\regfile|regs[7][18]~q )) # (!\mux_in_2_ALU|saida[18]~307_combout  & ((\regfile|regs[6][18]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (\mux_in_2_ALU|saida[18]~307_combout ))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\mux_in_2_ALU|saida[18]~307_combout ),
	.datac(\regfile|regs[7][18]~q ),
	.datad(\regfile|regs[6][18]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~308_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~308 .lut_mask = 16'hE6C4;
defparam \mux_in_2_ALU|saida[18]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~309 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~309_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][18]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][18]~q )))))

	.dataa(\regfile|regs[3][18]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][18]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~309_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~309 .lut_mask = 16'hB800;
defparam \mux_in_2_ALU|saida[18]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~310 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~310_combout  = (\mux_in_2_ALU|saida[18]~309_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][18]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][18]~q ),
	.datad(\mux_in_2_ALU|saida[18]~309_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~310_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~310 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[18]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~311 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~311_combout  = (\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout ) # ((\mux_in_2_ALU|saida[18]~308_combout )))) # (!\imen|memoria_ROM~23_combout  & (!\imen|memoria_ROM~29_combout  & 
// ((\mux_in_2_ALU|saida[18]~310_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[18]~308_combout ),
	.datad(\mux_in_2_ALU|saida[18]~310_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~311_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~311 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[18]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~305 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~305_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][18]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][18]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][18]~q ),
	.datac(\regfile|regs[8][18]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~305_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~305 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[18]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~306 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~306_combout  = (\mux_in_2_ALU|saida[18]~305_combout  & (((\regfile|regs[11][18]~q ) # (!\imen|memoria_ROM~35_combout )))) # (!\mux_in_2_ALU|saida[18]~305_combout  & (\regfile|regs[9][18]~q  & ((\imen|memoria_ROM~35_combout ))))

	.dataa(\mux_in_2_ALU|saida[18]~305_combout ),
	.datab(\regfile|regs[9][18]~q ),
	.datac(\regfile|regs[11][18]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~306_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~306 .lut_mask = 16'hE4AA;
defparam \mux_in_2_ALU|saida[18]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~314 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~314_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[18]~311_combout  & (\mux_in_2_ALU|saida[18]~313_combout )) # (!\mux_in_2_ALU|saida[18]~311_combout  & ((\mux_in_2_ALU|saida[18]~306_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[18]~311_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[18]~313_combout ),
	.datac(\mux_in_2_ALU|saida[18]~311_combout ),
	.datad(\mux_in_2_ALU|saida[18]~306_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~314_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~314 .lut_mask = 16'hDAD0;
defparam \mux_in_2_ALU|saida[18]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \regfile|regs[25][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][18] .is_wysiwyg = "true";
defparam \regfile|regs[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \regfile|regs[21][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][18] .is_wysiwyg = "true";
defparam \regfile|regs[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \regfile|regs[17][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][18] .is_wysiwyg = "true";
defparam \regfile|regs[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~294 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~294_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[21][18]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[17][18]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[21][18]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[17][18]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~294_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~294 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[18]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~295 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~295_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[18]~294_combout  & ((\regfile|regs[29][18]~q ))) # (!\mux_in_2_ALU|saida[18]~294_combout  & (\regfile|regs[25][18]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[18]~294_combout ))))

	.dataa(\regfile|regs[25][18]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[29][18]~q ),
	.datad(\mux_in_2_ALU|saida[18]~294_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~295_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~295 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[18]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \regfile|regs[27][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][18] .is_wysiwyg = "true";
defparam \regfile|regs[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \regfile|regs[31][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][18] .is_wysiwyg = "true";
defparam \regfile|regs[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \regfile|regs[23][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][18] .is_wysiwyg = "true";
defparam \regfile|regs[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \regfile|regs[19][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][18] .is_wysiwyg = "true";
defparam \regfile|regs[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~301 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~301_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][18]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][18]~q )))))

	.dataa(\regfile|regs[23][18]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][18]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~301_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~301 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[18]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~302 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~302_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[18]~301_combout  & ((\regfile|regs[31][18]~q ))) # (!\mux_in_2_ALU|saida[18]~301_combout  & (\regfile|regs[27][18]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[18]~301_combout ))))

	.dataa(\regfile|regs[27][18]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[31][18]~q ),
	.datad(\mux_in_2_ALU|saida[18]~301_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~302_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~302 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[18]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
fiftyfivenm_lcell_comb \regfile|regs[22][18]~feeder (
// Equation(s):
// \regfile|regs[22][18]~feeder_combout  = \mux_valor_write_data|saida[18]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[18]~79_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][18]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \regfile|regs[22][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][18] .is_wysiwyg = "true";
defparam \regfile|regs[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \regfile|regs[30][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][18] .is_wysiwyg = "true";
defparam \regfile|regs[30][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
fiftyfivenm_lcell_comb \regfile|regs[26][18]~feeder (
// Equation(s):
// \regfile|regs[26][18]~feeder_combout  = \mux_valor_write_data|saida[18]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[18]~79_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][18]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \regfile|regs[26][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][18] .is_wysiwyg = "true";
defparam \regfile|regs[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N17
dffeas \regfile|regs[18][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][18] .is_wysiwyg = "true";
defparam \regfile|regs[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~296 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~296_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][18]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[18][18]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[26][18]~q ),
	.datac(\regfile|regs[18][18]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~296 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~297 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~297_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[18]~296_combout  & ((\regfile|regs[30][18]~q ))) # (!\mux_in_2_ALU|saida[18]~296_combout  & (\regfile|regs[22][18]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[18]~296_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][18]~q ),
	.datac(\regfile|regs[30][18]~q ),
	.datad(\mux_in_2_ALU|saida[18]~296_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~297 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \regfile|regs[20][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][18] .is_wysiwyg = "true";
defparam \regfile|regs[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \regfile|regs[28][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][18] .is_wysiwyg = "true";
defparam \regfile|regs[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \regfile|regs[24][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][18] .is_wysiwyg = "true";
defparam \regfile|regs[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \regfile|regs[16][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][18] .is_wysiwyg = "true";
defparam \regfile|regs[16][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~298 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~298_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[24][18]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[16][18]~q )))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[24][18]~q ),
	.datac(\regfile|regs[16][18]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~298 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~299 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~299_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[18]~298_combout  & ((\regfile|regs[28][18]~q ))) # (!\mux_in_2_ALU|saida[18]~298_combout  & (\regfile|regs[20][18]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[18]~298_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[20][18]~q ),
	.datac(\regfile|regs[28][18]~q ),
	.datad(\mux_in_2_ALU|saida[18]~298_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~299 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~300 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~300_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\mux_in_2_ALU|saida[18]~297_combout )) # (!\imen|memoria_ROM~39_combout  & 
// ((\mux_in_2_ALU|saida[18]~299_combout )))))

	.dataa(\mux_in_2_ALU|saida[18]~297_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_in_2_ALU|saida[18]~299_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~300 .lut_mask = 16'hE3E0;
defparam \mux_in_2_ALU|saida[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~303 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~303_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[18]~300_combout  & ((\mux_in_2_ALU|saida[18]~302_combout ))) # (!\mux_in_2_ALU|saida[18]~300_combout  & (\mux_in_2_ALU|saida[18]~295_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[18]~300_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[18]~295_combout ),
	.datac(\mux_in_2_ALU|saida[18]~302_combout ),
	.datad(\mux_in_2_ALU|saida[18]~300_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~303_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~303 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[18]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~304 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~304_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[18]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[18]~303_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~304_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~304 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[18]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[18]~315 (
// Equation(s):
// \mux_in_2_ALU|saida[18]~315_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[18]~304_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[18]~314_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[18]~314_combout ),
	.datad(\mux_in_2_ALU|saida[18]~304_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[18]~315_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[18]~315 .lut_mask = 16'hFFEC;
defparam \mux_in_2_ALU|saida[18]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \regfile|regs[4][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][17] .is_wysiwyg = "true";
defparam \regfile|regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \regfile|regs[5][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[5][17] .is_wysiwyg = "true";
defparam \regfile|regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~620 (
// Equation(s):
// \regfile|ReadData1[17]~620_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][17]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][17]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][17]~q ),
	.datac(\regfile|regs[5][17]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~620_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~620 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[17]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \regfile|regs[7][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][17] .is_wysiwyg = "true";
defparam \regfile|regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \regfile|regs[6][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][17] .is_wysiwyg = "true";
defparam \regfile|regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~621 (
// Equation(s):
// \regfile|ReadData1[17]~621_combout  = (\regfile|ReadData1[17]~620_combout  & ((\regfile|regs[7][17]~q ) # ((!\imen|memoria_ROM~13_combout )))) # (!\regfile|ReadData1[17]~620_combout  & (((\regfile|regs[6][17]~q  & \imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|ReadData1[17]~620_combout ),
	.datab(\regfile|regs[7][17]~q ),
	.datac(\regfile|regs[6][17]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~621_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~621 .lut_mask = 16'hD8AA;
defparam \regfile|ReadData1[17]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \regfile|regs[14][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][17] .is_wysiwyg = "true";
defparam \regfile|regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
fiftyfivenm_lcell_comb \regfile|regs[15][17]~feeder (
// Equation(s):
// \regfile|regs[15][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[15][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[15][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[15][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \regfile|regs[15][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][17] .is_wysiwyg = "true";
defparam \regfile|regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \regfile|regs[12][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[12][17] .is_wysiwyg = "true";
defparam \regfile|regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \regfile|regs[13][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[13][17] .is_wysiwyg = "true";
defparam \regfile|regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~627 (
// Equation(s):
// \regfile|ReadData1[17]~627_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][17]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][17]~q ))))

	.dataa(\regfile|regs[12][17]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][17]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~627_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~627 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[17]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~628 (
// Equation(s):
// \regfile|ReadData1[17]~628_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[17]~627_combout  & ((\regfile|regs[15][17]~q ))) # (!\regfile|ReadData1[17]~627_combout  & (\regfile|regs[14][17]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[17]~627_combout ))))

	.dataa(\regfile|regs[14][17]~q ),
	.datab(\regfile|regs[15][17]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[17]~627_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~628_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~628 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[17]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \regfile|regs[11][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][17] .is_wysiwyg = "true";
defparam \regfile|regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
fiftyfivenm_lcell_comb \regfile|regs[9][17]~feeder (
// Equation(s):
// \regfile|regs[9][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \regfile|regs[9][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][17] .is_wysiwyg = "true";
defparam \regfile|regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
fiftyfivenm_lcell_comb \regfile|regs[10][17]~feeder (
// Equation(s):
// \regfile|regs[10][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[10][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[10][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[10][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N11
dffeas \regfile|regs[10][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[10][17] .is_wysiwyg = "true";
defparam \regfile|regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
fiftyfivenm_lcell_comb \regfile|regs[8][17]~feeder (
// Equation(s):
// \regfile|regs[8][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[8][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[8][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[8][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \regfile|regs[8][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[8][17] .is_wysiwyg = "true";
defparam \regfile|regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~622 (
// Equation(s):
// \regfile|ReadData1[17]~622_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|regs[10][17]~q )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|regs[8][17]~q )))))

	.dataa(\regfile|regs[10][17]~q ),
	.datab(\regfile|regs[8][17]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~622_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~622 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[17]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~623 (
// Equation(s):
// \regfile|ReadData1[17]~623_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[17]~622_combout  & (\regfile|regs[11][17]~q )) # (!\regfile|ReadData1[17]~622_combout  & ((\regfile|regs[9][17]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[17]~622_combout ))))

	.dataa(\regfile|regs[11][17]~q ),
	.datab(\regfile|regs[9][17]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[17]~622_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~623_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~623 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[17]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
fiftyfivenm_lcell_comb \regfile|regs[2][17]~feeder (
// Equation(s):
// \regfile|regs[2][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[2][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \regfile|regs[2][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][17] .is_wysiwyg = "true";
defparam \regfile|regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
fiftyfivenm_lcell_comb \regfile|regs[3][17]~feeder (
// Equation(s):
// \regfile|regs[3][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[3][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \regfile|regs[3][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[3][17] .is_wysiwyg = "true";
defparam \regfile|regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
fiftyfivenm_lcell_comb \regfile|regs[1][17]~feeder (
// Equation(s):
// \regfile|regs[1][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \regfile|regs[1][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][17] .is_wysiwyg = "true";
defparam \regfile|regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~624 (
// Equation(s):
// \regfile|ReadData1[17]~624_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|regs[3][17]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][17]~q )))))

	.dataa(\regfile|regs[3][17]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[1][17]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~624_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~624 .lut_mask = 16'hB800;
defparam \regfile|ReadData1[17]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~625 (
// Equation(s):
// \regfile|ReadData1[17]~625_combout  = (\regfile|ReadData1[17]~624_combout ) # ((\imen|memoria_ROM~13_combout  & (\regfile|regs[2][17]~q  & !\imen|memoria_ROM~11_combout )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[2][17]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[17]~624_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~625_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~625 .lut_mask = 16'hFF08;
defparam \regfile|ReadData1[17]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~626 (
// Equation(s):
// \regfile|ReadData1[17]~626_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[17]~623_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[17]~625_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[17]~623_combout ),
	.datad(\regfile|ReadData1[17]~625_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~626_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~626 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[17]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~629 (
// Equation(s):
// \regfile|ReadData1[17]~629_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[17]~626_combout  & ((\regfile|ReadData1[17]~628_combout ))) # (!\regfile|ReadData1[17]~626_combout  & (\regfile|ReadData1[17]~621_combout )))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[17]~626_combout ))))

	.dataa(\regfile|ReadData1[17]~621_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[17]~628_combout ),
	.datad(\regfile|ReadData1[17]~626_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~629_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~629 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[17]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~686 (
// Equation(s):
// \regfile|ReadData1[17]~686_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[17]~619_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[17]~629_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[17]~619_combout ),
	.datad(\regfile|ReadData1[17]~629_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~686_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~686 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[17]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
fiftyfivenm_lcell_comb \regfile|regs[23][17]~feeder (
// Equation(s):
// \regfile|regs[23][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \regfile|regs[23][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][17] .is_wysiwyg = "true";
defparam \regfile|regs[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \regfile|regs[31][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][17] .is_wysiwyg = "true";
defparam \regfile|regs[31][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
fiftyfivenm_lcell_comb \regfile|regs[27][17]~feeder (
// Equation(s):
// \regfile|regs[27][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \regfile|regs[27][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][17] .is_wysiwyg = "true";
defparam \regfile|regs[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \regfile|regs[19][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][17] .is_wysiwyg = "true";
defparam \regfile|regs[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~323 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~323_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][17]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][17]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[27][17]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][17]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~323 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~324 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~324_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[17]~323_combout  & ((\regfile|regs[31][17]~q ))) # (!\mux_in_2_ALU|saida[17]~323_combout  & (\regfile|regs[23][17]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[17]~323_combout ))))

	.dataa(\regfile|regs[23][17]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[31][17]~q ),
	.datad(\mux_in_2_ALU|saida[17]~323_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~324_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~324 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[17]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N15
dffeas \regfile|regs[21][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][17] .is_wysiwyg = "true";
defparam \regfile|regs[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N25
dffeas \regfile|regs[25][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][17] .is_wysiwyg = "true";
defparam \regfile|regs[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \regfile|regs[17][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][17] .is_wysiwyg = "true";
defparam \regfile|regs[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~316 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~316_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][17]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][17]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[25][17]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[17][17]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~316 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~317 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~317_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[17]~316_combout  & ((\regfile|regs[29][17]~q ))) # (!\mux_in_2_ALU|saida[17]~316_combout  & (\regfile|regs[21][17]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[17]~316_combout ))))

	.dataa(\regfile|regs[21][17]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[29][17]~q ),
	.datad(\mux_in_2_ALU|saida[17]~316_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~317 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
fiftyfivenm_lcell_comb \regfile|regs[26][17]~feeder (
// Equation(s):
// \regfile|regs[26][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[26][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[26][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[26][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \regfile|regs[26][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][17] .is_wysiwyg = "true";
defparam \regfile|regs[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \regfile|regs[30][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][17] .is_wysiwyg = "true";
defparam \regfile|regs[30][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
fiftyfivenm_lcell_comb \regfile|regs[22][17]~feeder (
// Equation(s):
// \regfile|regs[22][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[22][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[22][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[22][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \regfile|regs[22][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][17] .is_wysiwyg = "true";
defparam \regfile|regs[22][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
fiftyfivenm_lcell_comb \regfile|regs[18][17]~feeder (
// Equation(s):
// \regfile|regs[18][17]~feeder_combout  = \mux_valor_write_data|saida[17]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[17]~80_combout ),
	.cin(gnd),
	.combout(\regfile|regs[18][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[18][17]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[18][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N9
dffeas \regfile|regs[18][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[18][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][17] .is_wysiwyg = "true";
defparam \regfile|regs[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~318 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~318_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][17]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][17]~q )))))

	.dataa(\regfile|regs[22][17]~q ),
	.datab(\regfile|regs[18][17]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~318 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~319 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~319_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[17]~318_combout  & ((\regfile|regs[30][17]~q ))) # (!\mux_in_2_ALU|saida[17]~318_combout  & (\regfile|regs[26][17]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[17]~318_combout ))))

	.dataa(\regfile|regs[26][17]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][17]~q ),
	.datad(\mux_in_2_ALU|saida[17]~318_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~319 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \regfile|regs[24][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][17] .is_wysiwyg = "true";
defparam \regfile|regs[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \regfile|regs[28][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][17] .is_wysiwyg = "true";
defparam \regfile|regs[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \regfile|regs[20][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][17] .is_wysiwyg = "true";
defparam \regfile|regs[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \regfile|regs[16][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][17] .is_wysiwyg = "true";
defparam \regfile|regs[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~320 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~320_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[20][17]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[16][17]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[20][17]~q ),
	.datac(\regfile|regs[16][17]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~320 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~321 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~321_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[17]~320_combout  & ((\regfile|regs[28][17]~q ))) # (!\mux_in_2_ALU|saida[17]~320_combout  & (\regfile|regs[24][17]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[17]~320_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[24][17]~q ),
	.datac(\regfile|regs[28][17]~q ),
	.datad(\mux_in_2_ALU|saida[17]~320_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~321 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~322 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~322_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[17]~319_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// ((\mux_in_2_ALU|saida[17]~321_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[17]~319_combout ),
	.datad(\mux_in_2_ALU|saida[17]~321_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~322 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~325 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~325_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[17]~322_combout  & (\mux_in_2_ALU|saida[17]~324_combout )) # (!\mux_in_2_ALU|saida[17]~322_combout  & ((\mux_in_2_ALU|saida[17]~317_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[17]~322_combout ))))

	.dataa(\mux_in_2_ALU|saida[17]~324_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[17]~317_combout ),
	.datad(\mux_in_2_ALU|saida[17]~322_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~325_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~325 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[17]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~326 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~326_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[17]~325_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[17]~325_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~326_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~326 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[17]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~334 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~334_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][17]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][17]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][17]~q ),
	.datac(\regfile|regs[12][17]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~334_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~334 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[17]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~335 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~335_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[17]~334_combout  & (\regfile|regs[15][17]~q )) # (!\mux_in_2_ALU|saida[17]~334_combout  & ((\regfile|regs[14][17]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[17]~334_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[15][17]~q ),
	.datac(\regfile|regs[14][17]~q ),
	.datad(\mux_in_2_ALU|saida[17]~334_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~335_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~335 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[17]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~327 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~327_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][17]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][17]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][17]~q ),
	.datac(\regfile|regs[4][17]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~327_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~327 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[17]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~328 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~328_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[17]~327_combout  & ((\regfile|regs[7][17]~q ))) # (!\mux_in_2_ALU|saida[17]~327_combout  & (\regfile|regs[6][17]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[17]~327_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][17]~q ),
	.datac(\regfile|regs[7][17]~q ),
	.datad(\mux_in_2_ALU|saida[17]~327_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~328_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~328 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[17]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~329 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~329_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][17]~q ))) # (!\imen|memoria_ROM~39_combout  & 
// (\regfile|regs[8][17]~q ))))

	.dataa(\regfile|regs[8][17]~q ),
	.datab(\regfile|regs[10][17]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~329_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~329 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[17]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~330 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~330_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[17]~329_combout  & ((\regfile|regs[11][17]~q ))) # (!\mux_in_2_ALU|saida[17]~329_combout  & (\regfile|regs[9][17]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[17]~329_combout ))))

	.dataa(\regfile|regs[9][17]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][17]~q ),
	.datad(\mux_in_2_ALU|saida[17]~329_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~330_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~330 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[17]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~331 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~331_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][17]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][17]~q )))))

	.dataa(\regfile|regs[3][17]~q ),
	.datab(\regfile|regs[1][17]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~331_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~331 .lut_mask = 16'hA0C0;
defparam \mux_in_2_ALU|saida[17]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~332 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~332_combout  = (\mux_in_2_ALU|saida[17]~331_combout ) # ((!\imen|memoria_ROM~35_combout  & (\regfile|regs[2][17]~q  & \imen|memoria_ROM~39_combout )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[2][17]~q ),
	.datac(\mux_in_2_ALU|saida[17]~331_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~332_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~332 .lut_mask = 16'hF4F0;
defparam \mux_in_2_ALU|saida[17]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~333 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~333_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[17]~330_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & 
// ((\mux_in_2_ALU|saida[17]~332_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[17]~330_combout ),
	.datad(\mux_in_2_ALU|saida[17]~332_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~333_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~333 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[17]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~336 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~336_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[17]~333_combout  & (\mux_in_2_ALU|saida[17]~335_combout )) # (!\mux_in_2_ALU|saida[17]~333_combout  & ((\mux_in_2_ALU|saida[17]~328_combout ))))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[17]~333_combout ))))

	.dataa(\mux_in_2_ALU|saida[17]~335_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[17]~328_combout ),
	.datad(\mux_in_2_ALU|saida[17]~333_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~336_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~336 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[17]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[17]~337 (
// Equation(s):
// \mux_in_2_ALU|saida[17]~337_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[17]~326_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[17]~336_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~18_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\mux_in_2_ALU|saida[17]~326_combout ),
	.datad(\mux_in_2_ALU|saida[17]~336_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[17]~337_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[17]~337 .lut_mask = 16'hFEFA;
defparam \mux_in_2_ALU|saida[17]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~404 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~404_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][13]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][13]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][13]~q ),
	.datac(\regfile|regs[4][13]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~404 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~405 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~405_combout  = (\mux_in_2_ALU|saida[13]~404_combout  & (((\regfile|regs[7][13]~q )) # (!\imen|memoria_ROM~39_combout ))) # (!\mux_in_2_ALU|saida[13]~404_combout  & (\imen|memoria_ROM~39_combout  & ((\regfile|regs[6][13]~q ))))

	.dataa(\mux_in_2_ALU|saida[13]~404_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[7][13]~q ),
	.datad(\regfile|regs[6][13]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~405 .lut_mask = 16'hE6A2;
defparam \mux_in_2_ALU|saida[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~411 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~411_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][13]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[12][13]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[13][13]~q ),
	.datab(\regfile|regs[12][13]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~411_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~411 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[13]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~412 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~412_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[13]~411_combout  & (\regfile|regs[15][13]~q )) # (!\mux_in_2_ALU|saida[13]~411_combout  & ((\regfile|regs[14][13]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[13]~411_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[15][13]~q ),
	.datac(\regfile|regs[14][13]~q ),
	.datad(\mux_in_2_ALU|saida[13]~411_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~412_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~412 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[13]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~408 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~408_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][13]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][13]~q )))))

	.dataa(\regfile|regs[3][13]~q ),
	.datab(\regfile|regs[1][13]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~408_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~408 .lut_mask = 16'hAC00;
defparam \mux_in_2_ALU|saida[13]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~409 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~409_combout  = (\mux_in_2_ALU|saida[13]~408_combout ) # ((!\imen|memoria_ROM~35_combout  & (\regfile|regs[2][13]~q  & \imen|memoria_ROM~39_combout )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[2][13]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_in_2_ALU|saida[13]~408_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~409_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~409 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[13]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~406 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~406_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][13]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][13]~q )))))

	.dataa(\regfile|regs[10][13]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[8][13]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~406 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~407 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~407_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[13]~406_combout  & ((\regfile|regs[11][13]~q ))) # (!\mux_in_2_ALU|saida[13]~406_combout  & (\regfile|regs[9][13]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[13]~406_combout ))))

	.dataa(\regfile|regs[9][13]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][13]~q ),
	.datad(\mux_in_2_ALU|saida[13]~406_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~407 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~410 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~410_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[13]~407_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & 
// (\mux_in_2_ALU|saida[13]~409_combout )))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[13]~409_combout ),
	.datad(\mux_in_2_ALU|saida[13]~407_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~410_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~410 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[13]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~413 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~413_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[13]~410_combout  & ((\mux_in_2_ALU|saida[13]~412_combout ))) # (!\mux_in_2_ALU|saida[13]~410_combout  & (\mux_in_2_ALU|saida[13]~405_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[13]~410_combout ))))

	.dataa(\mux_in_2_ALU|saida[13]~405_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[13]~412_combout ),
	.datad(\mux_in_2_ALU|saida[13]~410_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~413_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~413 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[13]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~414 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~414_combout  = (\uc|WideOr0~2_combout  & ((\imen|memoria_ROM~72_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[13]~413_combout )))) # (!\uc|WideOr0~2_combout  & (\mux_in_2_ALU|saida[31]~713_combout  & 
// ((\mux_in_2_ALU|saida[13]~413_combout ))))

	.dataa(\uc|WideOr0~2_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\imen|memoria_ROM~72_combout ),
	.datad(\mux_in_2_ALU|saida[13]~413_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~414_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~414 .lut_mask = 16'hECA0;
defparam \mux_in_2_ALU|saida[13]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
fiftyfivenm_lcell_comb \regfile|regs[19][13]~feeder (
// Equation(s):
// \regfile|regs[19][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[19][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[19][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[19][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \regfile|regs[19][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][13] .is_wysiwyg = "true";
defparam \regfile|regs[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
fiftyfivenm_lcell_comb \regfile|regs[27][13]~feeder (
// Equation(s):
// \regfile|regs[27][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[27][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[27][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[27][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \regfile|regs[27][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[27][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[27][13] .is_wysiwyg = "true";
defparam \regfile|regs[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~422 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~422_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[27][13]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[19][13]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[19][13]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[27][13]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~422_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~422 .lut_mask = 16'hCCE2;
defparam \mux_in_2_ALU|saida[13]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \regfile|regs[31][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[13]~84_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][13] .is_wysiwyg = "true";
defparam \regfile|regs[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~423 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~423_combout  = (\mux_in_2_ALU|saida[13]~422_combout  & ((\regfile|regs[31][13]~q ) # ((!\imen|memoria_ROM~23_combout )))) # (!\mux_in_2_ALU|saida[13]~422_combout  & (((\regfile|regs[23][13]~q  & \imen|memoria_ROM~23_combout ))))

	.dataa(\mux_in_2_ALU|saida[13]~422_combout ),
	.datab(\regfile|regs[31][13]~q ),
	.datac(\regfile|regs[23][13]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~423_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~423 .lut_mask = 16'hD8AA;
defparam \mux_in_2_ALU|saida[13]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
fiftyfivenm_lcell_comb \regfile|regs[29][13]~feeder (
// Equation(s):
// \regfile|regs[29][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[29][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[29][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[29][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \regfile|regs[29][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[29][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][13] .is_wysiwyg = "true";
defparam \regfile|regs[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N27
dffeas \regfile|regs[21][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][13] .is_wysiwyg = "true";
defparam \regfile|regs[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N1
dffeas \regfile|regs[25][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][13] .is_wysiwyg = "true";
defparam \regfile|regs[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
fiftyfivenm_lcell_comb \regfile|regs[17][13]~feeder (
// Equation(s):
// \regfile|regs[17][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[17][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[17][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[17][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \regfile|regs[17][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[17][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[17][13] .is_wysiwyg = "true";
defparam \regfile|regs[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~415 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~415_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][13]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((!\imen|memoria_ROM~23_combout  & \regfile|regs[17][13]~q ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][13]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\regfile|regs[17][13]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~415_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~415 .lut_mask = 16'hADA8;
defparam \mux_in_2_ALU|saida[13]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~416 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~416_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[13]~415_combout  & (\regfile|regs[29][13]~q )) # (!\mux_in_2_ALU|saida[13]~415_combout  & ((\regfile|regs[21][13]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[13]~415_combout ))))

	.dataa(\regfile|regs[29][13]~q ),
	.datab(\regfile|regs[21][13]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[13]~415_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~416_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~416 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[13]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \regfile|regs[26][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[26][13] .is_wysiwyg = "true";
defparam \regfile|regs[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \regfile|regs[30][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[30][13] .is_wysiwyg = "true";
defparam \regfile|regs[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N11
dffeas \regfile|regs[22][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[22][13] .is_wysiwyg = "true";
defparam \regfile|regs[22][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
fiftyfivenm_lcell_comb \regfile|regs[18][13]~feeder (
// Equation(s):
// \regfile|regs[18][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[18][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[18][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[18][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N13
dffeas \regfile|regs[18][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[18][13] .is_wysiwyg = "true";
defparam \regfile|regs[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~417 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~417_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][13]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][13]~q )))))

	.dataa(\regfile|regs[22][13]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\regfile|regs[18][13]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~417_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~417 .lut_mask = 16'hE3E0;
defparam \mux_in_2_ALU|saida[13]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~418 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~418_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[13]~417_combout  & ((\regfile|regs[30][13]~q ))) # (!\mux_in_2_ALU|saida[13]~417_combout  & (\regfile|regs[26][13]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[13]~417_combout ))))

	.dataa(\regfile|regs[26][13]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][13]~q ),
	.datad(\mux_in_2_ALU|saida[13]~417_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~418_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~418 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[13]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
fiftyfivenm_lcell_comb \regfile|regs[28][13]~feeder (
// Equation(s):
// \regfile|regs[28][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[28][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[28][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[28][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N13
dffeas \regfile|regs[28][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[28][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[28][13] .is_wysiwyg = "true";
defparam \regfile|regs[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \regfile|regs[24][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[24][13] .is_wysiwyg = "true";
defparam \regfile|regs[24][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
fiftyfivenm_lcell_comb \regfile|regs[20][13]~feeder (
// Equation(s):
// \regfile|regs[20][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[20][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[20][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[20][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \regfile|regs[20][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[20][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[20][13] .is_wysiwyg = "true";
defparam \regfile|regs[20][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
fiftyfivenm_lcell_comb \regfile|regs[16][13]~feeder (
// Equation(s):
// \regfile|regs[16][13]~feeder_combout  = \mux_valor_write_data|saida[13]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[13]~84_combout ),
	.cin(gnd),
	.combout(\regfile|regs[16][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[16][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[16][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \regfile|regs[16][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[16][13] .is_wysiwyg = "true";
defparam \regfile|regs[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~419 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~419_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[20][13]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[16][13]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[20][13]~q ),
	.datab(\regfile|regs[16][13]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~419_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~419 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[13]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~420 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~420_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[13]~419_combout  & (\regfile|regs[28][13]~q )) # (!\mux_in_2_ALU|saida[13]~419_combout  & ((\regfile|regs[24][13]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[13]~419_combout ))))

	.dataa(\regfile|regs[28][13]~q ),
	.datab(\regfile|regs[24][13]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[13]~419_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~420_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~420 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[13]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~421 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~421_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\mux_in_2_ALU|saida[13]~418_combout )) # (!\imen|memoria_ROM~39_combout  & 
// ((\mux_in_2_ALU|saida[13]~420_combout )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[13]~418_combout ),
	.datad(\mux_in_2_ALU|saida[13]~420_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~421_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~421 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[13]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~424 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~424_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[13]~421_combout  & (\mux_in_2_ALU|saida[13]~423_combout )) # (!\mux_in_2_ALU|saida[13]~421_combout  & ((\mux_in_2_ALU|saida[13]~416_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[13]~421_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[13]~423_combout ),
	.datac(\mux_in_2_ALU|saida[13]~416_combout ),
	.datad(\mux_in_2_ALU|saida[13]~421_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~424_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~424 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[13]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[13]~425 (
// Equation(s):
// \mux_in_2_ALU|saida[13]~425_combout  = (\mux_in_2_ALU|saida[13]~414_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[13]~424_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[13]~414_combout ),
	.datad(\mux_in_2_ALU|saida[13]~424_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[13]~425_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[13]~425 .lut_mask = 16'hFAF0;
defparam \mux_in_2_ALU|saida[13]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
fiftyfivenm_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft1~4_combout  $ (VCC))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft1~4_combout  & VCC))
// \ula|Add0~1  = CARRY((\mux_in_2_ALU|saida[0]~668_combout  & \ula|ShiftLeft1~4_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\ula|ShiftLeft1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula|Add0~0_combout ),
	.cout(\ula|Add0~1 ));
// synopsys translate_off
defparam \ula|Add0~0 .lut_mask = 16'h6688;
defparam \ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
fiftyfivenm_lcell_comb \ula|Add0~2 (
// Equation(s):
// \ula|Add0~2_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[1]~702_combout  & (\ula|Add0~1  & VCC)) # (!\regfile|ReadData1[1]~702_combout  & (!\ula|Add0~1 )))) # (!\mux_in_2_ALU|saida[1]~666_combout  & 
// ((\regfile|ReadData1[1]~702_combout  & (!\ula|Add0~1 )) # (!\regfile|ReadData1[1]~702_combout  & ((\ula|Add0~1 ) # (GND)))))
// \ula|Add0~3  = CARRY((\mux_in_2_ALU|saida[1]~666_combout  & (!\regfile|ReadData1[1]~702_combout  & !\ula|Add0~1 )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((!\ula|Add0~1 ) # (!\regfile|ReadData1[1]~702_combout ))))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(\regfile|ReadData1[1]~702_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~1 ),
	.combout(\ula|Add0~2_combout ),
	.cout(\ula|Add0~3 ));
// synopsys translate_off
defparam \ula|Add0~2 .lut_mask = 16'h9617;
defparam \ula|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
fiftyfivenm_lcell_comb \ula|Add0~4 (
// Equation(s):
// \ula|Add0~4_combout  = ((\regfile|ReadData1[2]~701_combout  $ (\mux_in_2_ALU|saida[2]~644_combout  $ (!\ula|Add0~3 )))) # (GND)
// \ula|Add0~5  = CARRY((\regfile|ReadData1[2]~701_combout  & ((\mux_in_2_ALU|saida[2]~644_combout ) # (!\ula|Add0~3 ))) # (!\regfile|ReadData1[2]~701_combout  & (\mux_in_2_ALU|saida[2]~644_combout  & !\ula|Add0~3 )))

	.dataa(\regfile|ReadData1[2]~701_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~3 ),
	.combout(\ula|Add0~4_combout ),
	.cout(\ula|Add0~5 ));
// synopsys translate_off
defparam \ula|Add0~4 .lut_mask = 16'h698E;
defparam \ula|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
fiftyfivenm_lcell_comb \ula|Add0~6 (
// Equation(s):
// \ula|Add0~6_combout  = (\regfile|ReadData1[3]~700_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\ula|Add0~5  & VCC)) # (!\mux_in_2_ALU|saida[3]~690_combout  & (!\ula|Add0~5 )))) # (!\regfile|ReadData1[3]~700_combout  & 
// ((\mux_in_2_ALU|saida[3]~690_combout  & (!\ula|Add0~5 )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|Add0~5 ) # (GND)))))
// \ula|Add0~7  = CARRY((\regfile|ReadData1[3]~700_combout  & (!\mux_in_2_ALU|saida[3]~690_combout  & !\ula|Add0~5 )) # (!\regfile|ReadData1[3]~700_combout  & ((!\ula|Add0~5 ) # (!\mux_in_2_ALU|saida[3]~690_combout ))))

	.dataa(\regfile|ReadData1[3]~700_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~5 ),
	.combout(\ula|Add0~6_combout ),
	.cout(\ula|Add0~7 ));
// synopsys translate_off
defparam \ula|Add0~6 .lut_mask = 16'h9617;
defparam \ula|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
fiftyfivenm_lcell_comb \ula|Add0~8 (
// Equation(s):
// \ula|Add0~8_combout  = ((\mux_in_2_ALU|saida[4]~712_combout  $ (\regfile|ReadData1[4]~699_combout  $ (!\ula|Add0~7 )))) # (GND)
// \ula|Add0~9  = CARRY((\mux_in_2_ALU|saida[4]~712_combout  & ((\regfile|ReadData1[4]~699_combout ) # (!\ula|Add0~7 ))) # (!\mux_in_2_ALU|saida[4]~712_combout  & (\regfile|ReadData1[4]~699_combout  & !\ula|Add0~7 )))

	.dataa(\mux_in_2_ALU|saida[4]~712_combout ),
	.datab(\regfile|ReadData1[4]~699_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~7 ),
	.combout(\ula|Add0~8_combout ),
	.cout(\ula|Add0~9 ));
// synopsys translate_off
defparam \ula|Add0~8 .lut_mask = 16'h698E;
defparam \ula|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
fiftyfivenm_lcell_comb \ula|Add0~10 (
// Equation(s):
// \ula|Add0~10_combout  = (\regfile|ReadData1[5]~698_combout  & ((\mux_in_2_ALU|saida[5]~557_combout  & (\ula|Add0~9  & VCC)) # (!\mux_in_2_ALU|saida[5]~557_combout  & (!\ula|Add0~9 )))) # (!\regfile|ReadData1[5]~698_combout  & 
// ((\mux_in_2_ALU|saida[5]~557_combout  & (!\ula|Add0~9 )) # (!\mux_in_2_ALU|saida[5]~557_combout  & ((\ula|Add0~9 ) # (GND)))))
// \ula|Add0~11  = CARRY((\regfile|ReadData1[5]~698_combout  & (!\mux_in_2_ALU|saida[5]~557_combout  & !\ula|Add0~9 )) # (!\regfile|ReadData1[5]~698_combout  & ((!\ula|Add0~9 ) # (!\mux_in_2_ALU|saida[5]~557_combout ))))

	.dataa(\regfile|ReadData1[5]~698_combout ),
	.datab(\mux_in_2_ALU|saida[5]~557_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~9 ),
	.combout(\ula|Add0~10_combout ),
	.cout(\ula|Add0~11 ));
// synopsys translate_off
defparam \ula|Add0~10 .lut_mask = 16'h9617;
defparam \ula|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
fiftyfivenm_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_combout  = ((\mux_in_2_ALU|saida[6]~601_combout  $ (\regfile|ReadData1[6]~697_combout  $ (!\ula|Add0~11 )))) # (GND)
// \ula|Add0~13  = CARRY((\mux_in_2_ALU|saida[6]~601_combout  & ((\regfile|ReadData1[6]~697_combout ) # (!\ula|Add0~11 ))) # (!\mux_in_2_ALU|saida[6]~601_combout  & (\regfile|ReadData1[6]~697_combout  & !\ula|Add0~11 )))

	.dataa(\mux_in_2_ALU|saida[6]~601_combout ),
	.datab(\regfile|ReadData1[6]~697_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~11 ),
	.combout(\ula|Add0~12_combout ),
	.cout(\ula|Add0~13 ));
// synopsys translate_off
defparam \ula|Add0~12 .lut_mask = 16'h698E;
defparam \ula|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
fiftyfivenm_lcell_comb \ula|Add0~14 (
// Equation(s):
// \ula|Add0~14_combout  = (\regfile|ReadData1[7]~696_combout  & ((\mux_in_2_ALU|saida[7]~579_combout  & (\ula|Add0~13  & VCC)) # (!\mux_in_2_ALU|saida[7]~579_combout  & (!\ula|Add0~13 )))) # (!\regfile|ReadData1[7]~696_combout  & 
// ((\mux_in_2_ALU|saida[7]~579_combout  & (!\ula|Add0~13 )) # (!\mux_in_2_ALU|saida[7]~579_combout  & ((\ula|Add0~13 ) # (GND)))))
// \ula|Add0~15  = CARRY((\regfile|ReadData1[7]~696_combout  & (!\mux_in_2_ALU|saida[7]~579_combout  & !\ula|Add0~13 )) # (!\regfile|ReadData1[7]~696_combout  & ((!\ula|Add0~13 ) # (!\mux_in_2_ALU|saida[7]~579_combout ))))

	.dataa(\regfile|ReadData1[7]~696_combout ),
	.datab(\mux_in_2_ALU|saida[7]~579_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~13 ),
	.combout(\ula|Add0~14_combout ),
	.cout(\ula|Add0~15 ));
// synopsys translate_off
defparam \ula|Add0~14 .lut_mask = 16'h9617;
defparam \ula|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
fiftyfivenm_lcell_comb \ula|Add0~16 (
// Equation(s):
// \ula|Add0~16_combout  = ((\mux_in_2_ALU|saida[8]~535_combout  $ (\regfile|ReadData1[8]~695_combout  $ (!\ula|Add0~15 )))) # (GND)
// \ula|Add0~17  = CARRY((\mux_in_2_ALU|saida[8]~535_combout  & ((\regfile|ReadData1[8]~695_combout ) # (!\ula|Add0~15 ))) # (!\mux_in_2_ALU|saida[8]~535_combout  & (\regfile|ReadData1[8]~695_combout  & !\ula|Add0~15 )))

	.dataa(\mux_in_2_ALU|saida[8]~535_combout ),
	.datab(\regfile|ReadData1[8]~695_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~15 ),
	.combout(\ula|Add0~16_combout ),
	.cout(\ula|Add0~17 ));
// synopsys translate_off
defparam \ula|Add0~16 .lut_mask = 16'h698E;
defparam \ula|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
fiftyfivenm_lcell_comb \ula|Add0~18 (
// Equation(s):
// \ula|Add0~18_combout  = (\regfile|ReadData1[9]~694_combout  & ((\mux_in_2_ALU|saida[9]~513_combout  & (\ula|Add0~17  & VCC)) # (!\mux_in_2_ALU|saida[9]~513_combout  & (!\ula|Add0~17 )))) # (!\regfile|ReadData1[9]~694_combout  & 
// ((\mux_in_2_ALU|saida[9]~513_combout  & (!\ula|Add0~17 )) # (!\mux_in_2_ALU|saida[9]~513_combout  & ((\ula|Add0~17 ) # (GND)))))
// \ula|Add0~19  = CARRY((\regfile|ReadData1[9]~694_combout  & (!\mux_in_2_ALU|saida[9]~513_combout  & !\ula|Add0~17 )) # (!\regfile|ReadData1[9]~694_combout  & ((!\ula|Add0~17 ) # (!\mux_in_2_ALU|saida[9]~513_combout ))))

	.dataa(\regfile|ReadData1[9]~694_combout ),
	.datab(\mux_in_2_ALU|saida[9]~513_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~17 ),
	.combout(\ula|Add0~18_combout ),
	.cout(\ula|Add0~19 ));
// synopsys translate_off
defparam \ula|Add0~18 .lut_mask = 16'h9617;
defparam \ula|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
fiftyfivenm_lcell_comb \ula|Add0~20 (
// Equation(s):
// \ula|Add0~20_combout  = ((\regfile|ReadData1[10]~693_combout  $ (\mux_in_2_ALU|saida[10]~491_combout  $ (!\ula|Add0~19 )))) # (GND)
// \ula|Add0~21  = CARRY((\regfile|ReadData1[10]~693_combout  & ((\mux_in_2_ALU|saida[10]~491_combout ) # (!\ula|Add0~19 ))) # (!\regfile|ReadData1[10]~693_combout  & (\mux_in_2_ALU|saida[10]~491_combout  & !\ula|Add0~19 )))

	.dataa(\regfile|ReadData1[10]~693_combout ),
	.datab(\mux_in_2_ALU|saida[10]~491_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~19 ),
	.combout(\ula|Add0~20_combout ),
	.cout(\ula|Add0~21 ));
// synopsys translate_off
defparam \ula|Add0~20 .lut_mask = 16'h698E;
defparam \ula|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
fiftyfivenm_lcell_comb \ula|Add0~22 (
// Equation(s):
// \ula|Add0~22_combout  = (\mux_in_2_ALU|saida[11]~469_combout  & ((\regfile|ReadData1[11]~692_combout  & (\ula|Add0~21  & VCC)) # (!\regfile|ReadData1[11]~692_combout  & (!\ula|Add0~21 )))) # (!\mux_in_2_ALU|saida[11]~469_combout  & 
// ((\regfile|ReadData1[11]~692_combout  & (!\ula|Add0~21 )) # (!\regfile|ReadData1[11]~692_combout  & ((\ula|Add0~21 ) # (GND)))))
// \ula|Add0~23  = CARRY((\mux_in_2_ALU|saida[11]~469_combout  & (!\regfile|ReadData1[11]~692_combout  & !\ula|Add0~21 )) # (!\mux_in_2_ALU|saida[11]~469_combout  & ((!\ula|Add0~21 ) # (!\regfile|ReadData1[11]~692_combout ))))

	.dataa(\mux_in_2_ALU|saida[11]~469_combout ),
	.datab(\regfile|ReadData1[11]~692_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~21 ),
	.combout(\ula|Add0~22_combout ),
	.cout(\ula|Add0~23 ));
// synopsys translate_off
defparam \ula|Add0~22 .lut_mask = 16'h9617;
defparam \ula|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
fiftyfivenm_lcell_comb \ula|Add0~24 (
// Equation(s):
// \ula|Add0~24_combout  = ((\mux_in_2_ALU|saida[12]~447_combout  $ (\regfile|ReadData1[12]~691_combout  $ (!\ula|Add0~23 )))) # (GND)
// \ula|Add0~25  = CARRY((\mux_in_2_ALU|saida[12]~447_combout  & ((\regfile|ReadData1[12]~691_combout ) # (!\ula|Add0~23 ))) # (!\mux_in_2_ALU|saida[12]~447_combout  & (\regfile|ReadData1[12]~691_combout  & !\ula|Add0~23 )))

	.dataa(\mux_in_2_ALU|saida[12]~447_combout ),
	.datab(\regfile|ReadData1[12]~691_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~23 ),
	.combout(\ula|Add0~24_combout ),
	.cout(\ula|Add0~25 ));
// synopsys translate_off
defparam \ula|Add0~24 .lut_mask = 16'h698E;
defparam \ula|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
fiftyfivenm_lcell_comb \ula|Add0~26 (
// Equation(s):
// \ula|Add0~26_combout  = (\regfile|ReadData1[13]~690_combout  & ((\mux_in_2_ALU|saida[13]~425_combout  & (\ula|Add0~25  & VCC)) # (!\mux_in_2_ALU|saida[13]~425_combout  & (!\ula|Add0~25 )))) # (!\regfile|ReadData1[13]~690_combout  & 
// ((\mux_in_2_ALU|saida[13]~425_combout  & (!\ula|Add0~25 )) # (!\mux_in_2_ALU|saida[13]~425_combout  & ((\ula|Add0~25 ) # (GND)))))
// \ula|Add0~27  = CARRY((\regfile|ReadData1[13]~690_combout  & (!\mux_in_2_ALU|saida[13]~425_combout  & !\ula|Add0~25 )) # (!\regfile|ReadData1[13]~690_combout  & ((!\ula|Add0~25 ) # (!\mux_in_2_ALU|saida[13]~425_combout ))))

	.dataa(\regfile|ReadData1[13]~690_combout ),
	.datab(\mux_in_2_ALU|saida[13]~425_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~25 ),
	.combout(\ula|Add0~26_combout ),
	.cout(\ula|Add0~27 ));
// synopsys translate_off
defparam \ula|Add0~26 .lut_mask = 16'h9617;
defparam \ula|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
fiftyfivenm_lcell_comb \ula|Add0~28 (
// Equation(s):
// \ula|Add0~28_combout  = ((\mux_in_2_ALU|saida[14]~403_combout  $ (\regfile|ReadData1[14]~689_combout  $ (!\ula|Add0~27 )))) # (GND)
// \ula|Add0~29  = CARRY((\mux_in_2_ALU|saida[14]~403_combout  & ((\regfile|ReadData1[14]~689_combout ) # (!\ula|Add0~27 ))) # (!\mux_in_2_ALU|saida[14]~403_combout  & (\regfile|ReadData1[14]~689_combout  & !\ula|Add0~27 )))

	.dataa(\mux_in_2_ALU|saida[14]~403_combout ),
	.datab(\regfile|ReadData1[14]~689_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~27 ),
	.combout(\ula|Add0~28_combout ),
	.cout(\ula|Add0~29 ));
// synopsys translate_off
defparam \ula|Add0~28 .lut_mask = 16'h698E;
defparam \ula|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
fiftyfivenm_lcell_comb \ula|Add0~30 (
// Equation(s):
// \ula|Add0~30_combout  = (\mux_in_2_ALU|saida[15]~381_combout  & ((\regfile|ReadData1[15]~688_combout  & (\ula|Add0~29  & VCC)) # (!\regfile|ReadData1[15]~688_combout  & (!\ula|Add0~29 )))) # (!\mux_in_2_ALU|saida[15]~381_combout  & 
// ((\regfile|ReadData1[15]~688_combout  & (!\ula|Add0~29 )) # (!\regfile|ReadData1[15]~688_combout  & ((\ula|Add0~29 ) # (GND)))))
// \ula|Add0~31  = CARRY((\mux_in_2_ALU|saida[15]~381_combout  & (!\regfile|ReadData1[15]~688_combout  & !\ula|Add0~29 )) # (!\mux_in_2_ALU|saida[15]~381_combout  & ((!\ula|Add0~29 ) # (!\regfile|ReadData1[15]~688_combout ))))

	.dataa(\mux_in_2_ALU|saida[15]~381_combout ),
	.datab(\regfile|ReadData1[15]~688_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~29 ),
	.combout(\ula|Add0~30_combout ),
	.cout(\ula|Add0~31 ));
// synopsys translate_off
defparam \ula|Add0~30 .lut_mask = 16'h9617;
defparam \ula|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
fiftyfivenm_lcell_comb \ula|Add0~32 (
// Equation(s):
// \ula|Add0~32_combout  = ((\regfile|ReadData1[16]~687_combout  $ (\mux_in_2_ALU|saida[16]~359_combout  $ (!\ula|Add0~31 )))) # (GND)
// \ula|Add0~33  = CARRY((\regfile|ReadData1[16]~687_combout  & ((\mux_in_2_ALU|saida[16]~359_combout ) # (!\ula|Add0~31 ))) # (!\regfile|ReadData1[16]~687_combout  & (\mux_in_2_ALU|saida[16]~359_combout  & !\ula|Add0~31 )))

	.dataa(\regfile|ReadData1[16]~687_combout ),
	.datab(\mux_in_2_ALU|saida[16]~359_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~31 ),
	.combout(\ula|Add0~32_combout ),
	.cout(\ula|Add0~33 ));
// synopsys translate_off
defparam \ula|Add0~32 .lut_mask = 16'h698E;
defparam \ula|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
fiftyfivenm_lcell_comb \ula|Add0~34 (
// Equation(s):
// \ula|Add0~34_combout  = (\regfile|ReadData1[17]~686_combout  & ((\mux_in_2_ALU|saida[17]~337_combout  & (\ula|Add0~33  & VCC)) # (!\mux_in_2_ALU|saida[17]~337_combout  & (!\ula|Add0~33 )))) # (!\regfile|ReadData1[17]~686_combout  & 
// ((\mux_in_2_ALU|saida[17]~337_combout  & (!\ula|Add0~33 )) # (!\mux_in_2_ALU|saida[17]~337_combout  & ((\ula|Add0~33 ) # (GND)))))
// \ula|Add0~35  = CARRY((\regfile|ReadData1[17]~686_combout  & (!\mux_in_2_ALU|saida[17]~337_combout  & !\ula|Add0~33 )) # (!\regfile|ReadData1[17]~686_combout  & ((!\ula|Add0~33 ) # (!\mux_in_2_ALU|saida[17]~337_combout ))))

	.dataa(\regfile|ReadData1[17]~686_combout ),
	.datab(\mux_in_2_ALU|saida[17]~337_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~33 ),
	.combout(\ula|Add0~34_combout ),
	.cout(\ula|Add0~35 ));
// synopsys translate_off
defparam \ula|Add0~34 .lut_mask = 16'h9617;
defparam \ula|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
fiftyfivenm_lcell_comb \ula|Add0~36 (
// Equation(s):
// \ula|Add0~36_combout  = ((\regfile|ReadData1[18]~685_combout  $ (\mux_in_2_ALU|saida[18]~315_combout  $ (!\ula|Add0~35 )))) # (GND)
// \ula|Add0~37  = CARRY((\regfile|ReadData1[18]~685_combout  & ((\mux_in_2_ALU|saida[18]~315_combout ) # (!\ula|Add0~35 ))) # (!\regfile|ReadData1[18]~685_combout  & (\mux_in_2_ALU|saida[18]~315_combout  & !\ula|Add0~35 )))

	.dataa(\regfile|ReadData1[18]~685_combout ),
	.datab(\mux_in_2_ALU|saida[18]~315_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~35 ),
	.combout(\ula|Add0~36_combout ),
	.cout(\ula|Add0~37 ));
// synopsys translate_off
defparam \ula|Add0~36 .lut_mask = 16'h698E;
defparam \ula|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
fiftyfivenm_lcell_comb \ula|Add0~38 (
// Equation(s):
// \ula|Add0~38_combout  = (\mux_in_2_ALU|saida[19]~293_combout  & ((\regfile|ReadData1[19]~684_combout  & (\ula|Add0~37  & VCC)) # (!\regfile|ReadData1[19]~684_combout  & (!\ula|Add0~37 )))) # (!\mux_in_2_ALU|saida[19]~293_combout  & 
// ((\regfile|ReadData1[19]~684_combout  & (!\ula|Add0~37 )) # (!\regfile|ReadData1[19]~684_combout  & ((\ula|Add0~37 ) # (GND)))))
// \ula|Add0~39  = CARRY((\mux_in_2_ALU|saida[19]~293_combout  & (!\regfile|ReadData1[19]~684_combout  & !\ula|Add0~37 )) # (!\mux_in_2_ALU|saida[19]~293_combout  & ((!\ula|Add0~37 ) # (!\regfile|ReadData1[19]~684_combout ))))

	.dataa(\mux_in_2_ALU|saida[19]~293_combout ),
	.datab(\regfile|ReadData1[19]~684_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~37 ),
	.combout(\ula|Add0~38_combout ),
	.cout(\ula|Add0~39 ));
// synopsys translate_off
defparam \ula|Add0~38 .lut_mask = 16'h9617;
defparam \ula|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
fiftyfivenm_lcell_comb \ula|Add0~40 (
// Equation(s):
// \ula|Add0~40_combout  = ((\regfile|ReadData1[20]~683_combout  $ (\mux_in_2_ALU|saida[20]~271_combout  $ (!\ula|Add0~39 )))) # (GND)
// \ula|Add0~41  = CARRY((\regfile|ReadData1[20]~683_combout  & ((\mux_in_2_ALU|saida[20]~271_combout ) # (!\ula|Add0~39 ))) # (!\regfile|ReadData1[20]~683_combout  & (\mux_in_2_ALU|saida[20]~271_combout  & !\ula|Add0~39 )))

	.dataa(\regfile|ReadData1[20]~683_combout ),
	.datab(\mux_in_2_ALU|saida[20]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~39 ),
	.combout(\ula|Add0~40_combout ),
	.cout(\ula|Add0~41 ));
// synopsys translate_off
defparam \ula|Add0~40 .lut_mask = 16'h698E;
defparam \ula|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
fiftyfivenm_lcell_comb \ula|Add0~42 (
// Equation(s):
// \ula|Add0~42_combout  = (\mux_in_2_ALU|saida[21]~249_combout  & ((\regfile|ReadData1[21]~682_combout  & (\ula|Add0~41  & VCC)) # (!\regfile|ReadData1[21]~682_combout  & (!\ula|Add0~41 )))) # (!\mux_in_2_ALU|saida[21]~249_combout  & 
// ((\regfile|ReadData1[21]~682_combout  & (!\ula|Add0~41 )) # (!\regfile|ReadData1[21]~682_combout  & ((\ula|Add0~41 ) # (GND)))))
// \ula|Add0~43  = CARRY((\mux_in_2_ALU|saida[21]~249_combout  & (!\regfile|ReadData1[21]~682_combout  & !\ula|Add0~41 )) # (!\mux_in_2_ALU|saida[21]~249_combout  & ((!\ula|Add0~41 ) # (!\regfile|ReadData1[21]~682_combout ))))

	.dataa(\mux_in_2_ALU|saida[21]~249_combout ),
	.datab(\regfile|ReadData1[21]~682_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~41 ),
	.combout(\ula|Add0~42_combout ),
	.cout(\ula|Add0~43 ));
// synopsys translate_off
defparam \ula|Add0~42 .lut_mask = 16'h9617;
defparam \ula|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
fiftyfivenm_lcell_comb \ula|Add0~44 (
// Equation(s):
// \ula|Add0~44_combout  = ((\regfile|ReadData1[22]~681_combout  $ (\mux_in_2_ALU|saida[22]~227_combout  $ (!\ula|Add0~43 )))) # (GND)
// \ula|Add0~45  = CARRY((\regfile|ReadData1[22]~681_combout  & ((\mux_in_2_ALU|saida[22]~227_combout ) # (!\ula|Add0~43 ))) # (!\regfile|ReadData1[22]~681_combout  & (\mux_in_2_ALU|saida[22]~227_combout  & !\ula|Add0~43 )))

	.dataa(\regfile|ReadData1[22]~681_combout ),
	.datab(\mux_in_2_ALU|saida[22]~227_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~43 ),
	.combout(\ula|Add0~44_combout ),
	.cout(\ula|Add0~45 ));
// synopsys translate_off
defparam \ula|Add0~44 .lut_mask = 16'h698E;
defparam \ula|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
fiftyfivenm_lcell_comb \ula|Add0~46 (
// Equation(s):
// \ula|Add0~46_combout  = (\mux_in_2_ALU|saida[23]~205_combout  & ((\regfile|ReadData1[23]~680_combout  & (\ula|Add0~45  & VCC)) # (!\regfile|ReadData1[23]~680_combout  & (!\ula|Add0~45 )))) # (!\mux_in_2_ALU|saida[23]~205_combout  & 
// ((\regfile|ReadData1[23]~680_combout  & (!\ula|Add0~45 )) # (!\regfile|ReadData1[23]~680_combout  & ((\ula|Add0~45 ) # (GND)))))
// \ula|Add0~47  = CARRY((\mux_in_2_ALU|saida[23]~205_combout  & (!\regfile|ReadData1[23]~680_combout  & !\ula|Add0~45 )) # (!\mux_in_2_ALU|saida[23]~205_combout  & ((!\ula|Add0~45 ) # (!\regfile|ReadData1[23]~680_combout ))))

	.dataa(\mux_in_2_ALU|saida[23]~205_combout ),
	.datab(\regfile|ReadData1[23]~680_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~45 ),
	.combout(\ula|Add0~46_combout ),
	.cout(\ula|Add0~47 ));
// synopsys translate_off
defparam \ula|Add0~46 .lut_mask = 16'h9617;
defparam \ula|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~86 (
// Equation(s):
// \ula|ShiftLeft0~86_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[16]~672_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[18]~651_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[18]~651_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~86 .lut_mask = 16'hFA50;
defparam \ula|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~606 (
// Equation(s):
// \regfile|ReadData1[19]~606_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][19]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][19]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[12][19]~q ),
	.datac(\regfile|regs[13][19]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~606_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~606 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[19]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~607 (
// Equation(s):
// \regfile|ReadData1[19]~607_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[19]~606_combout  & (\regfile|regs[15][19]~q )) # (!\regfile|ReadData1[19]~606_combout  & ((\regfile|regs[14][19]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[19]~606_combout ))))

	.dataa(\regfile|regs[15][19]~q ),
	.datab(\regfile|regs[14][19]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[19]~606_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~607_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~607 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[19]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~599 (
// Equation(s):
// \regfile|ReadData1[19]~599_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][19]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][19]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][19]~q ),
	.datac(\regfile|regs[5][19]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~599_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~599 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[19]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~600 (
// Equation(s):
// \regfile|ReadData1[19]~600_combout  = (\regfile|ReadData1[19]~599_combout  & ((\regfile|regs[7][19]~q ) # ((!\imen|memoria_ROM~13_combout )))) # (!\regfile|ReadData1[19]~599_combout  & (((\regfile|regs[6][19]~q  & \imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|regs[7][19]~q ),
	.datab(\regfile|ReadData1[19]~599_combout ),
	.datac(\regfile|regs[6][19]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~600_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~600 .lut_mask = 16'hB8CC;
defparam \regfile|ReadData1[19]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~603 (
// Equation(s):
// \regfile|ReadData1[19]~603_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][19]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][19]~q )))

	.dataa(gnd),
	.datab(\regfile|regs[3][19]~q ),
	.datac(\regfile|regs[1][19]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~603_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~603 .lut_mask = 16'hCCF0;
defparam \regfile|ReadData1[19]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~604 (
// Equation(s):
// \regfile|ReadData1[19]~604_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[19]~603_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][19]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][19]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[19]~603_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~604_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~604 .lut_mask = 16'hF808;
defparam \regfile|ReadData1[19]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~601 (
// Equation(s):
// \regfile|ReadData1[19]~601_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|regs[10][19]~q )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|regs[8][19]~q )))))

	.dataa(\regfile|regs[10][19]~q ),
	.datab(\regfile|regs[8][19]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~601_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~601 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[19]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~602 (
// Equation(s):
// \regfile|ReadData1[19]~602_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[19]~601_combout  & (\regfile|regs[11][19]~q )) # (!\regfile|ReadData1[19]~601_combout  & ((\regfile|regs[9][19]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[19]~601_combout ))))

	.dataa(\regfile|regs[11][19]~q ),
	.datab(\regfile|regs[9][19]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[19]~601_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~602_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~602 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[19]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~605 (
// Equation(s):
// \regfile|ReadData1[19]~605_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[19]~602_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[19]~604_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[19]~604_combout ),
	.datad(\regfile|ReadData1[19]~602_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~605_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~605 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[19]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~608 (
// Equation(s):
// \regfile|ReadData1[19]~608_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[19]~605_combout  & (\regfile|ReadData1[19]~607_combout )) # (!\regfile|ReadData1[19]~605_combout  & ((\regfile|ReadData1[19]~600_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[19]~605_combout ))))

	.dataa(\regfile|ReadData1[19]~607_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[19]~600_combout ),
	.datad(\regfile|ReadData1[19]~605_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~608_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~608 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[19]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~609 (
// Equation(s):
// \regfile|ReadData1[19]~609_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[19]~598_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[19]~608_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[19]~598_combout ),
	.datad(\regfile|ReadData1[19]~608_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~609_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~609 .lut_mask = 16'hF3C0;
defparam \regfile|ReadData1[19]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~90 (
// Equation(s):
// \ula|ShiftLeft0~90_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[17]~630_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[19]~609_combout )))

	.dataa(\regfile|ReadData1[17]~630_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[19]~609_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~90 .lut_mask = 16'hAAF0;
defparam \ula|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~91 (
// Equation(s):
// \ula|ShiftLeft0~91_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~86_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~90_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~86_combout ),
	.datad(\ula|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~91 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~101 (
// Equation(s):
// \ula|ShiftLeft0~101_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[21]~546_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[23]~525_combout )))

	.dataa(gnd),
	.datab(\regfile|ReadData1[21]~546_combout ),
	.datac(\regfile|ReadData1[23]~525_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~101 .lut_mask = 16'hCCF0;
defparam \ula|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~99 (
// Equation(s):
// \ula|ShiftLeft0~99_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[20]~588_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[22]~567_combout ))

	.dataa(\regfile|ReadData1[22]~567_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[20]~588_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~99 .lut_mask = 16'hFA0A;
defparam \ula|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~102 (
// Equation(s):
// \ula|ShiftLeft0~102_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~99_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~101_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~101_combout ),
	.datad(\ula|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~102 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
fiftyfivenm_lcell_comb \ula|Mux8~9 (
// Equation(s):
// \ula|Mux8~9_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~91_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~102_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~91_combout ),
	.datad(\ula|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~9 .lut_mask = 16'hF5A0;
defparam \ula|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
fiftyfivenm_lcell_comb \ula|Mux14~7 (
// Equation(s):
// \ula|Mux14~7_combout  = ((\mux_in_2_ALU|saida[4]~712_combout ) # (\ula|ShiftLeft0~10_combout )) # (!\ula_ctrl|Mux3~12_combout )

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[4]~712_combout ),
	.datad(\ula|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~7 .lut_mask = 16'hFFF5;
defparam \ula|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[3]~126 (
// Equation(s):
// \regfile|ReadData1[3]~126_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[3]~115_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[3]~125_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[3]~115_combout ),
	.datad(\regfile|ReadData1[3]~125_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[3]~126_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[3]~126 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[3]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~92 (
// Equation(s):
// \regfile|ReadData1[1]~92_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][1]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][1]~q ))))

	.dataa(\regfile|regs[19][1]~q ),
	.datab(\regfile|regs[27][1]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~92 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~93 (
// Equation(s):
// \regfile|ReadData1[1]~93_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[1]~92_combout  & (\regfile|regs[31][1]~q )) # (!\regfile|ReadData1[1]~92_combout  & ((\regfile|regs[23][1]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[1]~92_combout ))))

	.dataa(\regfile|regs[31][1]~q ),
	.datab(\regfile|regs[23][1]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[1]~92_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~93 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~85 (
// Equation(s):
// \regfile|ReadData1[1]~85_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][1]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][1]~q ))))

	.dataa(\regfile|regs[17][1]~q ),
	.datab(\regfile|regs[25][1]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~85_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~85 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[1]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~86 (
// Equation(s):
// \regfile|ReadData1[1]~86_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[1]~85_combout  & ((\regfile|regs[29][1]~q ))) # (!\regfile|ReadData1[1]~85_combout  & (\regfile|regs[21][1]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[1]~85_combout ))))

	.dataa(\regfile|regs[21][1]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[29][1]~q ),
	.datad(\regfile|ReadData1[1]~85_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~86 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~89 (
// Equation(s):
// \regfile|ReadData1[1]~89_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[28][1]~q )) # (!\imen|memoria_ROM~7_combout  & ((\regfile|regs[20][1]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[28][1]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[20][1]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~89 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~90 (
// Equation(s):
// \regfile|ReadData1[1]~90_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[1]~89_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[1]~89_combout  & ((\regfile|regs[24][1]~q ))) # (!\regfile|ReadData1[1]~89_combout  & 
// (\regfile|regs[16][1]~q ))))

	.dataa(\regfile|regs[16][1]~q ),
	.datab(\regfile|regs[24][1]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[1]~89_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~90_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~90 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[1]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~87 (
// Equation(s):
// \regfile|ReadData1[1]~87_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[30][1]~q )) # (!\imen|memoria_ROM~7_combout  & ((\regfile|regs[22][1]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[30][1]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][1]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~87 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~88 (
// Equation(s):
// \regfile|ReadData1[1]~88_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[1]~87_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[1]~87_combout  & ((\regfile|regs[26][1]~q ))) # (!\regfile|ReadData1[1]~87_combout  & 
// (\regfile|regs[18][1]~q ))))

	.dataa(\regfile|regs[18][1]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[26][1]~q ),
	.datad(\regfile|ReadData1[1]~87_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~88 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~91 (
// Equation(s):
// \regfile|ReadData1[1]~91_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[1]~88_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[1]~90_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[1]~90_combout ),
	.datad(\regfile|ReadData1[1]~88_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~91_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~91 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[1]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~94 (
// Equation(s):
// \regfile|ReadData1[1]~94_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[1]~91_combout  & (\regfile|ReadData1[1]~93_combout )) # (!\regfile|ReadData1[1]~91_combout  & ((\regfile|ReadData1[1]~86_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[1]~91_combout ))))

	.dataa(\regfile|ReadData1[1]~93_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[1]~86_combout ),
	.datad(\regfile|ReadData1[1]~91_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~94 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~105 (
// Equation(s):
// \regfile|ReadData1[1]~105_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[1]~94_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[1]~104_combout ))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[1]~104_combout ),
	.datad(\regfile|ReadData1[1]~94_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~105 .lut_mask = 16'hFA50;
defparam \regfile|ReadData1[1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~19 (
// Equation(s):
// \ula|ShiftLeft0~19_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[1]~105_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[3]~126_combout ))

	.dataa(gnd),
	.datab(\regfile|ReadData1[3]~126_combout ),
	.datac(\regfile|ReadData1[1]~105_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~19 .lut_mask = 16'hF0CC;
defparam \ula|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~137 (
// Equation(s):
// \regfile|ReadData1[0]~137_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & (\regfile|regs[11][0]~q )) # (!\imen|memoria_ROM~11_combout  & ((\regfile|regs[10][0]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[11][0]~q ),
	.datac(\regfile|regs[10][0]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~137_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~137 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[0]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~138 (
// Equation(s):
// \regfile|ReadData1[0]~138_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|ReadData1[0]~137_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[0]~137_combout  & ((\regfile|regs[9][0]~q ))) # (!\regfile|ReadData1[0]~137_combout  & 
// (\regfile|regs[8][0]~q ))))

	.dataa(\regfile|regs[8][0]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[9][0]~q ),
	.datad(\regfile|ReadData1[0]~137_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~138_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~138 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[0]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~141 (
// Equation(s):
// \regfile|ReadData1[0]~141_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][0]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][0]~q )))

	.dataa(\regfile|regs[3][0]~q ),
	.datab(gnd),
	.datac(\regfile|regs[1][0]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~141_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~141 .lut_mask = 16'hAAF0;
defparam \regfile|ReadData1[0]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~142 (
// Equation(s):
// \regfile|ReadData1[0]~142_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[0]~141_combout )))) # (!\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout  & ((\regfile|regs[2][0]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|ReadData1[0]~141_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|regs[2][0]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~142_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~142 .lut_mask = 16'hCAC0;
defparam \regfile|ReadData1[0]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~139 (
// Equation(s):
// \regfile|ReadData1[0]~139_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][0]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][0]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][0]~q ),
	.datac(\regfile|regs[5][0]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~139_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~139 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[0]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~140 (
// Equation(s):
// \regfile|ReadData1[0]~140_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[0]~139_combout  & (\regfile|regs[7][0]~q )) # (!\regfile|ReadData1[0]~139_combout  & ((\regfile|regs[6][0]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[0]~139_combout ))))

	.dataa(\regfile|regs[7][0]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][0]~q ),
	.datad(\regfile|ReadData1[0]~139_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~140_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~140 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[0]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~143 (
// Equation(s):
// \regfile|ReadData1[0]~143_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout ) # ((\regfile|ReadData1[0]~140_combout )))) # (!\imen|memoria_ROM~2_combout  & (!\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[0]~142_combout )))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[0]~142_combout ),
	.datad(\regfile|ReadData1[0]~140_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~143_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~143 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[0]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~144 (
// Equation(s):
// \regfile|ReadData1[0]~144_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][0]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][0]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[12][0]~q ),
	.datac(\regfile|regs[13][0]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~144_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~144 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[0]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~145 (
// Equation(s):
// \regfile|ReadData1[0]~145_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[0]~144_combout  & ((\regfile|regs[15][0]~q ))) # (!\regfile|ReadData1[0]~144_combout  & (\regfile|regs[14][0]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[0]~144_combout ))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|ReadData1[0]~144_combout ),
	.datac(\regfile|regs[14][0]~q ),
	.datad(\regfile|regs[15][0]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~145_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~145 .lut_mask = 16'hEC64;
defparam \regfile|ReadData1[0]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~146 (
// Equation(s):
// \regfile|ReadData1[0]~146_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[0]~143_combout  & ((\regfile|ReadData1[0]~145_combout ))) # (!\regfile|ReadData1[0]~143_combout  & (\regfile|ReadData1[0]~138_combout )))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[0]~143_combout ))))

	.dataa(\regfile|ReadData1[0]~138_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[0]~143_combout ),
	.datad(\regfile|ReadData1[0]~145_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~146_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~146 .lut_mask = 16'hF838;
defparam \regfile|ReadData1[0]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~147 (
// Equation(s):
// \regfile|ReadData1[0]~147_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[0]~136_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[0]~146_combout ))

	.dataa(gnd),
	.datab(\regfile|ReadData1[0]~146_combout ),
	.datac(\regfile|ReadData1[0]~136_combout ),
	.datad(\imen|memoria_ROM~18_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~147_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~147 .lut_mask = 16'hF0CC;
defparam \regfile|ReadData1[0]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~18 (
// Equation(s):
// \ula|ShiftLeft0~18_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[0]~147_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[2]~168_combout )))))

	.dataa(\regfile|ReadData1[0]~147_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\regfile|ReadData1[2]~168_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~18 .lut_mask = 16'hB080;
defparam \ula|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~20 (
// Equation(s):
// \ula|ShiftLeft0~20_combout  = (\ula|ShiftLeft0~18_combout ) # ((\ula|ShiftLeft0~19_combout  & !\mux_in_2_ALU|saida[0]~668_combout ))

	.dataa(\ula|ShiftLeft0~19_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~20 .lut_mask = 16'hFF0A;
defparam \ula|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~34 (
// Equation(s):
// \ula|ShiftLeft0~34_combout  = (!\regfile|Equal1~1_combout  & (!\mux_in_2_ALU|saida[2]~644_combout  & !\mux_in_2_ALU|saida[3]~690_combout ))

	.dataa(gnd),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\mux_in_2_ALU|saida[3]~690_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~34 .lut_mask = 16'h0003;
defparam \ula|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~38 (
// Equation(s):
// \ula|ShiftLeft0~38_combout  = (!\regfile|Equal1~1_combout  & (\mux_in_2_ALU|saida[2]~644_combout  & !\mux_in_2_ALU|saida[3]~690_combout ))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\mux_in_2_ALU|saida[3]~690_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~38 .lut_mask = 16'h0050;
defparam \ula|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~291 (
// Equation(s):
// \regfile|ReadData1[5]~291_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & (\regfile|regs[13][5]~q )) # (!\imen|memoria_ROM~11_combout  & 
// ((\regfile|regs[12][5]~q )))))

	.dataa(\regfile|regs[13][5]~q ),
	.datab(\regfile|regs[12][5]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~291_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~291 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[5]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~292 (
// Equation(s):
// \regfile|ReadData1[5]~292_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[5]~291_combout  & (\regfile|regs[15][5]~q )) # (!\regfile|ReadData1[5]~291_combout  & ((\regfile|regs[14][5]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[5]~291_combout ))))

	.dataa(\regfile|regs[15][5]~q ),
	.datab(\regfile|regs[14][5]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[5]~291_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~292_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~292 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[5]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~284 (
// Equation(s):
// \regfile|ReadData1[5]~284_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][5]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][5]~q ))))

	.dataa(\regfile|regs[4][5]~q ),
	.datab(\regfile|regs[5][5]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~284_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~284 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[5]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~285 (
// Equation(s):
// \regfile|ReadData1[5]~285_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[5]~284_combout  & (\regfile|regs[7][5]~q )) # (!\regfile|ReadData1[5]~284_combout  & ((\regfile|regs[6][5]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[5]~284_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[7][5]~q ),
	.datac(\regfile|regs[6][5]~q ),
	.datad(\regfile|ReadData1[5]~284_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~285_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~285 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[5]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~288 (
// Equation(s):
// \regfile|ReadData1[5]~288_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|regs[3][5]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][5]~q )))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[3][5]~q ),
	.datac(\regfile|regs[1][5]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~288_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~288 .lut_mask = 16'hD800;
defparam \regfile|ReadData1[5]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~289 (
// Equation(s):
// \regfile|ReadData1[5]~289_combout  = (\regfile|ReadData1[5]~288_combout ) # ((\imen|memoria_ROM~13_combout  & (\regfile|regs[2][5]~q  & !\imen|memoria_ROM~11_combout )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[2][5]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[5]~288_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~289_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~289 .lut_mask = 16'hFF08;
defparam \regfile|ReadData1[5]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~286 (
// Equation(s):
// \regfile|ReadData1[5]~286_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][5]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][5]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[8][5]~q ),
	.datac(\regfile|regs[10][5]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~286_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~286 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[5]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~287 (
// Equation(s):
// \regfile|ReadData1[5]~287_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[5]~286_combout  & (\regfile|regs[11][5]~q )) # (!\regfile|ReadData1[5]~286_combout  & ((\regfile|regs[9][5]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[5]~286_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[11][5]~q ),
	.datac(\regfile|regs[9][5]~q ),
	.datad(\regfile|ReadData1[5]~286_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~287_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~287 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[5]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~290 (
// Equation(s):
// \regfile|ReadData1[5]~290_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[5]~287_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[5]~289_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[5]~289_combout ),
	.datad(\regfile|ReadData1[5]~287_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~290_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~290 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[5]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~293 (
// Equation(s):
// \regfile|ReadData1[5]~293_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[5]~290_combout  & (\regfile|ReadData1[5]~292_combout )) # (!\regfile|ReadData1[5]~290_combout  & ((\regfile|ReadData1[5]~285_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[5]~290_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|ReadData1[5]~292_combout ),
	.datac(\regfile|ReadData1[5]~285_combout ),
	.datad(\regfile|ReadData1[5]~290_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~293_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~293 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[5]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~294 (
// Equation(s):
// \regfile|ReadData1[5]~294_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[5]~283_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[5]~293_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[5]~283_combout ),
	.datad(\regfile|ReadData1[5]~293_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~294_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~294 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[5]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~36 (
// Equation(s):
// \ula|ShiftLeft0~36_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[5]~294_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[7]~273_combout )))

	.dataa(gnd),
	.datab(\regfile|ReadData1[5]~294_combout ),
	.datac(\regfile|ReadData1[7]~273_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~36 .lut_mask = 16'hCCF0;
defparam \ula|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[4]~336 (
// Equation(s):
// \regfile|ReadData1[4]~336_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[4]~325_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[4]~335_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[4]~325_combout ),
	.datad(\regfile|ReadData1[4]~335_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[4]~336_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[4]~336 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[4]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~32 (
// Equation(s):
// \ula|ShiftLeft0~32_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[4]~336_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[6]~315_combout ))

	.dataa(gnd),
	.datab(\regfile|ReadData1[6]~315_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[4]~336_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~32 .lut_mask = 16'hFC0C;
defparam \ula|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~37 (
// Equation(s):
// \ula|ShiftLeft0~37_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~32_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~36_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~36_combout ),
	.datad(\ula|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~37 .lut_mask = 16'hFA50;
defparam \ula|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~39 (
// Equation(s):
// \ula|ShiftLeft0~39_combout  = (\ula|ShiftLeft0~20_combout  & ((\ula|ShiftLeft0~38_combout ) # ((\ula|ShiftLeft0~34_combout  & \ula|ShiftLeft0~37_combout )))) # (!\ula|ShiftLeft0~20_combout  & (\ula|ShiftLeft0~34_combout  & ((\ula|ShiftLeft0~37_combout 
// ))))

	.dataa(\ula|ShiftLeft0~20_combout ),
	.datab(\ula|ShiftLeft0~34_combout ),
	.datac(\ula|ShiftLeft0~38_combout ),
	.datad(\ula|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~39 .lut_mask = 16'hECA0;
defparam \ula|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
fiftyfivenm_lcell_comb \ula|Mux14~8 (
// Equation(s):
// \ula|Mux14~8_combout  = ((\mux_in_2_ALU|saida[4]~712_combout  & !\ula|ShiftLeft0~10_combout )) # (!\ula_ctrl|Mux3~12_combout )

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[4]~712_combout ),
	.datad(\ula|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~8 .lut_mask = 16'h55F5;
defparam \ula|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
fiftyfivenm_lcell_comb \ula|Mux14~9 (
// Equation(s):
// \ula|Mux14~9_combout  = (\ula_ctrl|Mux3~12_combout  & ((\mux_in_2_ALU|saida[3]~690_combout ) # ((\mux_in_2_ALU|saida[4]~712_combout ) # (\ula|ShiftLeft0~10_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\mux_in_2_ALU|saida[4]~712_combout ),
	.datad(\ula|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~9 .lut_mask = 16'hCCC8;
defparam \ula|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
fiftyfivenm_lcell_comb \ula|Mux8~10 (
// Equation(s):
// \ula|Mux8~10_combout  = (\ula|Mux14~8_combout  & (\ula|ShiftLeft0~39_combout  & \ula|Mux14~9_combout )) # (!\ula|Mux14~8_combout  & ((!\ula|Mux14~9_combout )))

	.dataa(\ula|ShiftLeft0~39_combout ),
	.datab(gnd),
	.datac(\ula|Mux14~8_combout ),
	.datad(\ula|Mux14~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~10 .lut_mask = 16'hA00F;
defparam \ula|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~52 (
// Equation(s):
// \ula|ShiftLeft0~52_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[9]~378_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[11]~357_combout )))

	.dataa(\regfile|ReadData1[9]~378_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[11]~357_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~52 .lut_mask = 16'hAAF0;
defparam \ula|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~48 (
// Equation(s):
// \ula|ShiftLeft0~48_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[8]~420_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[10]~399_combout )))

	.dataa(\regfile|ReadData1[8]~420_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[10]~399_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~48 .lut_mask = 16'hAFA0;
defparam \ula|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~53 (
// Equation(s):
// \ula|ShiftLeft0~53_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~48_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~52_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~52_combout ),
	.datad(\ula|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~53 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~72 (
// Equation(s):
// \ula|ShiftLeft0~72_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[13]~210_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[15]~189_combout )))

	.dataa(\regfile|ReadData1[13]~210_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[15]~189_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~72 .lut_mask = 16'hAAF0;
defparam \ula|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~67 (
// Equation(s):
// \ula|ShiftLeft0~67_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[12]~252_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[14]~231_combout )))

	.dataa(\regfile|ReadData1[12]~252_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[14]~231_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~67 .lut_mask = 16'hAAF0;
defparam \ula|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~73 (
// Equation(s):
// \ula|ShiftLeft0~73_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~67_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~72_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~72_combout ),
	.datad(\ula|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~73 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
fiftyfivenm_lcell_comb \ula|Mux8~8 (
// Equation(s):
// \ula|Mux8~8_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~53_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~73_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~53_combout ),
	.datad(\ula|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~8 .lut_mask = 16'hF5A0;
defparam \ula|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
fiftyfivenm_lcell_comb \ula|Mux8~11 (
// Equation(s):
// \ula|Mux8~11_combout  = (\ula|Mux14~7_combout  & (((\ula|Mux8~10_combout )))) # (!\ula|Mux14~7_combout  & ((\ula|Mux8~10_combout  & (\ula|Mux8~9_combout )) # (!\ula|Mux8~10_combout  & ((\ula|Mux8~8_combout )))))

	.dataa(\ula|Mux8~9_combout ),
	.datab(\ula|Mux14~7_combout ),
	.datac(\ula|Mux8~10_combout ),
	.datad(\ula|Mux8~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~11 .lut_mask = 16'hE3E0;
defparam \ula|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
fiftyfivenm_lcell_comb \ula|Mux8~12 (
// Equation(s):
// \ula|Mux8~12_combout  = (\ula|Mux14~9_combout  & ((!\ula|Mux14~8_combout ) # (!\ula|ShiftLeft0~39_combout )))

	.dataa(\ula|ShiftLeft0~39_combout ),
	.datab(gnd),
	.datac(\ula|Mux14~9_combout ),
	.datad(\ula|Mux14~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~12 .lut_mask = 16'h50F0;
defparam \ula|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux8~13 (
// Equation(s):
// \ula|Mux8~13_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & (((\ula|ShiftLeft0~53_combout ) # (!\ula|Mux8~12_combout )))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~73_combout  & ((\ula|Mux8~12_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftLeft0~73_combout ),
	.datac(\ula|ShiftLeft0~53_combout ),
	.datad(\ula|Mux8~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~13 .lut_mask = 16'hE4AA;
defparam \ula|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
fiftyfivenm_lcell_comb \ula|Mux8~14 (
// Equation(s):
// \ula|Mux8~14_combout  = (\ula|Mux14~7_combout ) # ((\ula|ShiftLeft0~102_combout  & !\ula|Mux8~13_combout ))

	.dataa(\ula|ShiftLeft0~102_combout ),
	.datab(gnd),
	.datac(\ula|Mux14~7_combout ),
	.datad(\ula|Mux8~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~14 .lut_mask = 16'hF0FA;
defparam \ula|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
fiftyfivenm_lcell_comb \ula|Mux8~15 (
// Equation(s):
// \ula|Mux8~15_combout  = (\ula|Mux8~14_combout  & (((!\ula|Mux8~12_combout )))) # (!\ula|Mux8~14_combout  & (\ula|Mux8~13_combout  & ((\ula|Mux8~12_combout ) # (\ula|ShiftLeft0~91_combout ))))

	.dataa(\ula|Mux8~13_combout ),
	.datab(\ula|Mux8~12_combout ),
	.datac(\ula|ShiftLeft0~91_combout ),
	.datad(\ula|Mux8~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~15 .lut_mask = 16'h33A8;
defparam \ula|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
fiftyfivenm_lcell_comb \ula|Mux8~16 (
// Equation(s):
// \ula|Mux8~16_combout  = (\ula|Mux8~23_combout  & ((\ula|Add0~46_combout  & ((\ula|Mux8~15_combout ))) # (!\ula|Add0~46_combout  & (\ula|Mux8~11_combout ))))

	.dataa(\ula|Mux8~23_combout ),
	.datab(\ula|Add0~46_combout ),
	.datac(\ula|Mux8~11_combout ),
	.datad(\ula|Mux8~15_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~16 .lut_mask = 16'hA820;
defparam \ula|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
fiftyfivenm_lcell_comb \ula|Mux8~17 (
// Equation(s):
// \ula|Mux8~17_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & (\ula|result~46_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux8~16_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|result~46_combout ),
	.datad(\ula|Mux8~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~17 .lut_mask = 16'hD591;
defparam \ula|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
fiftyfivenm_lcell_comb \ula|Mux8~18 (
// Equation(s):
// \ula|Mux8~18_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux8~17_combout  & (\ula|ShiftLeft1~42_combout )) # (!\ula|Mux8~17_combout  & ((\ula|ShiftLeft1~40_combout ))))) # (!\cabo_and_out~9_combout  & (((\ula|Mux8~17_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~42_combout ),
	.datac(\ula|ShiftLeft1~40_combout ),
	.datad(\ula|Mux8~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~18 .lut_mask = 16'hDDA0;
defparam \ula|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
fiftyfivenm_lcell_comb \ula|Mux8~24 (
// Equation(s):
// \ula|Mux8~24_combout  = (\ula|Mux8~18_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux8~18_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~24 .lut_mask = 16'hFE00;
defparam \ula|Mux8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
fiftyfivenm_lcell_comb \ula|Mux8~19 (
// Equation(s):
// \ula|Mux8~19_combout  = (\ula|Mux14~15_combout  & (\ula|Mux8~7_combout  & (!\ula|Mux14~14_combout ))) # (!\ula|Mux14~15_combout  & (((\ula|Mux14~14_combout ) # (\ula|Mux8~24_combout ))))

	.dataa(\ula|Mux14~15_combout ),
	.datab(\ula|Mux8~7_combout ),
	.datac(\ula|Mux14~14_combout ),
	.datad(\ula|Mux8~24_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~19 .lut_mask = 16'h5D58;
defparam \ula|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
fiftyfivenm_lcell_comb \ula|Mux8~20 (
// Equation(s):
// \ula|Mux8~20_combout  = (\ula|Mux14~17_combout  & (((\ula|Mux8~19_combout )))) # (!\ula|Mux14~17_combout  & ((\regfile|ReadData1[23]~680_combout  & ((\mux_in_2_ALU|saida[23]~205_combout ) # (!\ula|Mux8~19_combout ))) # (!\regfile|ReadData1[23]~680_combout 
//  & (\mux_in_2_ALU|saida[23]~205_combout  & !\ula|Mux8~19_combout ))))

	.dataa(\regfile|ReadData1[23]~680_combout ),
	.datab(\mux_in_2_ALU|saida[23]~205_combout ),
	.datac(\ula|Mux14~17_combout ),
	.datad(\ula|Mux8~19_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~20 .lut_mask = 16'hF80E;
defparam \ula|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
fiftyfivenm_lcell_comb \ula|Mux8~21 (
// Equation(s):
// \ula|Mux8~21_combout  = (\ula|Mux25~20_combout  & (\ula|Mux19~4_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux19~4_combout  & (\ula|Add1~46_combout )) # (!\ula|Mux19~4_combout  & ((\ula|Mux8~20_combout )))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Add1~46_combout ),
	.datad(\ula|Mux8~20_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~21 .lut_mask = 16'hD9C8;
defparam \ula|Mux8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
fiftyfivenm_lcell_comb \ula|Mux8~22 (
// Equation(s):
// \ula|Mux8~22_combout  = (\ula|Mux25~20_combout  & ((\ula|Mux8~21_combout  & ((\ula|ShiftRight3~38_combout ))) # (!\ula|Mux8~21_combout  & (\ula|ShiftRight3~36_combout )))) # (!\ula|Mux25~20_combout  & (((\ula|Mux8~21_combout ))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|ShiftRight3~36_combout ),
	.datac(\ula|ShiftRight3~38_combout ),
	.datad(\ula|Mux8~21_combout ),
	.cin(gnd),
	.combout(\ula|Mux8~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~22 .lut_mask = 16'hF588;
defparam \ula|Mux8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[23]~74 (
// Equation(s):
// \mux_valor_write_data|saida[23]~74_combout  = (\ula|Mux8~22_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux8~22_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[23]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[23]~74 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[23]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \regfile|regs[6][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[23]~74_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][23] .is_wysiwyg = "true";
defparam \regfile|regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~195 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~195_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][23]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][23]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][23]~q ),
	.datac(\regfile|regs[4][23]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~195 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~196 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~196_combout  = (\mux_in_2_ALU|saida[23]~195_combout  & (((\regfile|regs[7][23]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[23]~195_combout  & (\regfile|regs[6][23]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[6][23]~q ),
	.datab(\mux_in_2_ALU|saida[23]~195_combout ),
	.datac(\regfile|regs[7][23]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~196 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~202 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~202_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][23]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[12][23]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[13][23]~q ),
	.datac(\regfile|regs[12][23]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~202_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~202 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[23]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~203 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~203_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[23]~202_combout  & (\regfile|regs[15][23]~q )) # (!\mux_in_2_ALU|saida[23]~202_combout  & ((\regfile|regs[14][23]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[23]~202_combout ))))

	.dataa(\regfile|regs[15][23]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[14][23]~q ),
	.datad(\mux_in_2_ALU|saida[23]~202_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~203 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~199 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~199_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][23]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][23]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[3][23]~q ),
	.datac(\regfile|regs[1][23]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~199 .lut_mask = 16'hD800;
defparam \mux_in_2_ALU|saida[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~200 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~200_combout  = (\mux_in_2_ALU|saida[23]~199_combout ) # ((\imen|memoria_ROM~39_combout  & (\regfile|regs[2][23]~q  & !\imen|memoria_ROM~35_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\mux_in_2_ALU|saida[23]~199_combout ),
	.datac(\regfile|regs[2][23]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~200 .lut_mask = 16'hCCEC;
defparam \mux_in_2_ALU|saida[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~197 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~197_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][23]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][23]~q )))))

	.dataa(\regfile|regs[10][23]~q ),
	.datab(\regfile|regs[8][23]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~197 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~198 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~198_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[23]~197_combout  & ((\regfile|regs[11][23]~q ))) # (!\mux_in_2_ALU|saida[23]~197_combout  & (\regfile|regs[9][23]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[23]~197_combout ))))

	.dataa(\regfile|regs[9][23]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][23]~q ),
	.datad(\mux_in_2_ALU|saida[23]~197_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~198_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~198 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[23]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~201 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~201_combout  = (\imen|memoria_ROM~23_combout  & (\imen|memoria_ROM~29_combout )) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[23]~198_combout ))) # (!\imen|memoria_ROM~29_combout  & 
// (\mux_in_2_ALU|saida[23]~200_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[23]~200_combout ),
	.datad(\mux_in_2_ALU|saida[23]~198_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~201_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~201 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[23]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~204 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~204_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[23]~201_combout  & ((\mux_in_2_ALU|saida[23]~203_combout ))) # (!\mux_in_2_ALU|saida[23]~201_combout  & (\mux_in_2_ALU|saida[23]~196_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[23]~201_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\mux_in_2_ALU|saida[23]~196_combout ),
	.datac(\mux_in_2_ALU|saida[23]~203_combout ),
	.datad(\mux_in_2_ALU|saida[23]~201_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~204_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~204 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[23]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~191 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~191_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][23]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][23]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[27][23]~q ),
	.datac(\regfile|regs[19][23]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~191_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~191 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[23]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~192 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~192_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[23]~191_combout  & ((\regfile|regs[31][23]~q ))) # (!\mux_in_2_ALU|saida[23]~191_combout  & (\regfile|regs[23][23]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[23]~191_combout ))))

	.dataa(\regfile|regs[23][23]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[31][23]~q ),
	.datad(\mux_in_2_ALU|saida[23]~191_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~192 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~188 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~188_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[20][23]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[16][23]~q )))))

	.dataa(\regfile|regs[20][23]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[16][23]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~188 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~189 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~189_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[23]~188_combout  & ((\regfile|regs[28][23]~q ))) # (!\mux_in_2_ALU|saida[23]~188_combout  & (\regfile|regs[24][23]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[23]~188_combout ))))

	.dataa(\regfile|regs[24][23]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[28][23]~q ),
	.datad(\mux_in_2_ALU|saida[23]~188_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~189_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~189 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[23]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~186 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~186_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[22][23]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[18][23]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[22][23]~q ),
	.datab(\regfile|regs[18][23]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~186 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~187 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~187_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[23]~186_combout  & ((\regfile|regs[30][23]~q ))) # (!\mux_in_2_ALU|saida[23]~186_combout  & (\regfile|regs[26][23]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[23]~186_combout ))))

	.dataa(\regfile|regs[26][23]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][23]~q ),
	.datad(\mux_in_2_ALU|saida[23]~186_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~187 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~190 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~190_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[23]~187_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// (\mux_in_2_ALU|saida[23]~189_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[23]~189_combout ),
	.datad(\mux_in_2_ALU|saida[23]~187_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~190 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~184 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~184_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[25][23]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[17][23]~q )))))

	.dataa(\regfile|regs[25][23]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[17][23]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~184 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~185 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~185_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[23]~184_combout  & ((\regfile|regs[29][23]~q ))) # (!\mux_in_2_ALU|saida[23]~184_combout  & (\regfile|regs[21][23]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[23]~184_combout ))))

	.dataa(\regfile|regs[21][23]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[29][23]~q ),
	.datad(\mux_in_2_ALU|saida[23]~184_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~185 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~193 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~193_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[23]~190_combout  & (\mux_in_2_ALU|saida[23]~192_combout )) # (!\mux_in_2_ALU|saida[23]~190_combout  & ((\mux_in_2_ALU|saida[23]~185_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[23]~190_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[23]~192_combout ),
	.datac(\mux_in_2_ALU|saida[23]~190_combout ),
	.datad(\mux_in_2_ALU|saida[23]~185_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~193 .lut_mask = 16'hDAD0;
defparam \mux_in_2_ALU|saida[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~194 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~194_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[23]~193_combout )

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[23]~193_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~194 .lut_mask = 16'hAA00;
defparam \mux_in_2_ALU|saida[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[23]~205 (
// Equation(s):
// \mux_in_2_ALU|saida[23]~205_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[23]~194_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[23]~204_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[23]~204_combout ),
	.datad(\mux_in_2_ALU|saida[23]~194_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[23]~205_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[23]~205 .lut_mask = 16'hFFEC;
defparam \mux_in_2_ALU|saida[23]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
fiftyfivenm_lcell_comb \ula|Add0~48 (
// Equation(s):
// \ula|Add0~48_combout  = ((\regfile|ReadData1[24]~679_combout  $ (\mux_in_2_ALU|saida[24]~183_combout  $ (!\ula|Add0~47 )))) # (GND)
// \ula|Add0~49  = CARRY((\regfile|ReadData1[24]~679_combout  & ((\mux_in_2_ALU|saida[24]~183_combout ) # (!\ula|Add0~47 ))) # (!\regfile|ReadData1[24]~679_combout  & (\mux_in_2_ALU|saida[24]~183_combout  & !\ula|Add0~47 )))

	.dataa(\regfile|ReadData1[24]~679_combout ),
	.datab(\mux_in_2_ALU|saida[24]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~47 ),
	.combout(\ula|Add0~48_combout ),
	.cout(\ula|Add0~49 ));
// synopsys translate_off
defparam \ula|Add0~48 .lut_mask = 16'h698E;
defparam \ula|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
fiftyfivenm_lcell_comb \ula|Add0~50 (
// Equation(s):
// \ula|Add0~50_combout  = (\regfile|ReadData1[25]~678_combout  & ((\mux_in_2_ALU|saida[25]~161_combout  & (\ula|Add0~49  & VCC)) # (!\mux_in_2_ALU|saida[25]~161_combout  & (!\ula|Add0~49 )))) # (!\regfile|ReadData1[25]~678_combout  & 
// ((\mux_in_2_ALU|saida[25]~161_combout  & (!\ula|Add0~49 )) # (!\mux_in_2_ALU|saida[25]~161_combout  & ((\ula|Add0~49 ) # (GND)))))
// \ula|Add0~51  = CARRY((\regfile|ReadData1[25]~678_combout  & (!\mux_in_2_ALU|saida[25]~161_combout  & !\ula|Add0~49 )) # (!\regfile|ReadData1[25]~678_combout  & ((!\ula|Add0~49 ) # (!\mux_in_2_ALU|saida[25]~161_combout ))))

	.dataa(\regfile|ReadData1[25]~678_combout ),
	.datab(\mux_in_2_ALU|saida[25]~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~49 ),
	.combout(\ula|Add0~50_combout ),
	.cout(\ula|Add0~51 ));
// synopsys translate_off
defparam \ula|Add0~50 .lut_mask = 16'h9617;
defparam \ula|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
fiftyfivenm_lcell_comb \ula|Add0~52 (
// Equation(s):
// \ula|Add0~52_combout  = ((\mux_in_2_ALU|saida[26]~139_combout  $ (\regfile|ReadData1[26]~677_combout  $ (!\ula|Add0~51 )))) # (GND)
// \ula|Add0~53  = CARRY((\mux_in_2_ALU|saida[26]~139_combout  & ((\regfile|ReadData1[26]~677_combout ) # (!\ula|Add0~51 ))) # (!\mux_in_2_ALU|saida[26]~139_combout  & (\regfile|ReadData1[26]~677_combout  & !\ula|Add0~51 )))

	.dataa(\mux_in_2_ALU|saida[26]~139_combout ),
	.datab(\regfile|ReadData1[26]~677_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~51 ),
	.combout(\ula|Add0~52_combout ),
	.cout(\ula|Add0~53 ));
// synopsys translate_off
defparam \ula|Add0~52 .lut_mask = 16'h698E;
defparam \ula|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
fiftyfivenm_lcell_comb \ula|Add0~54 (
// Equation(s):
// \ula|Add0~54_combout  = (\regfile|ReadData1[27]~676_combout  & ((\mux_in_2_ALU|saida[27]~117_combout  & (\ula|Add0~53  & VCC)) # (!\mux_in_2_ALU|saida[27]~117_combout  & (!\ula|Add0~53 )))) # (!\regfile|ReadData1[27]~676_combout  & 
// ((\mux_in_2_ALU|saida[27]~117_combout  & (!\ula|Add0~53 )) # (!\mux_in_2_ALU|saida[27]~117_combout  & ((\ula|Add0~53 ) # (GND)))))
// \ula|Add0~55  = CARRY((\regfile|ReadData1[27]~676_combout  & (!\mux_in_2_ALU|saida[27]~117_combout  & !\ula|Add0~53 )) # (!\regfile|ReadData1[27]~676_combout  & ((!\ula|Add0~53 ) # (!\mux_in_2_ALU|saida[27]~117_combout ))))

	.dataa(\regfile|ReadData1[27]~676_combout ),
	.datab(\mux_in_2_ALU|saida[27]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~53 ),
	.combout(\ula|Add0~54_combout ),
	.cout(\ula|Add0~55 ));
// synopsys translate_off
defparam \ula|Add0~54 .lut_mask = 16'h9617;
defparam \ula|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
fiftyfivenm_lcell_comb \ula|Add0~56 (
// Equation(s):
// \ula|Add0~56_combout  = ((\mux_in_2_ALU|saida[28]~95_combout  $ (\regfile|ReadData1[28]~675_combout  $ (!\ula|Add0~55 )))) # (GND)
// \ula|Add0~57  = CARRY((\mux_in_2_ALU|saida[28]~95_combout  & ((\regfile|ReadData1[28]~675_combout ) # (!\ula|Add0~55 ))) # (!\mux_in_2_ALU|saida[28]~95_combout  & (\regfile|ReadData1[28]~675_combout  & !\ula|Add0~55 )))

	.dataa(\mux_in_2_ALU|saida[28]~95_combout ),
	.datab(\regfile|ReadData1[28]~675_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~55 ),
	.combout(\ula|Add0~56_combout ),
	.cout(\ula|Add0~57 ));
// synopsys translate_off
defparam \ula|Add0~56 .lut_mask = 16'h698E;
defparam \ula|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
fiftyfivenm_lcell_comb \ula|Add0~58 (
// Equation(s):
// \ula|Add0~58_combout  = (\mux_in_2_ALU|saida[29]~73_combout  & ((\regfile|ReadData1[29]~674_combout  & (\ula|Add0~57  & VCC)) # (!\regfile|ReadData1[29]~674_combout  & (!\ula|Add0~57 )))) # (!\mux_in_2_ALU|saida[29]~73_combout  & 
// ((\regfile|ReadData1[29]~674_combout  & (!\ula|Add0~57 )) # (!\regfile|ReadData1[29]~674_combout  & ((\ula|Add0~57 ) # (GND)))))
// \ula|Add0~59  = CARRY((\mux_in_2_ALU|saida[29]~73_combout  & (!\regfile|ReadData1[29]~674_combout  & !\ula|Add0~57 )) # (!\mux_in_2_ALU|saida[29]~73_combout  & ((!\ula|Add0~57 ) # (!\regfile|ReadData1[29]~674_combout ))))

	.dataa(\mux_in_2_ALU|saida[29]~73_combout ),
	.datab(\regfile|ReadData1[29]~674_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~57 ),
	.combout(\ula|Add0~58_combout ),
	.cout(\ula|Add0~59 ));
// synopsys translate_off
defparam \ula|Add0~58 .lut_mask = 16'h9617;
defparam \ula|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
fiftyfivenm_lcell_comb \ula|Add0~60 (
// Equation(s):
// \ula|Add0~60_combout  = ((\regfile|ReadData1[30]~673_combout  $ (\mux_in_2_ALU|saida[30]~51_combout  $ (!\ula|Add0~59 )))) # (GND)
// \ula|Add0~61  = CARRY((\regfile|ReadData1[30]~673_combout  & ((\mux_in_2_ALU|saida[30]~51_combout ) # (!\ula|Add0~59 ))) # (!\regfile|ReadData1[30]~673_combout  & (\mux_in_2_ALU|saida[30]~51_combout  & !\ula|Add0~59 )))

	.dataa(\regfile|ReadData1[30]~673_combout ),
	.datab(\mux_in_2_ALU|saida[30]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add0~59 ),
	.combout(\ula|Add0~60_combout ),
	.cout(\ula|Add0~61 ));
// synopsys translate_off
defparam \ula|Add0~60 .lut_mask = 16'h698E;
defparam \ula|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
fiftyfivenm_lcell_comb \ula|result~59 (
// Equation(s):
// \ula|result~59_combout  = \regfile|ReadData1[30]~673_combout  $ (\mux_in_2_ALU|saida[30]~51_combout )

	.dataa(\regfile|ReadData1[30]~673_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[30]~51_combout ),
	.cin(gnd),
	.combout(\ula|result~59_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~59 .lut_mask = 16'h55AA;
defparam \ula|result~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft1~8 (
// Equation(s):
// \ula|ShiftLeft1~8_combout  = (\pc|PC [6] & !\ula|ShiftLeft1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC [6]),
	.datad(\ula|ShiftLeft1~5_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~8 .lut_mask = 16'h00F0;
defparam \ula|ShiftLeft1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftRight2~24 (
// Equation(s):
// \ula|ShiftRight2~24_combout  = (!\ula|ShiftLeft1~8_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[30]~673_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|ShiftLeft1~8_combout ),
	.datad(\regfile|ReadData1[30]~673_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~24 .lut_mask = 16'h0D08;
defparam \ula|ShiftRight2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
fiftyfivenm_lcell_comb \ula|Mux1~7 (
// Equation(s):
// \ula|Mux1~7_combout  = (\ula_ctrl|Mux0~9_combout  & (((\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & (\ula|result~59_combout )) # (!\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight2~24_combout )))))

	.dataa(\ula|result~59_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula|ShiftRight2~24_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~7 .lut_mask = 16'hE3E0;
defparam \ula|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~108 (
// Equation(s):
// \ula|ShiftRight0~108_combout  = (!\regfile|Equal1~1_combout  & (!\mux_in_2_ALU|saida[4]~701_combout  & ((!\mux_in_2_ALU|saida[4]~711_combout ) # (!\mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[4]~711_combout ),
	.datad(\mux_in_2_ALU|saida[4]~701_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~108 .lut_mask = 16'h0013;
defparam \ula|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~82 (
// Equation(s):
// \ula|ShiftLeft0~82_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[15]~189_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[17]~630_combout ))

	.dataa(\regfile|ReadData1[17]~630_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[15]~189_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~82 .lut_mask = 16'hF0AA;
defparam \ula|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~87 (
// Equation(s):
// \ula|ShiftLeft0~87_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~82_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~86_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~86_combout ),
	.datad(\ula|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~87 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~108 (
// Equation(s):
// \ula|ShiftLeft0~108_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[23]~525_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[25]~462_combout )))

	.dataa(gnd),
	.datab(\regfile|ReadData1[23]~525_combout ),
	.datac(\regfile|ReadData1[25]~462_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~108 .lut_mask = 16'hCCF0;
defparam \ula|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~111 (
// Equation(s):
// \ula|ShiftLeft0~111_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[24]~504_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[26]~483_combout ))

	.dataa(\regfile|ReadData1[26]~483_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[24]~504_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~111 .lut_mask = 16'hF0AA;
defparam \ula|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~131 (
// Equation(s):
// \ula|ShiftLeft0~131_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~108_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~111_combout )))

	.dataa(\ula|ShiftLeft0~108_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~131 .lut_mask = 16'hAFA0;
defparam \ula|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~132 (
// Equation(s):
// \ula|ShiftLeft0~132_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftLeft0~87_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~131_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~87_combout ),
	.datad(\ula|ShiftLeft0~131_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~132 .lut_mask = 16'hA280;
defparam \ula|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~134 (
// Equation(s):
// \ula|ShiftLeft0~134_combout  = (!\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[28]~84_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[30]~42_combout )))))

	.dataa(\regfile|ReadData1[28]~84_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[30]~42_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~134 .lut_mask = 16'h2320;
defparam \ula|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~133 (
// Equation(s):
// \ula|ShiftLeft0~133_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[27]~441_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[29]~63_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\regfile|ReadData1[29]~63_combout ),
	.datad(\regfile|ReadData1[27]~441_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~133 .lut_mask = 16'hA820;
defparam \ula|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~97 (
// Equation(s):
// \ula|ShiftLeft0~97_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[19]~609_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[21]~546_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[21]~546_combout ),
	.datad(\regfile|ReadData1[19]~609_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~97 .lut_mask = 16'hFA50;
defparam \ula|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~100 (
// Equation(s):
// \ula|ShiftLeft0~100_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~97_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~99_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~99_combout ),
	.datad(\ula|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~100 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~135 (
// Equation(s):
// \ula|ShiftLeft0~135_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftLeft0~100_combout )))) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~134_combout ) # ((\ula|ShiftLeft0~133_combout ))))

	.dataa(\ula|ShiftLeft0~134_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~133_combout ),
	.datad(\ula|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~135 .lut_mask = 16'hFE32;
defparam \ula|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~136 (
// Equation(s):
// \ula|ShiftLeft0~136_combout  = (\ula|ShiftRight0~108_combout  & ((\ula|ShiftLeft0~132_combout ) # ((!\mux_in_2_ALU|saida[2]~644_combout  & \ula|ShiftLeft0~135_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftRight0~108_combout ),
	.datac(\ula|ShiftLeft0~132_combout ),
	.datad(\ula|ShiftLeft0~135_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~136 .lut_mask = 16'hC4C0;
defparam \ula|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~62 (
// Equation(s):
// \ula|ShiftLeft0~62_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[11]~357_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[13]~210_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\regfile|ReadData1[11]~357_combout ),
	.datad(\regfile|ReadData1[13]~210_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~62 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~68 (
// Equation(s):
// \ula|ShiftLeft0~68_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~62_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~67_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~62_combout ),
	.datad(\ula|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~68 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~44 (
// Equation(s):
// \ula|ShiftLeft0~44_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[7]~273_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[9]~378_combout ))

	.dataa(\regfile|ReadData1[9]~378_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[7]~273_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~44 .lut_mask = 16'hFA0A;
defparam \ula|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~49 (
// Equation(s):
// \ula|ShiftLeft0~49_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~44_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~48_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~44_combout ),
	.datad(\ula|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~49 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~69 (
// Equation(s):
// \ula|ShiftLeft0~69_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~49_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~68_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftLeft0~68_combout ),
	.datad(\ula|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~69 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~14 (
// Equation(s):
// \ula|ShiftLeft0~14_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\regfile|ReadData1[1]~105_combout ) # ((\mux_in_2_ALU|saida[1]~666_combout )))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (((\regfile|ReadData1[2]~168_combout  & 
// !\mux_in_2_ALU|saida[1]~666_combout ))))

	.dataa(\regfile|ReadData1[1]~105_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\regfile|ReadData1[2]~168_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~14 .lut_mask = 16'hCCB8;
defparam \ula|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~15 (
// Equation(s):
// \ula|ShiftLeft0~15_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[0]~147_combout  & !\ula|ShiftLeft0~14_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\ula|ShiftLeft0~14_combout )))))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[0]~147_combout ),
	.datad(\ula|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~15 .lut_mask = 16'h1120;
defparam \ula|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~53 (
// Equation(s):
// \ula|ShiftRight0~53_combout  = (!\regfile|Equal1~1_combout  & (!\mux_in_2_ALU|saida[2]~633_combout  & ((!\mux_in_2_ALU|saida[31]~16_combout ) # (!\mux_in_2_ALU|saida[2]~643_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~643_combout ),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[2]~633_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~53 .lut_mask = 16'h0015;
defparam \ula|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~27 (
// Equation(s):
// \ula|ShiftLeft0~27_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[3]~126_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[5]~294_combout ))

	.dataa(\regfile|ReadData1[5]~294_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[3]~126_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~27 .lut_mask = 16'hFA0A;
defparam \ula|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~33 (
// Equation(s):
// \ula|ShiftLeft0~33_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~27_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~32_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~27_combout ),
	.datad(\ula|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~33 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~66 (
// Equation(s):
// \ula|ShiftLeft0~66_combout  = (\ula|ShiftLeft0~15_combout  & ((\mux_in_2_ALU|saida[2]~644_combout ) # ((\ula|ShiftRight0~53_combout  & \ula|ShiftLeft0~33_combout )))) # (!\ula|ShiftLeft0~15_combout  & (\ula|ShiftRight0~53_combout  & 
// ((\ula|ShiftLeft0~33_combout ))))

	.dataa(\ula|ShiftLeft0~15_combout ),
	.datab(\ula|ShiftRight0~53_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~66 .lut_mask = 16'hECA0;
defparam \ula|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~70 (
// Equation(s):
// \ula|ShiftLeft0~70_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~66_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftLeft0~69_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~69_combout ),
	.datad(\ula|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~70 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~137 (
// Equation(s):
// \ula|ShiftLeft0~137_combout  = (!\ula|ShiftLeft0~10_combout  & ((\ula|ShiftLeft0~136_combout ) # ((\mux_in_2_ALU|saida[4]~712_combout  & \ula|ShiftLeft0~70_combout ))))

	.dataa(\ula|ShiftLeft0~10_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula|ShiftLeft0~136_combout ),
	.datad(\ula|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~137 .lut_mask = 16'h5450;
defparam \ula|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
fiftyfivenm_lcell_comb \ula|Mux1~8 (
// Equation(s):
// \ula|Mux1~8_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux1~7_combout  & ((\ula|ShiftLeft0~137_combout ))) # (!\ula|Mux1~7_combout  & (\ula|Add0~60_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux1~7_combout ))))

	.dataa(\ula|Add0~60_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux1~7_combout ),
	.datad(\ula|ShiftLeft0~137_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~8 .lut_mask = 16'hF838;
defparam \ula|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
fiftyfivenm_lcell_comb \ula|Mux1~9 (
// Equation(s):
// \ula|Mux1~9_combout  = (\ula_ctrl|Mux2~11_combout  & (((\ula|Mux1~8_combout )))) # (!\ula_ctrl|Mux2~11_combout  & (\ula|Mux1~6_combout  & (\ula|Mux1~3_combout )))

	.dataa(\ula|Mux1~6_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula|Mux1~3_combout ),
	.datad(\ula|Mux1~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~9 .lut_mask = 16'hEC20;
defparam \ula|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[30]~67 (
// Equation(s):
// \mux_valor_write_data|saida[30]~67_combout  = (!\uc|Decoder0~2_combout  & ((\ula_ctrl|Mux1~13_combout  & (\ula|Mux1~4_combout )) # (!\ula_ctrl|Mux1~13_combout  & ((\ula|Mux1~9_combout )))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\uc|Decoder0~2_combout ),
	.datac(\ula|Mux1~4_combout ),
	.datad(\ula|Mux1~9_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[30]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[30]~67 .lut_mask = 16'h3120;
defparam \mux_valor_write_data|saida[30]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \regfile|regs[2][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[30]~67_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[2][30] .is_wysiwyg = "true";
defparam \regfile|regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~36 (
// Equation(s):
// \regfile|ReadData1[30]~36_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][30]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][30]~q ))

	.dataa(gnd),
	.datab(\regfile|regs[1][30]~q ),
	.datac(\regfile|regs[3][30]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~36 .lut_mask = 16'hF0CC;
defparam \regfile|ReadData1[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~37 (
// Equation(s):
// \regfile|ReadData1[30]~37_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[30]~36_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][30]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][30]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[30]~36_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~37 .lut_mask = 16'hF808;
defparam \regfile|ReadData1[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~34 (
// Equation(s):
// \regfile|ReadData1[30]~34_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][30]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][30]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][30]~q ),
	.datac(\regfile|regs[5][30]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~34 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~35 (
// Equation(s):
// \regfile|ReadData1[30]~35_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[30]~34_combout  & ((\regfile|regs[7][30]~q ))) # (!\regfile|ReadData1[30]~34_combout  & (\regfile|regs[6][30]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[30]~34_combout ))))

	.dataa(\regfile|regs[6][30]~q ),
	.datab(\regfile|regs[7][30]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[30]~34_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~35 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~38 (
// Equation(s):
// \regfile|ReadData1[30]~38_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout ) # ((\regfile|ReadData1[30]~35_combout )))) # (!\imen|memoria_ROM~2_combout  & (!\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[30]~37_combout )))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[30]~37_combout ),
	.datad(\regfile|ReadData1[30]~35_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~38 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~32 (
// Equation(s):
// \regfile|ReadData1[30]~32_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][30]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][30]~q ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[8][30]~q ),
	.datac(\regfile|regs[10][30]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~32 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~33 (
// Equation(s):
// \regfile|ReadData1[30]~33_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[30]~32_combout  & ((\regfile|regs[11][30]~q ))) # (!\regfile|ReadData1[30]~32_combout  & (\regfile|regs[9][30]~q )))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[30]~32_combout ))))

	.dataa(\regfile|regs[9][30]~q ),
	.datab(\regfile|regs[11][30]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[30]~32_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~33 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~39 (
// Equation(s):
// \regfile|ReadData1[30]~39_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][30]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][30]~q ))))

	.dataa(\regfile|regs[12][30]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][30]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~39 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~40 (
// Equation(s):
// \regfile|ReadData1[30]~40_combout  = (\regfile|ReadData1[30]~39_combout  & (((\regfile|regs[15][30]~q ) # (!\imen|memoria_ROM~13_combout )))) # (!\regfile|ReadData1[30]~39_combout  & (\regfile|regs[14][30]~q  & ((\imen|memoria_ROM~13_combout ))))

	.dataa(\regfile|ReadData1[30]~39_combout ),
	.datab(\regfile|regs[14][30]~q ),
	.datac(\regfile|regs[15][30]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~40 .lut_mask = 16'hE4AA;
defparam \regfile|ReadData1[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~41 (
// Equation(s):
// \regfile|ReadData1[30]~41_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[30]~38_combout  & ((\regfile|ReadData1[30]~40_combout ))) # (!\regfile|ReadData1[30]~38_combout  & (\regfile|ReadData1[30]~33_combout )))) # 
// (!\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[30]~38_combout ))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[30]~38_combout ),
	.datac(\regfile|ReadData1[30]~33_combout ),
	.datad(\regfile|ReadData1[30]~40_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~41 .lut_mask = 16'hEC64;
defparam \regfile|ReadData1[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[30]~42 (
// Equation(s):
// \regfile|ReadData1[30]~42_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[30]~31_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[30]~41_combout ))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|ReadData1[30]~41_combout ),
	.datac(gnd),
	.datad(\regfile|ReadData1[30]~31_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[30]~42 .lut_mask = 16'hEE44;
defparam \regfile|ReadData1[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
fiftyfivenm_lcell_comb \ula|ShiftRight1~9 (
// Equation(s):
// \ula|ShiftRight1~9_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\regfile|ReadData1[30]~42_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\regfile|ReadData1[29]~63_combout ))

	.dataa(\regfile|ReadData1[29]~63_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\mux_in_2_ALU|saida[0]~668_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~9 .lut_mask = 16'hF0AA;
defparam \ula|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~13 (
// Equation(s):
// \ula|ShiftRight1~13_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\ula|ShiftRight1~9_combout )))))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\ula|ShiftRight1~9_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~13 .lut_mask = 16'hAC00;
defparam \ula|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~8 (
// Equation(s):
// \ula|ShiftRight1~8_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[28]~84_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[26]~483_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\regfile|ReadData1[28]~84_combout ),
	.datad(\regfile|ReadData1[26]~483_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~8 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~32 (
// Equation(s):
// \ula|ShiftRight0~32_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[27]~441_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[25]~462_combout ))

	.dataa(gnd),
	.datab(\regfile|ReadData1[25]~462_combout ),
	.datac(\regfile|ReadData1[27]~441_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~32 .lut_mask = 16'hF0CC;
defparam \ula|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~54 (
// Equation(s):
// \ula|ShiftRight0~54_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~8_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~32_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight1~8_combout ),
	.datad(\ula|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~54 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
fiftyfivenm_lcell_comb \ula|ShiftRight1~14 (
// Equation(s):
// \ula|ShiftRight1~14_combout  = (\ula|ShiftRight1~13_combout ) # ((!\mux_in_2_ALU|saida[2]~644_combout  & \ula|ShiftRight0~54_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight1~13_combout ),
	.datad(\ula|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~14 .lut_mask = 16'hF3F0;
defparam \ula|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~62 (
// Equation(s):
// \ula|ShiftRight1~62_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight1~14_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\ula|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~62 .lut_mask = 16'h5140;
defparam \ula|ShiftRight1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~680 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~680_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[25][3]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[17][3]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[17][3]~q ),
	.datac(\regfile|regs[25][3]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~680_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~680 .lut_mask = 16'hAAE4;
defparam \mux_in_2_ALU|saida[3]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~681 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~681_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[3]~680_combout  & (\regfile|regs[29][3]~q )) # (!\mux_in_2_ALU|saida[3]~680_combout  & ((\regfile|regs[21][3]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[3]~680_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[29][3]~q ),
	.datac(\regfile|regs[21][3]~q ),
	.datad(\mux_in_2_ALU|saida[3]~680_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~681_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~681 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[3]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~687 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~687_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][3]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][3]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[27][3]~q ),
	.datab(\regfile|regs[19][3]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~687_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~687 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[3]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~688 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~688_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[3]~687_combout  & (\regfile|regs[31][3]~q )) # (!\mux_in_2_ALU|saida[3]~687_combout  & ((\regfile|regs[23][3]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[3]~687_combout ))))

	.dataa(\regfile|regs[31][3]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[23][3]~q ),
	.datad(\mux_in_2_ALU|saida[3]~687_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~688_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~688 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[3]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~682 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~682_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\regfile|regs[22][3]~q ))) # (!\imen|memoria_ROM~23_combout  & 
// (\regfile|regs[18][3]~q ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[18][3]~q ),
	.datac(\regfile|regs[22][3]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~682_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~682 .lut_mask = 16'hFA44;
defparam \mux_in_2_ALU|saida[3]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~683 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~683_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[3]~682_combout  & (\regfile|regs[30][3]~q )) # (!\mux_in_2_ALU|saida[3]~682_combout  & ((\regfile|regs[26][3]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[3]~682_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[30][3]~q ),
	.datac(\mux_in_2_ALU|saida[3]~682_combout ),
	.datad(\regfile|regs[26][3]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~683_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~683 .lut_mask = 16'hDAD0;
defparam \mux_in_2_ALU|saida[3]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~684 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~684_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\regfile|regs[20][3]~q ))) # (!\imen|memoria_ROM~23_combout  & 
// (\regfile|regs[16][3]~q ))))

	.dataa(\regfile|regs[16][3]~q ),
	.datab(\regfile|regs[20][3]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~684_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~684 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[3]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~685 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~685_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[3]~684_combout  & (\regfile|regs[28][3]~q )) # (!\mux_in_2_ALU|saida[3]~684_combout  & ((\regfile|regs[24][3]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[3]~684_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[28][3]~q ),
	.datac(\regfile|regs[24][3]~q ),
	.datad(\mux_in_2_ALU|saida[3]~684_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~685_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~685 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[3]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~686 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~686_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[3]~683_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[3]~685_combout 
// ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[3]~683_combout ),
	.datad(\mux_in_2_ALU|saida[3]~685_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~686_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~686 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[3]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~689 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~689_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[3]~686_combout  & ((\mux_in_2_ALU|saida[3]~688_combout ))) # (!\mux_in_2_ALU|saida[3]~686_combout  & (\mux_in_2_ALU|saida[3]~681_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[3]~686_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~681_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[3]~688_combout ),
	.datad(\mux_in_2_ALU|saida[3]~686_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~689_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~689 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[3]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~55 (
// Equation(s):
// \ula|ShiftRight0~55_combout  = (\regfile|ReadData1[31]~21_combout  & (!\regfile|Equal1~1_combout  & (\mux_in_2_ALU|saida[1]~666_combout  & !\mux_in_2_ALU|saida[0]~668_combout )))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\mux_in_2_ALU|saida[0]~668_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~55 .lut_mask = 16'h0020;
defparam \ula|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~56 (
// Equation(s):
// \ula|ShiftRight0~56_combout  = (\ula|ShiftRight0~55_combout ) # ((!\regfile|Equal1~1_combout  & (!\mux_in_2_ALU|saida[1]~666_combout  & \ula|ShiftRight1~9_combout )))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\ula|ShiftRight1~9_combout ),
	.datad(\ula|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~56 .lut_mask = 16'hFF10;
defparam \ula|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~57 (
// Equation(s):
// \ula|ShiftRight0~57_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~56_combout ) # ((\ula|ShiftRight0~53_combout  & \ula|ShiftRight0~54_combout )))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~53_combout  & 
// ((\ula|ShiftRight0~54_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftRight0~53_combout ),
	.datac(\ula|ShiftRight0~56_combout ),
	.datad(\ula|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~57 .lut_mask = 16'hECA0;
defparam \ula|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~114 (
// Equation(s):
// \ula|ShiftRight0~114_combout  = (!\mux_in_2_ALU|saida[3]~679_combout  & (\ula|ShiftRight0~57_combout  & ((!\mux_in_2_ALU|saida[3]~689_combout ) # (!\mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~679_combout ),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\mux_in_2_ALU|saida[3]~689_combout ),
	.datad(\ula|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~114 .lut_mask = 16'h1500;
defparam \ula|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
fiftyfivenm_lcell_comb \ula|Mux6~3 (
// Equation(s):
// \ula|Mux6~3_combout  = (\ula|Mux14~21_combout  & ((\ula|Mux6~2_combout  & (\ula|ShiftRight1~62_combout )) # (!\ula|Mux6~2_combout  & ((\ula|ShiftRight0~114_combout ))))) # (!\ula|Mux14~21_combout  & (\ula|Mux6~2_combout ))

	.dataa(\ula|Mux14~21_combout ),
	.datab(\ula|Mux6~2_combout ),
	.datac(\ula|ShiftRight1~62_combout ),
	.datad(\ula|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~3 .lut_mask = 16'hE6C4;
defparam \ula|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
fiftyfivenm_lcell_comb \ula|Add1~48 (
// Equation(s):
// \ula|Add1~48_combout  = ((\regfile|ReadData1[24]~679_combout  $ (\mux_in_2_ALU|saida[24]~183_combout  $ (\ula|Add1~47 )))) # (GND)
// \ula|Add1~49  = CARRY((\regfile|ReadData1[24]~679_combout  & ((!\ula|Add1~47 ) # (!\mux_in_2_ALU|saida[24]~183_combout ))) # (!\regfile|ReadData1[24]~679_combout  & (!\mux_in_2_ALU|saida[24]~183_combout  & !\ula|Add1~47 )))

	.dataa(\regfile|ReadData1[24]~679_combout ),
	.datab(\mux_in_2_ALU|saida[24]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~47 ),
	.combout(\ula|Add1~48_combout ),
	.cout(\ula|Add1~49 ));
// synopsys translate_off
defparam \ula|Add1~48 .lut_mask = 16'h962B;
defparam \ula|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
fiftyfivenm_lcell_comb \ula|Add1~50 (
// Equation(s):
// \ula|Add1~50_combout  = (\mux_in_2_ALU|saida[25]~161_combout  & ((\regfile|ReadData1[25]~678_combout  & (!\ula|Add1~49 )) # (!\regfile|ReadData1[25]~678_combout  & ((\ula|Add1~49 ) # (GND))))) # (!\mux_in_2_ALU|saida[25]~161_combout  & 
// ((\regfile|ReadData1[25]~678_combout  & (\ula|Add1~49  & VCC)) # (!\regfile|ReadData1[25]~678_combout  & (!\ula|Add1~49 ))))
// \ula|Add1~51  = CARRY((\mux_in_2_ALU|saida[25]~161_combout  & ((!\ula|Add1~49 ) # (!\regfile|ReadData1[25]~678_combout ))) # (!\mux_in_2_ALU|saida[25]~161_combout  & (!\regfile|ReadData1[25]~678_combout  & !\ula|Add1~49 )))

	.dataa(\mux_in_2_ALU|saida[25]~161_combout ),
	.datab(\regfile|ReadData1[25]~678_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~49 ),
	.combout(\ula|Add1~50_combout ),
	.cout(\ula|Add1~51 ));
// synopsys translate_off
defparam \ula|Add1~50 .lut_mask = 16'h692B;
defparam \ula|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
fiftyfivenm_lcell_comb \ula|Mux25~33 (
// Equation(s):
// \ula|Mux25~33_combout  = (\ula|Mux25~35_combout  & (((\ula_ctrl|Mux1~13_combout )))) # (!\ula|Mux25~35_combout  & (!\ula_ctrl|Mux0~9_combout  & ((\ula|Mux25~19_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux1~13_combout ),
	.datac(\ula|Mux25~35_combout ),
	.datad(\ula|Mux25~19_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~33 .lut_mask = 16'hC5C0;
defparam \ula|Mux25~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
fiftyfivenm_lcell_comb \ula|Mux6~10 (
// Equation(s):
// \ula|Mux6~10_combout  = (\ula|Mux25~35_combout  & (((!\ula|Mux25~33_combout )))) # (!\ula|Mux25~35_combout  & ((\ula|Mux25~33_combout  & ((\ula|ShiftRight3~38_combout ))) # (!\ula|Mux25~33_combout  & (\ula|Add1~50_combout ))))

	.dataa(\ula|Mux25~35_combout ),
	.datab(\ula|Add1~50_combout ),
	.datac(\ula|Mux25~33_combout ),
	.datad(\ula|ShiftRight3~38_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~10 .lut_mask = 16'h5E0E;
defparam \ula|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft1~44 (
// Equation(s):
// \ula|ShiftLeft1~44_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[24]~504_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[25]~462_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[25]~462_combout ),
	.datad(\regfile|ReadData1[24]~504_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~44 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
fiftyfivenm_lcell_comb \ula|result~50 (
// Equation(s):
// \ula|result~50_combout  = \mux_in_2_ALU|saida[25]~161_combout  $ (\regfile|ReadData1[25]~678_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[25]~161_combout ),
	.datad(\regfile|ReadData1[25]~678_combout ),
	.cin(gnd),
	.combout(\ula|result~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~50 .lut_mask = 16'h0FF0;
defparam \ula|result~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
fiftyfivenm_lcell_comb \ula|Mux4~8 (
// Equation(s):
// \ula|Mux4~8_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula|ShiftLeft0~8_combout  & !\ula|ShiftLeft0~4_combout )) # (!\ula_ctrl|Mux3~12_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula|ShiftLeft0~8_combout ),
	.datad(\ula|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~8 .lut_mask = 16'h444C;
defparam \ula|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
fiftyfivenm_lcell_comb \ula|Mux6~6 (
// Equation(s):
// \ula|Mux6~6_combout  = (\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux2~11_combout  & ((\mux_in_2_ALU|saida[25]~161_combout ) # (\regfile|ReadData1[25]~678_combout )))) # (!\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux2~11_combout ) # 
// ((\mux_in_2_ALU|saida[25]~161_combout  & \regfile|ReadData1[25]~678_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\mux_in_2_ALU|saida[25]~161_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\regfile|ReadData1[25]~678_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~6 .lut_mask = 16'h5E58;
defparam \ula|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~11 (
// Equation(s):
// \ula|ShiftLeft0~11_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft1~4_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\regfile|ReadData1[1]~702_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\ula|ShiftLeft1~4_combout ),
	.datac(\regfile|ReadData1[1]~702_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~11 .lut_mask = 16'hD8D8;
defparam \ula|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~30 (
// Equation(s):
// \ula|ShiftLeft0~30_combout  = (!\mux_in_2_ALU|saida[1]~666_combout  & (\mux_in_2_ALU|saida[3]~690_combout  & !\mux_in_2_ALU|saida[2]~644_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~30 .lut_mask = 16'h0030;
defparam \ula|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~23 (
// Equation(s):
// \ula|ShiftLeft0~23_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[2]~168_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[4]~336_combout ))

	.dataa(gnd),
	.datab(\regfile|ReadData1[4]~336_combout ),
	.datac(\regfile|ReadData1[2]~168_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~23 .lut_mask = 16'hF0CC;
defparam \ula|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~28 (
// Equation(s):
// \ula|ShiftLeft0~28_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~23_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~27_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~23_combout ),
	.datad(\ula|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~28 .lut_mask = 16'hF5A0;
defparam \ula|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~40 (
// Equation(s):
// \ula|ShiftLeft0~40_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[6]~315_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[8]~420_combout )))

	.dataa(gnd),
	.datab(\regfile|ReadData1[6]~315_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[8]~420_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~40 .lut_mask = 16'hCFC0;
defparam \ula|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~45 (
// Equation(s):
// \ula|ShiftLeft0~45_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~40_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~44_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~44_combout ),
	.datad(\ula|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~45 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~46 (
// Equation(s):
// \ula|ShiftLeft0~46_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~28_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~45_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftLeft0~28_combout ),
	.datad(\ula|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~46 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~47 (
// Equation(s):
// \ula|ShiftLeft0~47_combout  = (\ula|ShiftLeft0~11_combout  & ((\ula|ShiftLeft0~30_combout ) # ((!\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftLeft0~46_combout )))) # (!\ula|ShiftLeft0~11_combout  & (!\mux_in_2_ALU|saida[3]~690_combout  & 
// ((\ula|ShiftLeft0~46_combout ))))

	.dataa(\ula|ShiftLeft0~11_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~30_combout ),
	.datad(\ula|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~47 .lut_mask = 16'hB3A0;
defparam \ula|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
fiftyfivenm_lcell_comb \ula|Mux4~7 (
// Equation(s):
// \ula|Mux4~7_combout  = (\mux_in_2_ALU|saida[4]~712_combout ) # ((!\mux_in_2_ALU|saida[3]~690_combout  & \mux_in_2_ALU|saida[2]~644_combout ))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\mux_in_2_ALU|saida[4]~712_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~7 .lut_mask = 16'hFF50;
defparam \ula|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~94 (
// Equation(s):
// \ula|ShiftLeft0~94_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[18]~651_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[20]~588_combout ))

	.dataa(\regfile|ReadData1[20]~588_combout ),
	.datab(\regfile|ReadData1[18]~651_combout ),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~94 .lut_mask = 16'hCCAA;
defparam \ula|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~107 (
// Equation(s):
// \ula|ShiftLeft0~107_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~94_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~97_combout )))))

	.dataa(\ula|ShiftLeft0~94_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\ula|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~107 .lut_mask = 16'h0B08;
defparam \ula|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
fiftyfivenm_lcell_comb \ula|Mux4~20 (
// Equation(s):
// \ula|Mux4~20_combout  = (\mux_in_2_ALU|saida[4]~712_combout ) # ((\mux_in_2_ALU|saida[3]~679_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[3]~689_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\mux_in_2_ALU|saida[3]~679_combout ),
	.datad(\mux_in_2_ALU|saida[3]~689_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~20 .lut_mask = 16'hFEFC;
defparam \ula|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~56 (
// Equation(s):
// \ula|ShiftLeft0~56_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[10]~399_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[12]~252_combout ))

	.dataa(\regfile|ReadData1[12]~252_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(gnd),
	.datad(\regfile|ReadData1[10]~399_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~56 .lut_mask = 16'hEE22;
defparam \ula|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~63 (
// Equation(s):
// \ula|ShiftLeft0~63_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~56_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~62_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~62_combout ),
	.datad(\ula|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~63 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~77 (
// Equation(s):
// \ula|ShiftLeft0~77_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[14]~231_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[16]~672_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[14]~231_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~77 .lut_mask = 16'hF5A0;
defparam \ula|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~83 (
// Equation(s):
// \ula|ShiftLeft0~83_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~77_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~82_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~77_combout ),
	.datad(\ula|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~83 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~84 (
// Equation(s):
// \ula|ShiftLeft0~84_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~63_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~83_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftLeft0~63_combout ),
	.datad(\ula|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~84 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~105 (
// Equation(s):
// \ula|ShiftLeft0~105_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[22]~567_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[24]~504_combout )))

	.dataa(\regfile|ReadData1[22]~567_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[24]~504_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~105 .lut_mask = 16'hAAF0;
defparam \ula|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~109 (
// Equation(s):
// \ula|ShiftLeft0~109_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~105_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~108_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~105_combout ),
	.datad(\ula|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~109 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
fiftyfivenm_lcell_comb \ula|Mux6~4 (
// Equation(s):
// \ula|Mux6~4_combout  = (\ula|Mux4~7_combout  & (\ula|Mux4~20_combout )) # (!\ula|Mux4~7_combout  & ((\ula|Mux4~20_combout  & (\ula|ShiftLeft0~84_combout )) # (!\ula|Mux4~20_combout  & ((\ula|ShiftLeft0~109_combout )))))

	.dataa(\ula|Mux4~7_combout ),
	.datab(\ula|Mux4~20_combout ),
	.datac(\ula|ShiftLeft0~84_combout ),
	.datad(\ula|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~4 .lut_mask = 16'hD9C8;
defparam \ula|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
fiftyfivenm_lcell_comb \ula|Mux6~5 (
// Equation(s):
// \ula|Mux6~5_combout  = (\ula|Mux4~7_combout  & ((\ula|Mux6~4_combout  & (\ula|ShiftLeft0~47_combout )) # (!\ula|Mux6~4_combout  & ((\ula|ShiftLeft0~107_combout ))))) # (!\ula|Mux4~7_combout  & (((\ula|Mux6~4_combout ))))

	.dataa(\ula|ShiftLeft0~47_combout ),
	.datab(\ula|Mux4~7_combout ),
	.datac(\ula|ShiftLeft0~107_combout ),
	.datad(\ula|Mux6~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~5 .lut_mask = 16'hBBC0;
defparam \ula|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
fiftyfivenm_lcell_comb \ula|Mux6~7 (
// Equation(s):
// \ula|Mux6~7_combout  = (\ula|Mux4~8_combout  & ((\ula|Mux6~6_combout  & (\ula|Add0~50_combout )) # (!\ula|Mux6~6_combout  & ((\ula|Mux6~5_combout ))))) # (!\ula|Mux4~8_combout  & (\ula|Mux6~6_combout ))

	.dataa(\ula|Mux4~8_combout ),
	.datab(\ula|Mux6~6_combout ),
	.datac(\ula|Add0~50_combout ),
	.datad(\ula|Mux6~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~7 .lut_mask = 16'hE6C4;
defparam \ula|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
fiftyfivenm_lcell_comb \ula|Mux6~8 (
// Equation(s):
// \ula|Mux6~8_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~50_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux6~7_combout ))))) # (!\ula|Mux25~16_combout  & (!\ula|Mux25~17_combout ))

	.dataa(\ula|Mux25~16_combout ),
	.datab(\ula|Mux25~17_combout ),
	.datac(\ula|result~50_combout ),
	.datad(\ula|Mux6~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~8 .lut_mask = 16'hB391;
defparam \ula|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
fiftyfivenm_lcell_comb \ula|Mux6~9 (
// Equation(s):
// \ula|Mux6~9_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux6~8_combout  & (\ula|ShiftLeft1~44_combout )) # (!\ula|Mux6~8_combout  & ((\ula|ShiftLeft1~42_combout ))))) # (!\cabo_and_out~9_combout  & (((\ula|Mux6~8_combout ))))

	.dataa(\ula|ShiftLeft1~44_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|ShiftLeft1~42_combout ),
	.datad(\ula|Mux6~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~9 .lut_mask = 16'hBBC0;
defparam \ula|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
fiftyfivenm_lcell_comb \ula|Mux6~13 (
// Equation(s):
// \ula|Mux6~13_combout  = (\ula|Mux6~9_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux6~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~13 .lut_mask = 16'hFE00;
defparam \ula|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
fiftyfivenm_lcell_comb \ula|Mux6~11 (
// Equation(s):
// \ula|Mux6~11_combout  = (\ula|Mux6~10_combout  & (((\ula|Mux6~13_combout ) # (!\ula|Mux25~18_combout )))) # (!\ula|Mux6~10_combout  & (\ula|Mux6~3_combout  & (\ula|Mux25~18_combout )))

	.dataa(\ula|Mux6~3_combout ),
	.datab(\ula|Mux6~10_combout ),
	.datac(\ula|Mux25~18_combout ),
	.datad(\ula|Mux6~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~11 .lut_mask = 16'hEC2C;
defparam \ula|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
fiftyfivenm_lcell_comb \ula|Mux6~12 (
// Equation(s):
// \ula|Mux6~12_combout  = (\ula|Mux25~20_combout  & ((\imen|memoria_ROM~92_combout  & (\ula|ShiftRight3~40_combout )) # (!\imen|memoria_ROM~92_combout  & ((\ula|Mux6~11_combout ))))) # (!\ula|Mux25~20_combout  & (((\ula|Mux6~11_combout ))))

	.dataa(\ula|ShiftRight3~40_combout ),
	.datab(\ula|Mux25~20_combout ),
	.datac(\imen|memoria_ROM~92_combout ),
	.datad(\ula|Mux6~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux6~12 .lut_mask = 16'hBF80;
defparam \ula|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[25]~72 (
// Equation(s):
// \mux_valor_write_data|saida[25]~72_combout  = (\ula|Mux6~12_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux6~12_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[25]~72 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N19
dffeas \regfile|regs[21][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[25]~72_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][25] .is_wysiwyg = "true";
defparam \regfile|regs[21][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~140 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~140_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][25]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][25]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][25]~q ),
	.datac(\regfile|regs[17][25]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~140 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~141 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~141_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[25]~140_combout  & ((\regfile|regs[29][25]~q ))) # (!\mux_in_2_ALU|saida[25]~140_combout  & (\regfile|regs[21][25]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[25]~140_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[21][25]~q ),
	.datac(\regfile|regs[29][25]~q ),
	.datad(\mux_in_2_ALU|saida[25]~140_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~141 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~147 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~147_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][25]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][25]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[27][25]~q ),
	.datac(\regfile|regs[19][25]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~147_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~147 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[25]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~148 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~148_combout  = (\mux_in_2_ALU|saida[25]~147_combout  & (((\regfile|regs[31][25]~q ) # (!\imen|memoria_ROM~23_combout )))) # (!\mux_in_2_ALU|saida[25]~147_combout  & (\regfile|regs[23][25]~q  & ((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[23][25]~q ),
	.datab(\mux_in_2_ALU|saida[25]~147_combout ),
	.datac(\regfile|regs[31][25]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~148 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~144 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~144_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[20][25]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[16][25]~q )))))

	.dataa(\regfile|regs[20][25]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[16][25]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~144 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~145 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~145_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[25]~144_combout  & ((\regfile|regs[28][25]~q ))) # (!\mux_in_2_ALU|saida[25]~144_combout  & (\regfile|regs[24][25]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[25]~144_combout ))))

	.dataa(\regfile|regs[24][25]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[28][25]~q ),
	.datad(\mux_in_2_ALU|saida[25]~144_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~145 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~142 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~142_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][25]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][25]~q )))))

	.dataa(\regfile|regs[22][25]~q ),
	.datab(\regfile|regs[18][25]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~142 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~143 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~143_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[25]~142_combout  & ((\regfile|regs[30][25]~q ))) # (!\mux_in_2_ALU|saida[25]~142_combout  & (\regfile|regs[26][25]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[25]~142_combout ))))

	.dataa(\regfile|regs[26][25]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][25]~q ),
	.datad(\mux_in_2_ALU|saida[25]~142_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~143 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~146 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~146_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[25]~143_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// (\mux_in_2_ALU|saida[25]~145_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[25]~145_combout ),
	.datad(\mux_in_2_ALU|saida[25]~143_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~146 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~149 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~149_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[25]~146_combout  & ((\mux_in_2_ALU|saida[25]~148_combout ))) # (!\mux_in_2_ALU|saida[25]~146_combout  & (\mux_in_2_ALU|saida[25]~141_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[25]~146_combout ))))

	.dataa(\mux_in_2_ALU|saida[25]~141_combout ),
	.datab(\mux_in_2_ALU|saida[25]~148_combout ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\mux_in_2_ALU|saida[25]~146_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~149 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~150 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~150_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[25]~149_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[25]~149_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~150 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~158 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~158_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][25]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[12][25]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[13][25]~q ),
	.datac(\regfile|regs[12][25]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~158 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~159 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~159_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[25]~158_combout  & (\regfile|regs[15][25]~q )) # (!\mux_in_2_ALU|saida[25]~158_combout  & ((\regfile|regs[14][25]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[25]~158_combout ))))

	.dataa(\regfile|regs[15][25]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[14][25]~q ),
	.datad(\mux_in_2_ALU|saida[25]~158_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~159_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~159 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[25]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~151 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~151_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][25]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][25]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[5][25]~q ),
	.datab(\regfile|regs[4][25]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~151 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~152 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~152_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[25]~151_combout  & ((\regfile|regs[7][25]~q ))) # (!\mux_in_2_ALU|saida[25]~151_combout  & (\regfile|regs[6][25]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[25]~151_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][25]~q ),
	.datac(\regfile|regs[7][25]~q ),
	.datad(\mux_in_2_ALU|saida[25]~151_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~152 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~155 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~155_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][25]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][25]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[3][25]~q ),
	.datac(\regfile|regs[1][25]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~155 .lut_mask = 16'hD800;
defparam \mux_in_2_ALU|saida[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~156 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~156_combout  = (\mux_in_2_ALU|saida[25]~155_combout ) # ((\imen|memoria_ROM~39_combout  & (\regfile|regs[2][25]~q  & !\imen|memoria_ROM~35_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\mux_in_2_ALU|saida[25]~155_combout ),
	.datac(\regfile|regs[2][25]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~156_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~156 .lut_mask = 16'hCCEC;
defparam \mux_in_2_ALU|saida[25]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~153 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~153_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][25]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][25]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][25]~q ),
	.datac(\regfile|regs[8][25]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~153 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~154 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~154_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[25]~153_combout  & ((\regfile|regs[11][25]~q ))) # (!\mux_in_2_ALU|saida[25]~153_combout  & (\regfile|regs[9][25]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[25]~153_combout ))))

	.dataa(\regfile|regs[9][25]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][25]~q ),
	.datad(\mux_in_2_ALU|saida[25]~153_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~154 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~157 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~157_combout  = (\imen|memoria_ROM~23_combout  & (\imen|memoria_ROM~29_combout )) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[25]~154_combout ))) # (!\imen|memoria_ROM~29_combout  & 
// (\mux_in_2_ALU|saida[25]~156_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[25]~156_combout ),
	.datad(\mux_in_2_ALU|saida[25]~154_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~157 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~160 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~160_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[25]~157_combout  & (\mux_in_2_ALU|saida[25]~159_combout )) # (!\mux_in_2_ALU|saida[25]~157_combout  & ((\mux_in_2_ALU|saida[25]~152_combout ))))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[25]~157_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\mux_in_2_ALU|saida[25]~159_combout ),
	.datac(\mux_in_2_ALU|saida[25]~152_combout ),
	.datad(\mux_in_2_ALU|saida[25]~157_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~160 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[25]~161 (
// Equation(s):
// \mux_in_2_ALU|saida[25]~161_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[25]~150_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[25]~160_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[25]~150_combout ),
	.datad(\mux_in_2_ALU|saida[25]~160_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[25]~161 .lut_mask = 16'hFEFC;
defparam \mux_in_2_ALU|saida[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~1 (
// Equation(s):
// \ula|ShiftLeft0~1_combout  = (\mux_in_2_ALU|saida[24]~183_combout ) # ((\mux_in_2_ALU|saida[26]~139_combout ) # ((\mux_in_2_ALU|saida[25]~161_combout ) # (\mux_in_2_ALU|saida[27]~117_combout )))

	.dataa(\mux_in_2_ALU|saida[24]~183_combout ),
	.datab(\mux_in_2_ALU|saida[26]~139_combout ),
	.datac(\mux_in_2_ALU|saida[25]~161_combout ),
	.datad(\mux_in_2_ALU|saida[27]~117_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~1 .lut_mask = 16'hFFFE;
defparam \ula|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~3 (
// Equation(s):
// \ula|ShiftLeft0~3_combout  = (\mux_in_2_ALU|saida[17]~337_combout ) # ((\mux_in_2_ALU|saida[16]~359_combout ) # ((\mux_in_2_ALU|saida[19]~293_combout ) # (\mux_in_2_ALU|saida[18]~315_combout )))

	.dataa(\mux_in_2_ALU|saida[17]~337_combout ),
	.datab(\mux_in_2_ALU|saida[16]~359_combout ),
	.datac(\mux_in_2_ALU|saida[19]~293_combout ),
	.datad(\mux_in_2_ALU|saida[18]~315_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~3 .lut_mask = 16'hFFFE;
defparam \ula|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~2 (
// Equation(s):
// \ula|ShiftLeft0~2_combout  = (\mux_in_2_ALU|saida[20]~271_combout ) # ((\mux_in_2_ALU|saida[21]~249_combout ) # ((\mux_in_2_ALU|saida[22]~227_combout ) # (\mux_in_2_ALU|saida[23]~205_combout )))

	.dataa(\mux_in_2_ALU|saida[20]~271_combout ),
	.datab(\mux_in_2_ALU|saida[21]~249_combout ),
	.datac(\mux_in_2_ALU|saida[22]~227_combout ),
	.datad(\mux_in_2_ALU|saida[23]~205_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~2 .lut_mask = 16'hFFFE;
defparam \ula|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~0 (
// Equation(s):
// \ula|ShiftLeft0~0_combout  = (\mux_in_2_ALU|saida[31]~29_combout ) # ((\mux_in_2_ALU|saida[29]~73_combout ) # ((\mux_in_2_ALU|saida[28]~95_combout ) # (\mux_in_2_ALU|saida[30]~51_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~29_combout ),
	.datab(\mux_in_2_ALU|saida[29]~73_combout ),
	.datac(\mux_in_2_ALU|saida[28]~95_combout ),
	.datad(\mux_in_2_ALU|saida[30]~51_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~0 .lut_mask = 16'hFFFE;
defparam \ula|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~4 (
// Equation(s):
// \ula|ShiftLeft0~4_combout  = (\ula|ShiftLeft0~1_combout ) # ((\ula|ShiftLeft0~3_combout ) # ((\ula|ShiftLeft0~2_combout ) # (\ula|ShiftLeft0~0_combout )))

	.dataa(\ula|ShiftLeft0~1_combout ),
	.datab(\ula|ShiftLeft0~3_combout ),
	.datac(\ula|ShiftLeft0~2_combout ),
	.datad(\ula|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~4 .lut_mask = 16'hFFFE;
defparam \ula|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux14~21 (
// Equation(s):
// \ula|Mux14~21_combout  = (\ula_ctrl|Mux0~9_combout  & (!\mux_in_2_ALU|saida[4]~712_combout  & (!\ula|ShiftLeft0~8_combout  & !\ula|ShiftLeft0~4_combout )))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula|ShiftLeft0~8_combout ),
	.datad(\ula|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~21 .lut_mask = 16'h0002;
defparam \ula|Mux14~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~113 (
// Equation(s):
// \ula|ShiftRight0~113_combout  = (!\mux_in_2_ALU|saida[1]~666_combout  & ((\mux_in_2_ALU|saida[2]~633_combout ) # ((\mux_in_2_ALU|saida[2]~643_combout  & \mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~633_combout ),
	.datab(\mux_in_2_ALU|saida[2]~643_combout ),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~113 .lut_mask = 16'h00EA;
defparam \ula|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
fiftyfivenm_lcell_comb \ula|ShiftRight1~25 (
// Equation(s):
// \ula|ShiftRight1~25_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[29]~63_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[27]~441_combout )))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\regfile|ReadData1[29]~63_combout ),
	.datad(\regfile|ReadData1[27]~441_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~25 .lut_mask = 16'hA280;
defparam \ula|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
fiftyfivenm_lcell_comb \ula|ShiftRight1~26 (
// Equation(s):
// \ula|ShiftRight1~26_combout  = (\ula|ShiftRight1~25_combout ) # ((!\mux_in_2_ALU|saida[0]~668_combout  & \ula|ShiftRight1~8_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~25_combout ),
	.datad(\ula|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~26 .lut_mask = 16'hF5F0;
defparam \ula|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~68 (
// Equation(s):
// \ula|ShiftRight0~68_combout  = (\ula|ShiftRight0~53_combout  & ((\ula|ShiftRight1~26_combout ) # ((\ula|ShiftRight0~113_combout  & \ula|ShiftRight1~24_combout )))) # (!\ula|ShiftRight0~53_combout  & (\ula|ShiftRight0~113_combout  & 
// (\ula|ShiftRight1~24_combout )))

	.dataa(\ula|ShiftRight0~53_combout ),
	.datab(\ula|ShiftRight0~113_combout ),
	.datac(\ula|ShiftRight1~24_combout ),
	.datad(\ula|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~68 .lut_mask = 16'hEAC0;
defparam \ula|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~115 (
// Equation(s):
// \ula|ShiftRight0~115_combout  = (!\mux_in_2_ALU|saida[3]~679_combout  & (\ula|ShiftRight0~68_combout  & ((!\mux_in_2_ALU|saida[3]~689_combout ) # (!\mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~679_combout ),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\mux_in_2_ALU|saida[3]~689_combout ),
	.datad(\ula|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~115 .lut_mask = 16'h1500;
defparam \ula|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~32 (
// Equation(s):
// \ula|ShiftRight1~32_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[31]~21_combout )) # 
// (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[30]~42_combout )))))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~32 .lut_mask = 16'hAAB8;
defparam \ula|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~33 (
// Equation(s):
// \ula|ShiftRight1~33_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~32_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~26_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~32_combout ),
	.datad(\ula|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~33 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
fiftyfivenm_lcell_comb \ula|ShiftRight1~63 (
// Equation(s):
// \ula|ShiftRight1~63_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight1~33_combout )))))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight1~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~63_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~63 .lut_mask = 16'h2320;
defparam \ula|ShiftRight1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
fiftyfivenm_lcell_comb \ula|result~51 (
// Equation(s):
// \ula|result~51_combout  = (\regfile|ReadData1[26]~677_combout ) # (\mux_in_2_ALU|saida[26]~139_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|ReadData1[26]~677_combout ),
	.datad(\mux_in_2_ALU|saida[26]~139_combout ),
	.cin(gnd),
	.combout(\ula|result~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~51 .lut_mask = 16'hFFF0;
defparam \ula|result~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
fiftyfivenm_lcell_comb \ula|Mux5~3 (
// Equation(s):
// \ula|Mux5~3_combout  = (\ula_ctrl|Mux3~12_combout  & ((\regfile|ReadData1[31]~20_combout ) # ((\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (((!\ula|result~51_combout  & !\ula|Mux14~4_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|result~51_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~3 .lut_mask = 16'hAA8D;
defparam \ula|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
fiftyfivenm_lcell_comb \ula|Mux5~4 (
// Equation(s):
// \ula|Mux5~4_combout  = (\ula|Mux14~21_combout  & ((\ula|Mux5~3_combout  & ((\ula|ShiftRight1~63_combout ))) # (!\ula|Mux5~3_combout  & (\ula|ShiftRight0~115_combout )))) # (!\ula|Mux14~21_combout  & (((\ula|Mux5~3_combout ))))

	.dataa(\ula|Mux14~21_combout ),
	.datab(\ula|ShiftRight0~115_combout ),
	.datac(\ula|ShiftRight1~63_combout ),
	.datad(\ula|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~4 .lut_mask = 16'hF588;
defparam \ula|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
fiftyfivenm_lcell_comb \ula|Add1~52 (
// Equation(s):
// \ula|Add1~52_combout  = ((\mux_in_2_ALU|saida[26]~139_combout  $ (\regfile|ReadData1[26]~677_combout  $ (\ula|Add1~51 )))) # (GND)
// \ula|Add1~53  = CARRY((\mux_in_2_ALU|saida[26]~139_combout  & (\regfile|ReadData1[26]~677_combout  & !\ula|Add1~51 )) # (!\mux_in_2_ALU|saida[26]~139_combout  & ((\regfile|ReadData1[26]~677_combout ) # (!\ula|Add1~51 ))))

	.dataa(\mux_in_2_ALU|saida[26]~139_combout ),
	.datab(\regfile|ReadData1[26]~677_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~51 ),
	.combout(\ula|Add1~52_combout ),
	.cout(\ula|Add1~53 ));
// synopsys translate_off
defparam \ula|Add1~52 .lut_mask = 16'h964D;
defparam \ula|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
fiftyfivenm_lcell_comb \ula|Mux5~11 (
// Equation(s):
// \ula|Mux5~11_combout  = (\ula|Mux25~35_combout  & (((!\ula|Mux25~33_combout )))) # (!\ula|Mux25~35_combout  & ((\ula|Mux25~33_combout  & (\ula|ShiftRight3~39_combout )) # (!\ula|Mux25~33_combout  & ((\ula|Add1~52_combout )))))

	.dataa(\ula|ShiftRight3~39_combout ),
	.datab(\ula|Mux25~35_combout ),
	.datac(\ula|Mux25~33_combout ),
	.datad(\ula|Add1~52_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~11 .lut_mask = 16'h2F2C;
defparam \ula|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft1~43 (
// Equation(s):
// \ula|ShiftLeft1~43_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[23]~525_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[24]~504_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[24]~504_combout ),
	.datad(\regfile|ReadData1[23]~525_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~43 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft1~45 (
// Equation(s):
// \ula|ShiftLeft1~45_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[25]~462_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[26]~483_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[26]~483_combout ),
	.datad(\regfile|ReadData1[25]~462_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~45 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
fiftyfivenm_lcell_comb \ula|result~52 (
// Equation(s):
// \ula|result~52_combout  = \mux_in_2_ALU|saida[26]~139_combout  $ (\regfile|ReadData1[26]~677_combout )

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[26]~139_combout ),
	.datac(\regfile|ReadData1[26]~677_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|result~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~52 .lut_mask = 16'h3C3C;
defparam \ula|result~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
fiftyfivenm_lcell_comb \ula|Mux5~7 (
// Equation(s):
// \ula|Mux5~7_combout  = (\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux2~11_combout  & ((\mux_in_2_ALU|saida[26]~139_combout ) # (\regfile|ReadData1[26]~677_combout )))) # (!\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux2~11_combout ) # 
// ((\mux_in_2_ALU|saida[26]~139_combout  & \regfile|ReadData1[26]~677_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\mux_in_2_ALU|saida[26]~139_combout ),
	.datad(\regfile|ReadData1[26]~677_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~7 .lut_mask = 16'h7664;
defparam \ula|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~50 (
// Equation(s):
// \ula|ShiftLeft0~50_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~33_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~49_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~33_combout ),
	.datad(\ula|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~50 .lut_mask = 16'h3120;
defparam \ula|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~51 (
// Equation(s):
// \ula|ShiftLeft0~51_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~15_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftLeft0~50_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~15_combout ),
	.datad(\ula|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~51 .lut_mask = 16'h7340;
defparam \ula|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~110 (
// Equation(s):
// \ula|ShiftLeft0~110_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~97_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~99_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\ula|ShiftLeft0~99_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\ula|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~110 .lut_mask = 16'h0E04;
defparam \ula|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~112 (
// Equation(s):
// \ula|ShiftLeft0~112_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~108_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~111_combout )))))

	.dataa(\ula|ShiftLeft0~108_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~112 .lut_mask = 16'h2320;
defparam \ula|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
fiftyfivenm_lcell_comb \ula|Mux5~5 (
// Equation(s):
// \ula|Mux5~5_combout  = (\ula|Mux4~7_combout  & ((\ula|Mux4~20_combout ) # ((\ula|ShiftLeft0~110_combout )))) # (!\ula|Mux4~7_combout  & (!\ula|Mux4~20_combout  & ((\ula|ShiftLeft0~112_combout ))))

	.dataa(\ula|Mux4~7_combout ),
	.datab(\ula|Mux4~20_combout ),
	.datac(\ula|ShiftLeft0~110_combout ),
	.datad(\ula|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~5 .lut_mask = 16'hB9A8;
defparam \ula|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~88 (
// Equation(s):
// \ula|ShiftLeft0~88_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~68_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~87_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~87_combout ),
	.datad(\ula|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~88 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
fiftyfivenm_lcell_comb \ula|Mux5~6 (
// Equation(s):
// \ula|Mux5~6_combout  = (\ula|Mux4~20_combout  & ((\ula|Mux5~5_combout  & (\ula|ShiftLeft0~51_combout )) # (!\ula|Mux5~5_combout  & ((\ula|ShiftLeft0~88_combout ))))) # (!\ula|Mux4~20_combout  & (((\ula|Mux5~5_combout ))))

	.dataa(\ula|ShiftLeft0~51_combout ),
	.datab(\ula|Mux4~20_combout ),
	.datac(\ula|Mux5~5_combout ),
	.datad(\ula|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~6 .lut_mask = 16'hBCB0;
defparam \ula|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
fiftyfivenm_lcell_comb \ula|Mux5~8 (
// Equation(s):
// \ula|Mux5~8_combout  = (\ula|Mux4~8_combout  & ((\ula|Mux5~7_combout  & (\ula|Add0~52_combout )) # (!\ula|Mux5~7_combout  & ((\ula|Mux5~6_combout ))))) # (!\ula|Mux4~8_combout  & (\ula|Mux5~7_combout ))

	.dataa(\ula|Mux4~8_combout ),
	.datab(\ula|Mux5~7_combout ),
	.datac(\ula|Add0~52_combout ),
	.datad(\ula|Mux5~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~8 .lut_mask = 16'hE6C4;
defparam \ula|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
fiftyfivenm_lcell_comb \ula|Mux5~9 (
// Equation(s):
// \ula|Mux5~9_combout  = (\ula|Mux25~17_combout  & (\ula|result~52_combout  & (\ula|Mux25~16_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux5~8_combout ) # (!\ula|Mux25~16_combout ))))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|result~52_combout ),
	.datac(\ula|Mux25~16_combout ),
	.datad(\ula|Mux5~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~9 .lut_mask = 16'hD585;
defparam \ula|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
fiftyfivenm_lcell_comb \ula|Mux5~10 (
// Equation(s):
// \ula|Mux5~10_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux5~9_combout  & ((\ula|ShiftLeft1~45_combout ))) # (!\ula|Mux5~9_combout  & (\ula|ShiftLeft1~43_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux5~9_combout ))))

	.dataa(\ula|ShiftLeft1~43_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|ShiftLeft1~45_combout ),
	.datad(\ula|Mux5~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~10 .lut_mask = 16'hF388;
defparam \ula|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
fiftyfivenm_lcell_comb \ula|Mux5~14 (
// Equation(s):
// \ula|Mux5~14_combout  = (\ula|Mux5~10_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\ula_ctrl|Mux0~9_combout ) # (\imen|memoria_ROM~84_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|Mux5~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~14 .lut_mask = 16'hFE00;
defparam \ula|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
fiftyfivenm_lcell_comb \ula|Mux5~12 (
// Equation(s):
// \ula|Mux5~12_combout  = (\ula|Mux25~18_combout  & ((\ula|Mux5~11_combout  & ((\ula|Mux5~14_combout ))) # (!\ula|Mux5~11_combout  & (\ula|Mux5~4_combout )))) # (!\ula|Mux25~18_combout  & (((\ula|Mux5~11_combout ))))

	.dataa(\ula|Mux25~18_combout ),
	.datab(\ula|Mux5~4_combout ),
	.datac(\ula|Mux5~11_combout ),
	.datad(\ula|Mux5~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~12 .lut_mask = 16'hF858;
defparam \ula|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
fiftyfivenm_lcell_comb \ula|Mux5~13 (
// Equation(s):
// \ula|Mux5~13_combout  = (\imen|memoria_ROM~92_combout  & ((\ula|Mux25~20_combout  & (\ula|Mux5~2_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux5~12_combout ))))) # (!\imen|memoria_ROM~92_combout  & (((\ula|Mux5~12_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\ula|Mux25~20_combout ),
	.datac(\ula|Mux5~2_combout ),
	.datad(\ula|Mux5~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux5~13 .lut_mask = 16'hF780;
defparam \ula|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[26]~71 (
// Equation(s):
// \mux_valor_write_data|saida[26]~71_combout  = (\ula|Mux5~13_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [7]),
	.datad(\ula|Mux5~13_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[26]~71 .lut_mask = 16'hDF00;
defparam \mux_valor_write_data|saida[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \regfile|regs[15][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[26]~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][26] .is_wysiwyg = "true";
defparam \regfile|regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~136 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~136_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][26]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][26]~q )))))

	.dataa(\regfile|regs[13][26]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[12][26]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~136 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[26]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~137 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~137_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[26]~136_combout  & (\regfile|regs[15][26]~q )) # (!\mux_in_2_ALU|saida[26]~136_combout  & ((\regfile|regs[14][26]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[26]~136_combout ))))

	.dataa(\regfile|regs[15][26]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[14][26]~q ),
	.datad(\mux_in_2_ALU|saida[26]~136_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~137 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[26]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~129 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~129_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][26]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][26]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][26]~q ),
	.datac(\regfile|regs[8][26]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~129 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~130 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~130_combout  = (\mux_in_2_ALU|saida[26]~129_combout  & (((\regfile|regs[11][26]~q ) # (!\imen|memoria_ROM~35_combout )))) # (!\mux_in_2_ALU|saida[26]~129_combout  & (\regfile|regs[9][26]~q  & ((\imen|memoria_ROM~35_combout ))))

	.dataa(\mux_in_2_ALU|saida[26]~129_combout ),
	.datab(\regfile|regs[9][26]~q ),
	.datac(\regfile|regs[11][26]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~130 .lut_mask = 16'hE4AA;
defparam \mux_in_2_ALU|saida[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~131 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~131_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][26]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][26]~q )))))

	.dataa(\regfile|regs[5][26]~q ),
	.datab(\regfile|regs[4][26]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~131 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[26]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~132 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~132_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[26]~131_combout  & (\regfile|regs[7][26]~q )) # (!\mux_in_2_ALU|saida[26]~131_combout  & ((\regfile|regs[6][26]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[26]~131_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[7][26]~q ),
	.datac(\regfile|regs[6][26]~q ),
	.datad(\mux_in_2_ALU|saida[26]~131_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~132 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~133 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~133_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][26]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][26]~q )))))

	.dataa(\regfile|regs[3][26]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][26]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~133 .lut_mask = 16'hB800;
defparam \mux_in_2_ALU|saida[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~134 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~134_combout  = (\mux_in_2_ALU|saida[26]~133_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][26]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][26]~q ),
	.datad(\mux_in_2_ALU|saida[26]~133_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~134 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[26]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~135 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~135_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\mux_in_2_ALU|saida[26]~132_combout )) # (!\imen|memoria_ROM~23_combout  & 
// ((\mux_in_2_ALU|saida[26]~134_combout )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[26]~132_combout ),
	.datad(\mux_in_2_ALU|saida[26]~134_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~135 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[26]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~138 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~138_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[26]~135_combout  & (\mux_in_2_ALU|saida[26]~137_combout )) # (!\mux_in_2_ALU|saida[26]~135_combout  & ((\mux_in_2_ALU|saida[26]~130_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[26]~135_combout ))))

	.dataa(\mux_in_2_ALU|saida[26]~137_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[26]~130_combout ),
	.datad(\mux_in_2_ALU|saida[26]~135_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~138 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[26]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~118 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~118_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][26]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][26]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[21][26]~q ),
	.datac(\regfile|regs[17][26]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~118 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~119 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~119_combout  = (\mux_in_2_ALU|saida[26]~118_combout  & (((\regfile|regs[29][26]~q ) # (!\imen|memoria_ROM~29_combout )))) # (!\mux_in_2_ALU|saida[26]~118_combout  & (\regfile|regs[25][26]~q  & ((\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[25][26]~q ),
	.datab(\mux_in_2_ALU|saida[26]~118_combout ),
	.datac(\regfile|regs[29][26]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~119 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~125 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~125_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][26]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][26]~q )))))

	.dataa(\regfile|regs[23][26]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][26]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~125 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~126 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~126_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[26]~125_combout  & ((\regfile|regs[31][26]~q ))) # (!\mux_in_2_ALU|saida[26]~125_combout  & (\regfile|regs[27][26]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[26]~125_combout ))))

	.dataa(\regfile|regs[27][26]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[31][26]~q ),
	.datad(\mux_in_2_ALU|saida[26]~125_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~126 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~120 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~120_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[26][26]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[18][26]~q )))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[26][26]~q ),
	.datac(\regfile|regs[18][26]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~120 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~121 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~121_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[26]~120_combout  & ((\regfile|regs[30][26]~q ))) # (!\mux_in_2_ALU|saida[26]~120_combout  & (\regfile|regs[22][26]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[26]~120_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][26]~q ),
	.datac(\regfile|regs[30][26]~q ),
	.datad(\mux_in_2_ALU|saida[26]~120_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~121 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~122 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~122_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[24][26]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[16][26]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[24][26]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[16][26]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~122 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~123 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~123_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[26]~122_combout  & ((\regfile|regs[28][26]~q ))) # (!\mux_in_2_ALU|saida[26]~122_combout  & (\regfile|regs[20][26]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[26]~122_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[20][26]~q ),
	.datac(\regfile|regs[28][26]~q ),
	.datad(\mux_in_2_ALU|saida[26]~122_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~123 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~124 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~124_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[26]~121_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// ((\mux_in_2_ALU|saida[26]~123_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[26]~121_combout ),
	.datad(\mux_in_2_ALU|saida[26]~123_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~124 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~127 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~127_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[26]~124_combout  & ((\mux_in_2_ALU|saida[26]~126_combout ))) # (!\mux_in_2_ALU|saida[26]~124_combout  & (\mux_in_2_ALU|saida[26]~119_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[26]~124_combout ))))

	.dataa(\mux_in_2_ALU|saida[26]~119_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[26]~126_combout ),
	.datad(\mux_in_2_ALU|saida[26]~124_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~127 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~128 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~128_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[26]~127_combout )

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[26]~127_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~128 .lut_mask = 16'hAA00;
defparam \mux_in_2_ALU|saida[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[26]~139 (
// Equation(s):
// \mux_in_2_ALU|saida[26]~139_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[26]~128_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[26]~138_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~18_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\mux_in_2_ALU|saida[26]~138_combout ),
	.datad(\mux_in_2_ALU|saida[26]~128_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[26]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[26]~139 .lut_mask = 16'hFFEA;
defparam \mux_in_2_ALU|saida[26]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
fiftyfivenm_lcell_comb \ula|Add1~54 (
// Equation(s):
// \ula|Add1~54_combout  = (\mux_in_2_ALU|saida[27]~117_combout  & ((\regfile|ReadData1[27]~676_combout  & (!\ula|Add1~53 )) # (!\regfile|ReadData1[27]~676_combout  & ((\ula|Add1~53 ) # (GND))))) # (!\mux_in_2_ALU|saida[27]~117_combout  & 
// ((\regfile|ReadData1[27]~676_combout  & (\ula|Add1~53  & VCC)) # (!\regfile|ReadData1[27]~676_combout  & (!\ula|Add1~53 ))))
// \ula|Add1~55  = CARRY((\mux_in_2_ALU|saida[27]~117_combout  & ((!\ula|Add1~53 ) # (!\regfile|ReadData1[27]~676_combout ))) # (!\mux_in_2_ALU|saida[27]~117_combout  & (!\regfile|ReadData1[27]~676_combout  & !\ula|Add1~53 )))

	.dataa(\mux_in_2_ALU|saida[27]~117_combout ),
	.datab(\regfile|ReadData1[27]~676_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~53 ),
	.combout(\ula|Add1~54_combout ),
	.cout(\ula|Add1~55 ));
// synopsys translate_off
defparam \ula|Add1~54 .lut_mask = 16'h692B;
defparam \ula|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
fiftyfivenm_lcell_comb \ula|Add1~56 (
// Equation(s):
// \ula|Add1~56_combout  = ((\mux_in_2_ALU|saida[28]~95_combout  $ (\regfile|ReadData1[28]~675_combout  $ (\ula|Add1~55 )))) # (GND)
// \ula|Add1~57  = CARRY((\mux_in_2_ALU|saida[28]~95_combout  & (\regfile|ReadData1[28]~675_combout  & !\ula|Add1~55 )) # (!\mux_in_2_ALU|saida[28]~95_combout  & ((\regfile|ReadData1[28]~675_combout ) # (!\ula|Add1~55 ))))

	.dataa(\mux_in_2_ALU|saida[28]~95_combout ),
	.datab(\regfile|ReadData1[28]~675_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~55 ),
	.combout(\ula|Add1~56_combout ),
	.cout(\ula|Add1~57 ));
// synopsys translate_off
defparam \ula|Add1~56 .lut_mask = 16'h964D;
defparam \ula|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
fiftyfivenm_lcell_comb \ula|Mux3~10 (
// Equation(s):
// \ula|Mux3~10_combout  = (\ula_ctrl|Mux0~9_combout  & (!\ula_ctrl|Mux3~12_combout  & \ula|Add1~56_combout ))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula|Add1~56_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~10 .lut_mask = 16'h0C00;
defparam \ula|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
fiftyfivenm_lcell_comb \ula|Mux3~2 (
// Equation(s):
// \ula|Mux3~2_combout  = (\ula_ctrl|Mux0~9_combout  & (((\regfile|Equal1~1_combout )))) # (!\ula_ctrl|Mux0~9_combout  & ((\regfile|ReadData1[28]~675_combout ) # ((\mux_in_2_ALU|saida[28]~95_combout ))))

	.dataa(\regfile|ReadData1[28]~675_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\mux_in_2_ALU|saida[28]~95_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~2 .lut_mask = 16'hFE32;
defparam \ula|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
fiftyfivenm_lcell_comb \ula|ShiftRight2~1 (
// Equation(s):
// \ula|ShiftRight2~1_combout  = (!\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[29]~63_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[28]~84_combout ))))

	.dataa(\regfile|ReadData1[28]~84_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[29]~63_combout ),
	.datad(\imen|memoria_ROM~92_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~1 .lut_mask = 16'h00E2;
defparam \ula|ShiftRight2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
fiftyfivenm_lcell_comb \ula|ShiftRight2~0 (
// Equation(s):
// \ula|ShiftRight2~0_combout  = (\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[31]~21_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[30]~42_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\regfile|ReadData1[31]~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~0 .lut_mask = 16'hA820;
defparam \ula|ShiftRight2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
fiftyfivenm_lcell_comb \ula|ShiftRight2~2 (
// Equation(s):
// \ula|ShiftRight2~2_combout  = (\ula|ShiftRight2~1_combout ) # (\ula|ShiftRight2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftRight2~1_combout ),
	.datad(\ula|ShiftRight2~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~2 .lut_mask = 16'hFFF0;
defparam \ula|ShiftRight2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
fiftyfivenm_lcell_comb \ula|ShiftRight3~41 (
// Equation(s):
// \ula|ShiftRight3~41_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~84_combout  & ((\ula|ShiftRight2~2_combout ))) # (!\imen|memoria_ROM~84_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[31]~21_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|ShiftRight2~2_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~41 .lut_mask = 16'h5404;
defparam \ula|ShiftRight3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~30 (
// Equation(s):
// \ula|ShiftRight0~30_combout  = (!\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[30]~42_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[28]~84_combout ))))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\regfile|ReadData1[28]~84_combout ),
	.datad(\regfile|ReadData1[30]~42_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~30 .lut_mask = 16'h3210;
defparam \ula|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~29 (
// Equation(s):
// \ula|ShiftRight0~29_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[31]~21_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[29]~63_combout ))))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\regfile|ReadData1[29]~63_combout ),
	.datad(\regfile|ReadData1[31]~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~29 .lut_mask = 16'hC840;
defparam \ula|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~31 (
// Equation(s):
// \ula|ShiftRight0~31_combout  = (\ula|ShiftRight0~30_combout ) # (\ula|ShiftRight0~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftRight0~30_combout ),
	.datad(\ula|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~31 .lut_mask = 16'hFFF0;
defparam \ula|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
fiftyfivenm_lcell_comb \ula|ShiftRight1~75 (
// Equation(s):
// \ula|ShiftRight1~75_combout  = (!\mux_in_2_ALU|saida[2]~633_combout  & (!\mux_in_2_ALU|saida[3]~690_combout  & ((!\mux_in_2_ALU|saida[2]~643_combout ) # (!\mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[2]~633_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\mux_in_2_ALU|saida[2]~643_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~75_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~75 .lut_mask = 16'h0103;
defparam \ula|ShiftRight1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
fiftyfivenm_lcell_comb \ula|ShiftRight1~72 (
// Equation(s):
// \ula|ShiftRight1~72_combout  = (\ula|ShiftLeft0~9_combout  & ((\ula|ShiftRight1~75_combout  & (\ula|ShiftRight0~31_combout )) # (!\ula|ShiftRight1~75_combout  & ((\regfile|ReadData1[31]~21_combout ))))) # (!\ula|ShiftLeft0~9_combout  & 
// (((\regfile|ReadData1[31]~21_combout ))))

	.dataa(\ula|ShiftRight0~31_combout ),
	.datab(\ula|ShiftLeft0~9_combout ),
	.datac(\ula|ShiftRight1~75_combout ),
	.datad(\regfile|ReadData1[31]~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~72_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~72 .lut_mask = 16'hBF80;
defparam \ula|ShiftRight1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
fiftyfivenm_lcell_comb \ula|Mux3~12 (
// Equation(s):
// \ula|Mux3~12_combout  = (\ula|ShiftRight1~75_combout  & (\ula|ShiftLeft0~9_combout  & ((\ula|ShiftRight0~30_combout ) # (\ula|ShiftRight0~29_combout ))))

	.dataa(\ula|ShiftRight1~75_combout ),
	.datab(\ula|ShiftRight0~30_combout ),
	.datac(\ula|ShiftRight0~29_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~12 .lut_mask = 16'hA800;
defparam \ula|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
fiftyfivenm_lcell_comb \ula|Mux3~3 (
// Equation(s):
// \ula|Mux3~3_combout  = (\ula_ctrl|Mux3~12_combout  & (((\ula|ShiftRight1~72_combout )) # (!\ula_ctrl|Mux0~9_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux3~12_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight1~72_combout ),
	.datad(\ula|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~3 .lut_mask = 16'hE6A2;
defparam \ula|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
fiftyfivenm_lcell_comb \ula|Mux3~4 (
// Equation(s):
// \ula|Mux3~4_combout  = (\ula_ctrl|Mux0~9_combout  & (!\ula|Mux3~2_combout  & ((\ula|Mux3~3_combout )))) # (!\ula_ctrl|Mux0~9_combout  & ((\ula|Mux3~3_combout  & ((\ula|ShiftRight3~41_combout ))) # (!\ula|Mux3~3_combout  & (!\ula|Mux3~2_combout ))))

	.dataa(\ula|Mux3~2_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight3~41_combout ),
	.datad(\ula|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~4 .lut_mask = 16'h7411;
defparam \ula|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft1~10 (
// Equation(s):
// \ula|ShiftLeft1~10_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~124_combout ) # (\imen|memoria_ROM~125_combout )))

	.dataa(\imen|memoria_ROM~124_combout ),
	.datab(gnd),
	.datac(\pc|PC [6]),
	.datad(\imen|memoria_ROM~125_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~10 .lut_mask = 16'hF0A0;
defparam \ula|ShiftLeft1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft1~47 (
// Equation(s):
// \ula|ShiftLeft1~47_combout  = (\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[25]~462_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[26]~483_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[26]~483_combout ),
	.datad(\regfile|ReadData1[25]~462_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~47 .lut_mask = 16'hA820;
defparam \ula|ShiftLeft1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft1~49 (
// Equation(s):
// \ula|ShiftLeft1~49_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftLeft1~47_combout ) # ((!\imen|memoria_ROM~92_combout  & \ula|ShiftLeft1~48_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\ula|ShiftLeft1~47_combout ),
	.datac(\ula|ShiftLeft1~48_combout ),
	.datad(\ula|ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~49 .lut_mask = 16'hDC00;
defparam \ula|ShiftLeft1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft1~50 (
// Equation(s):
// \ula|ShiftLeft1~50_combout  = (\ula|ShiftLeft1~49_combout ) # ((!\imen|memoria_ROM~84_combout  & (\ula|ShiftLeft1~4_combout  & !\ula|ShiftLeft1~10_combout )))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\ula|ShiftLeft1~4_combout ),
	.datac(\ula|ShiftLeft1~10_combout ),
	.datad(\ula|ShiftLeft1~49_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~50 .lut_mask = 16'hFF04;
defparam \ula|ShiftLeft1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
fiftyfivenm_lcell_comb \ula|Mux3~7 (
// Equation(s):
// \ula|Mux3~7_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftLeft1~50_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & ((\ula|Add1~56_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftLeft1~50_combout ),
	.datad(\ula|Add1~56_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~7 .lut_mask = 16'hB9A8;
defparam \ula|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
fiftyfivenm_lcell_comb \ula|Mux3~8 (
// Equation(s):
// \ula|Mux3~8_combout  = (\regfile|ReadData1[28]~675_combout  & ((\ula|Mux3~7_combout ) # ((\ula_ctrl|Mux0~9_combout  & \mux_in_2_ALU|saida[28]~95_combout )))) # (!\regfile|ReadData1[28]~675_combout  & (\ula|Mux3~7_combout  & 
// ((\mux_in_2_ALU|saida[28]~95_combout ) # (!\ula_ctrl|Mux0~9_combout ))))

	.dataa(\regfile|ReadData1[28]~675_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\mux_in_2_ALU|saida[28]~95_combout ),
	.datad(\ula|Mux3~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~8 .lut_mask = 16'hFB80;
defparam \ula|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
fiftyfivenm_lcell_comb \ula|ShiftRight2~21 (
// Equation(s):
// \ula|ShiftRight2~21_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftRight2~1_combout ) # (\ula|ShiftRight2~0_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftLeft1~7_combout ),
	.datac(\ula|ShiftRight2~1_combout ),
	.datad(\ula|ShiftRight2~0_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~21 .lut_mask = 16'hCCC0;
defparam \ula|ShiftRight2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
fiftyfivenm_lcell_comb \ula|result~55 (
// Equation(s):
// \ula|result~55_combout  = \regfile|ReadData1[28]~675_combout  $ (\mux_in_2_ALU|saida[28]~95_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|ReadData1[28]~675_combout ),
	.datad(\mux_in_2_ALU|saida[28]~95_combout ),
	.cin(gnd),
	.combout(\ula|result~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~55 .lut_mask = 16'h0FF0;
defparam \ula|result~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
fiftyfivenm_lcell_comb \ula|Mux3~5 (
// Equation(s):
// \ula|Mux3~5_combout  = (\ula_ctrl|Mux0~9_combout  & (((\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\ula|result~55_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (\ula|ShiftRight2~21_combout ))))

	.dataa(\ula|ShiftRight2~21_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula|result~55_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~5 .lut_mask = 16'hF2C2;
defparam \ula|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~119 (
// Equation(s):
// \ula|ShiftLeft0~119_combout  = (!\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[26]~483_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[28]~84_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\regfile|ReadData1[28]~84_combout ),
	.datac(\regfile|ReadData1[26]~483_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~119 .lut_mask = 16'h5044;
defparam \ula|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~118 (
// Equation(s):
// \ula|ShiftLeft0~118_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[25]~462_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[27]~441_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\regfile|ReadData1[27]~441_combout ),
	.datad(\regfile|ReadData1[25]~462_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~118 .lut_mask = 16'hA820;
defparam \ula|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~95 (
// Equation(s):
// \ula|ShiftLeft0~95_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~90_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~94_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~94_combout ),
	.datad(\ula|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~95 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~120 (
// Equation(s):
// \ula|ShiftLeft0~120_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftLeft0~95_combout )))) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~119_combout ) # ((\ula|ShiftLeft0~118_combout ))))

	.dataa(\ula|ShiftLeft0~119_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~118_combout ),
	.datad(\ula|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~120 .lut_mask = 16'hFE32;
defparam \ula|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~78 (
// Equation(s):
// \ula|ShiftLeft0~78_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~72_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~77_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~72_combout ),
	.datad(\ula|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~78 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~116 (
// Equation(s):
// \ula|ShiftLeft0~116_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~101_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~105_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~105_combout ),
	.datad(\ula|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~116 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~117 (
// Equation(s):
// \ula|ShiftLeft0~117_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftLeft0~78_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~116_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~78_combout ),
	.datad(\ula|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~117 .lut_mask = 16'hA280;
defparam \ula|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~121 (
// Equation(s):
// \ula|ShiftLeft0~121_combout  = (\ula|ShiftRight0~108_combout  & ((\ula|ShiftLeft0~117_combout ) # ((!\mux_in_2_ALU|saida[2]~644_combout  & \ula|ShiftLeft0~120_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftRight0~108_combout ),
	.datac(\ula|ShiftLeft0~120_combout ),
	.datad(\ula|ShiftLeft0~117_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~121 .lut_mask = 16'hCC40;
defparam \ula|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~59 (
// Equation(s):
// \ula|ShiftLeft0~59_combout  = (\ula|ShiftRight0~53_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~19_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~23_combout ))))

	.dataa(\ula|ShiftRight0~53_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~23_combout ),
	.datad(\ula|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~59 .lut_mask = 16'hA820;
defparam \ula|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~57 (
// Equation(s):
// \ula|ShiftLeft0~57_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~52_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~56_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~52_combout ),
	.datad(\ula|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~57 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~41 (
// Equation(s):
// \ula|ShiftLeft0~41_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~36_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~40_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~36_combout ),
	.datad(\ula|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~41 .lut_mask = 16'hF5A0;
defparam \ula|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~58 (
// Equation(s):
// \ula|ShiftLeft0~58_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~41_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~57_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftLeft0~57_combout ),
	.datad(\ula|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~58 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~22 (
// Equation(s):
// \ula|ShiftLeft0~22_combout  = (\ula|ShiftLeft1~4_combout  & (!\mux_in_2_ALU|saida[0]~668_combout  & (\mux_in_2_ALU|saida[2]~644_combout  & !\mux_in_2_ALU|saida[1]~666_combout )))

	.dataa(\ula|ShiftLeft1~4_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~22 .lut_mask = 16'h0020;
defparam \ula|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~60 (
// Equation(s):
// \ula|ShiftLeft0~60_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~59_combout ) # ((\ula|ShiftLeft0~22_combout )))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftLeft0~58_combout ))))

	.dataa(\ula|ShiftLeft0~59_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~58_combout ),
	.datad(\ula|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~60 .lut_mask = 16'hFCB8;
defparam \ula|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~122 (
// Equation(s):
// \ula|ShiftLeft0~122_combout  = (!\ula|ShiftLeft0~10_combout  & ((\ula|ShiftLeft0~121_combout ) # ((\mux_in_2_ALU|saida[4]~712_combout  & \ula|ShiftLeft0~60_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~712_combout ),
	.datab(\ula|ShiftLeft0~10_combout ),
	.datac(\ula|ShiftLeft0~121_combout ),
	.datad(\ula|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~122 .lut_mask = 16'h3230;
defparam \ula|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
fiftyfivenm_lcell_comb \ula|Mux3~6 (
// Equation(s):
// \ula|Mux3~6_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux3~5_combout  & ((\ula|ShiftLeft0~122_combout ))) # (!\ula|Mux3~5_combout  & (\ula|Add0~56_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux3~5_combout ))))

	.dataa(\ula|Add0~56_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux3~5_combout ),
	.datad(\ula|ShiftLeft0~122_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~6 .lut_mask = 16'hF838;
defparam \ula|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
fiftyfivenm_lcell_comb \ula|Mux3~9 (
// Equation(s):
// \ula|Mux3~9_combout  = (\ula_ctrl|Mux2~11_combout  & ((\ula_ctrl|Mux1~13_combout ) # ((\ula|Mux3~6_combout )))) # (!\ula_ctrl|Mux2~11_combout  & (!\ula_ctrl|Mux1~13_combout  & (\ula|Mux3~8_combout )))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux1~13_combout ),
	.datac(\ula|Mux3~8_combout ),
	.datad(\ula|Mux3~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~9 .lut_mask = 16'hBA98;
defparam \ula|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
fiftyfivenm_lcell_comb \ula|Mux3~11 (
// Equation(s):
// \ula|Mux3~11_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux3~9_combout  & (\ula|Mux3~10_combout )) # (!\ula|Mux3~9_combout  & ((\ula|Mux3~4_combout ))))) # (!\ula_ctrl|Mux1~13_combout  & (((\ula|Mux3~9_combout ))))

	.dataa(\ula|Mux3~10_combout ),
	.datab(\ula_ctrl|Mux1~13_combout ),
	.datac(\ula|Mux3~4_combout ),
	.datad(\ula|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux3~11 .lut_mask = 16'hBBC0;
defparam \ula|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[28]~69 (
// Equation(s):
// \mux_valor_write_data|saida[28]~69_combout  = (\ula|Mux3~11_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [7]),
	.datad(\ula|Mux3~11_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[28]~69 .lut_mask = 16'hDF00;
defparam \mux_valor_write_data|saida[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
fiftyfivenm_lcell_comb \regfile|regs[9][28]~feeder (
// Equation(s):
// \regfile|regs[9][28]~feeder_combout  = \mux_valor_write_data|saida[28]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[28]~69_combout ),
	.cin(gnd),
	.combout(\regfile|regs[9][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[9][28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[9][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \regfile|regs[9][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[9][28] .is_wysiwyg = "true";
defparam \regfile|regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~85 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~85_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][28]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][28]~q )))))

	.dataa(\regfile|regs[10][28]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[8][28]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~85 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~86 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~86_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[28]~85_combout  & ((\regfile|regs[11][28]~q ))) # (!\mux_in_2_ALU|saida[28]~85_combout  & (\regfile|regs[9][28]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[28]~85_combout ))))

	.dataa(\regfile|regs[9][28]~q ),
	.datab(\regfile|regs[11][28]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\mux_in_2_ALU|saida[28]~85_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~86 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~89 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~89_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][28]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][28]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[3][28]~q ),
	.datac(\regfile|regs[1][28]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~89 .lut_mask = 16'hD800;
defparam \mux_in_2_ALU|saida[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~90 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~90_combout  = (\mux_in_2_ALU|saida[28]~89_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][28]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][28]~q ),
	.datad(\mux_in_2_ALU|saida[28]~89_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~90 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~87 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~87_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][28]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][28]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[5][28]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[4][28]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~87 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~88 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~88_combout  = (\mux_in_2_ALU|saida[28]~87_combout  & (((\regfile|regs[7][28]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[28]~87_combout  & (\regfile|regs[6][28]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[6][28]~q ),
	.datab(\mux_in_2_ALU|saida[28]~87_combout ),
	.datac(\regfile|regs[7][28]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~88 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~91 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~91_combout  = (\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout ) # ((\mux_in_2_ALU|saida[28]~88_combout )))) # (!\imen|memoria_ROM~23_combout  & (!\imen|memoria_ROM~29_combout  & (\mux_in_2_ALU|saida[28]~90_combout 
// )))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[28]~90_combout ),
	.datad(\mux_in_2_ALU|saida[28]~88_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~91 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~92 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~92_combout  = (\imen|memoria_ROM~35_combout  & (((\regfile|regs[13][28]~q ) # (\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (\regfile|regs[12][28]~q  & ((!\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[12][28]~q ),
	.datab(\regfile|regs[13][28]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~92 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~93 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~93_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[28]~92_combout  & (\regfile|regs[15][28]~q )) # (!\mux_in_2_ALU|saida[28]~92_combout  & ((\regfile|regs[14][28]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[28]~92_combout ))))

	.dataa(\regfile|regs[15][28]~q ),
	.datab(\regfile|regs[14][28]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_in_2_ALU|saida[28]~92_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~93 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~94 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~94_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[28]~91_combout  & ((\mux_in_2_ALU|saida[28]~93_combout ))) # (!\mux_in_2_ALU|saida[28]~91_combout  & (\mux_in_2_ALU|saida[28]~86_combout )))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[28]~91_combout ))))

	.dataa(\mux_in_2_ALU|saida[28]~86_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[28]~91_combout ),
	.datad(\mux_in_2_ALU|saida[28]~93_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~94 .lut_mask = 16'hF838;
defparam \mux_in_2_ALU|saida[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~74 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~74_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][28]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][28]~q )))))

	.dataa(\regfile|regs[21][28]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[17][28]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~74 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~75 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~75_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[28]~74_combout  & ((\regfile|regs[29][28]~q ))) # (!\mux_in_2_ALU|saida[28]~74_combout  & (\regfile|regs[25][28]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[28]~74_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][28]~q ),
	.datac(\regfile|regs[29][28]~q ),
	.datad(\mux_in_2_ALU|saida[28]~74_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~75 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~81 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~81_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[23][28]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[19][28]~q )))))

	.dataa(\regfile|regs[23][28]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][28]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~81 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~82 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~82_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[28]~81_combout  & ((\regfile|regs[31][28]~q ))) # (!\mux_in_2_ALU|saida[28]~81_combout  & (\regfile|regs[27][28]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[28]~81_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[27][28]~q ),
	.datac(\regfile|regs[31][28]~q ),
	.datad(\mux_in_2_ALU|saida[28]~81_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~82 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~78 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~78_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[24][28]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[16][28]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[24][28]~q ),
	.datab(\regfile|regs[16][28]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~78 .lut_mask = 16'hF0AC;
defparam \mux_in_2_ALU|saida[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~79 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~79_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[28]~78_combout  & ((\regfile|regs[28][28]~q ))) # (!\mux_in_2_ALU|saida[28]~78_combout  & (\regfile|regs[20][28]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[28]~78_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[20][28]~q ),
	.datac(\regfile|regs[28][28]~q ),
	.datad(\mux_in_2_ALU|saida[28]~78_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~79 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~76 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~76_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][28]~q ))) # (!\imen|memoria_ROM~29_combout  & 
// (\regfile|regs[18][28]~q ))))

	.dataa(\regfile|regs[18][28]~q ),
	.datab(\regfile|regs[26][28]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~76 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~77 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~77_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[28]~76_combout  & ((\regfile|regs[30][28]~q ))) # (!\mux_in_2_ALU|saida[28]~76_combout  & (\regfile|regs[22][28]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[28]~76_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][28]~q ),
	.datac(\regfile|regs[30][28]~q ),
	.datad(\mux_in_2_ALU|saida[28]~76_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~77 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~80 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~80_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[28]~77_combout ))) # (!\imen|memoria_ROM~39_combout  & 
// (\mux_in_2_ALU|saida[28]~79_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[28]~79_combout ),
	.datad(\mux_in_2_ALU|saida[28]~77_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~80 .lut_mask = 16'hDC98;
defparam \mux_in_2_ALU|saida[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~83 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~83_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[28]~80_combout  & ((\mux_in_2_ALU|saida[28]~82_combout ))) # (!\mux_in_2_ALU|saida[28]~80_combout  & (\mux_in_2_ALU|saida[28]~75_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[28]~80_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[28]~75_combout ),
	.datac(\mux_in_2_ALU|saida[28]~82_combout ),
	.datad(\mux_in_2_ALU|saida[28]~80_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~83 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~84 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~84_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[28]~83_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[28]~83_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~84 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[28]~95 (
// Equation(s):
// \mux_in_2_ALU|saida[28]~95_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[28]~84_combout ) # ((\mux_in_2_ALU|saida[28]~94_combout  & \mux_in_2_ALU|saida[31]~713_combout )))

	.dataa(\mux_in_2_ALU|saida[28]~94_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[31]~713_combout ),
	.datad(\mux_in_2_ALU|saida[28]~84_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[28]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[28]~95 .lut_mask = 16'hFFEC;
defparam \mux_in_2_ALU|saida[28]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
fiftyfivenm_lcell_comb \ula|Mux2~7 (
// Equation(s):
// \ula|Mux2~7_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|Add1~58_combout  & !\ula_ctrl|Mux3~12_combout ))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~58_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~7 .lut_mask = 16'h00C0;
defparam \ula|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~123 (
// Equation(s):
// \ula|ShiftLeft0~123_combout  = (!\mux_in_2_ALU|saida[4]~712_combout  & (!\ula|ShiftLeft0~12_combout  & (!\ula|ShiftLeft0~8_combout  & !\ula|ShiftLeft0~4_combout )))

	.dataa(\mux_in_2_ALU|saida[4]~712_combout ),
	.datab(\ula|ShiftLeft0~12_combout ),
	.datac(\ula|ShiftLeft0~8_combout ),
	.datad(\ula|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~123 .lut_mask = 16'h0001;
defparam \ula|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~73 (
// Equation(s):
// \ula|ShiftRight1~73_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftLeft0~123_combout  & ((\ula|ShiftRight1~9_combout ))) # (!\ula|ShiftLeft0~123_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[31]~21_combout ),
	.datac(\ula|ShiftRight1~9_combout ),
	.datad(\ula|ShiftLeft0~123_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~73_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~73 .lut_mask = 16'h5044;
defparam \ula|ShiftRight1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~110 (
// Equation(s):
// \ula|ShiftRight0~110_combout  = (\ula|ShiftRight1~75_combout  & (\ula|ShiftRight0~56_combout  & \ula|ShiftLeft0~9_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftRight1~75_combout ),
	.datac(\ula|ShiftRight0~56_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~110 .lut_mask = 16'hC000;
defparam \ula|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
fiftyfivenm_lcell_comb \ula|result~56 (
// Equation(s):
// \ula|result~56_combout  = (\mux_in_2_ALU|saida[29]~73_combout ) # (\regfile|ReadData1[29]~674_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[29]~73_combout ),
	.datad(\regfile|ReadData1[29]~674_combout ),
	.cin(gnd),
	.combout(\ula|result~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~56 .lut_mask = 16'hFFF0;
defparam \ula|result~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
fiftyfivenm_lcell_comb \ula|ShiftRight3~0 (
// Equation(s):
// \ula|ShiftRight3~0_combout  = (\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[30]~42_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[29]~63_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\regfile|ReadData1[29]~63_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~0 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
fiftyfivenm_lcell_comb \ula|ShiftRight3~42 (
// Equation(s):
// \ula|ShiftRight3~42_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftLeft1~8_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\ula|ShiftLeft1~8_combout  & ((\ula|ShiftRight3~0_combout )))))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight3~0_combout ),
	.datad(\ula|ShiftLeft1~8_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~42 .lut_mask = 16'h2230;
defparam \ula|ShiftRight3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
fiftyfivenm_lcell_comb \ula|Mux2~0 (
// Equation(s):
// \ula|Mux2~0_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftRight3~42_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (!\ula|result~56_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|result~56_combout ),
	.datad(\ula|ShiftRight3~42_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~0 .lut_mask = 16'hAB89;
defparam \ula|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
fiftyfivenm_lcell_comb \ula|Mux2~1 (
// Equation(s):
// \ula|Mux2~1_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux2~0_combout  & (\ula|ShiftRight1~73_combout )) # (!\ula|Mux2~0_combout  & ((\ula|ShiftRight0~110_combout ))))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux2~0_combout ))))

	.dataa(\ula|ShiftRight1~73_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight0~110_combout ),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~1 .lut_mask = 16'hBBC0;
defparam \ula|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft1~52 (
// Equation(s):
// \ula|ShiftLeft1~52_combout  = (\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[28]~84_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[29]~63_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[28]~84_combout ),
	.datad(\regfile|ReadData1[29]~63_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~52 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft1~51 (
// Equation(s):
// \ula|ShiftLeft1~51_combout  = (!\imen|memoria_ROM~84_combout  & ((\imen|memoria_ROM~95_combout  & (\ula|ShiftLeft1~4_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[1]~702_combout )))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\ula|ShiftLeft1~4_combout ),
	.datad(\regfile|ReadData1[1]~702_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~51 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft1~53 (
// Equation(s):
// \ula|ShiftLeft1~53_combout  = (!\imen|memoria_ROM~92_combout  & ((\ula|ShiftLeft1~51_combout ) # ((\ula|ShiftLeft1~7_combout  & \ula|ShiftLeft1~52_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\ula|ShiftLeft1~7_combout ),
	.datac(\ula|ShiftLeft1~52_combout ),
	.datad(\ula|ShiftLeft1~51_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~53 .lut_mask = 16'h5540;
defparam \ula|ShiftLeft1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft1~46 (
// Equation(s):
// \ula|ShiftLeft1~46_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[26]~483_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[27]~441_combout ))))

	.dataa(\regfile|ReadData1[27]~441_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[26]~483_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~46 .lut_mask = 16'h00E2;
defparam \ula|ShiftLeft1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft1~54 (
// Equation(s):
// \ula|ShiftLeft1~54_combout  = (\ula|ShiftLeft1~53_combout ) # ((\imen|memoria_ROM~92_combout  & (\imen|memoria_ROM~84_combout  & \ula|ShiftLeft1~46_combout )))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\ula|ShiftLeft1~53_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|ShiftLeft1~46_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~54 .lut_mask = 16'hECCC;
defparam \ula|ShiftLeft1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
fiftyfivenm_lcell_comb \ula|Mux2~4 (
// Equation(s):
// \ula|Mux2~4_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftLeft1~54_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (\ula|Add1~58_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~58_combout ),
	.datad(\ula|ShiftLeft1~54_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~4 .lut_mask = 16'hBA98;
defparam \ula|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
fiftyfivenm_lcell_comb \ula|Mux2~5 (
// Equation(s):
// \ula|Mux2~5_combout  = (\regfile|ReadData1[29]~674_combout  & ((\ula|Mux2~4_combout ) # ((\ula_ctrl|Mux0~9_combout  & \mux_in_2_ALU|saida[29]~73_combout )))) # (!\regfile|ReadData1[29]~674_combout  & (\ula|Mux2~4_combout  & 
// ((\mux_in_2_ALU|saida[29]~73_combout ) # (!\ula_ctrl|Mux0~9_combout ))))

	.dataa(\regfile|ReadData1[29]~674_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\mux_in_2_ALU|saida[29]~73_combout ),
	.datad(\ula|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~5 .lut_mask = 16'hFB80;
defparam \ula|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
fiftyfivenm_lcell_comb \ula|ShiftRight2~22 (
// Equation(s):
// \ula|ShiftRight2~22_combout  = (\regfile|ReadData1[31]~21_combout  & (!\imen|memoria_ROM~95_combout  & (!\regfile|Equal1~1_combout  & \imen|memoria_ROM~92_combout )))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\imen|memoria_ROM~92_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~22 .lut_mask = 16'h0200;
defparam \ula|ShiftRight2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
fiftyfivenm_lcell_comb \ula|ShiftRight2~23 (
// Equation(s):
// \ula|ShiftRight2~23_combout  = (\imen|memoria_ROM~84_combout  & ((\ula|ShiftRight2~22_combout ) # ((!\imen|memoria_ROM~92_combout  & \ula|ShiftRight3~3_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\ula|ShiftRight2~22_combout ),
	.datad(\ula|ShiftRight3~3_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~23 .lut_mask = 16'hA2A0;
defparam \ula|ShiftRight2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
fiftyfivenm_lcell_comb \ula|result~57 (
// Equation(s):
// \ula|result~57_combout  = \regfile|ReadData1[29]~674_combout  $ (\mux_in_2_ALU|saida[29]~73_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|ReadData1[29]~674_combout ),
	.datad(\mux_in_2_ALU|saida[29]~73_combout ),
	.cin(gnd),
	.combout(\ula|result~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~57 .lut_mask = 16'h0FF0;
defparam \ula|result~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
fiftyfivenm_lcell_comb \ula|Mux2~2 (
// Equation(s):
// \ula|Mux2~2_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|result~57_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (\ula|ShiftRight2~23_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight2~23_combout ),
	.datad(\ula|result~57_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~2 .lut_mask = 16'hBA98;
defparam \ula|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~124 (
// Equation(s):
// \ula|ShiftLeft0~124_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~105_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~108_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~105_combout ),
	.datad(\ula|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~124 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~125 (
// Equation(s):
// \ula|ShiftLeft0~125_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftLeft0~83_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~124_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftLeft0~83_combout ),
	.datad(\ula|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~125 .lut_mask = 16'hC480;
defparam \ula|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~127 (
// Equation(s):
// \ula|ShiftLeft0~127_combout  = (!\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[27]~441_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[29]~63_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\regfile|ReadData1[29]~63_combout ),
	.datac(\regfile|ReadData1[27]~441_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~127 .lut_mask = 16'h5044;
defparam \ula|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~98 (
// Equation(s):
// \ula|ShiftLeft0~98_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~94_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~97_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~94_combout ),
	.datad(\ula|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~98 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~126 (
// Equation(s):
// \ula|ShiftLeft0~126_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[26]~483_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[28]~84_combout )))))

	.dataa(\regfile|ReadData1[26]~483_combout ),
	.datab(\regfile|ReadData1[28]~84_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\mux_in_2_ALU|saida[0]~668_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~126 .lut_mask = 16'hAC00;
defparam \ula|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~128 (
// Equation(s):
// \ula|ShiftLeft0~128_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftLeft0~98_combout )))) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~127_combout ) # ((\ula|ShiftLeft0~126_combout ))))

	.dataa(\ula|ShiftLeft0~127_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~98_combout ),
	.datad(\ula|ShiftLeft0~126_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~128 .lut_mask = 16'hF3E2;
defparam \ula|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~129 (
// Equation(s):
// \ula|ShiftLeft0~129_combout  = (\ula|ShiftRight0~108_combout  & ((\ula|ShiftLeft0~125_combout ) # ((!\mux_in_2_ALU|saida[2]~644_combout  & \ula|ShiftLeft0~128_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftRight0~108_combout ),
	.datac(\ula|ShiftLeft0~125_combout ),
	.datad(\ula|ShiftLeft0~128_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~129 .lut_mask = 16'hC4C0;
defparam \ula|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~61 (
// Equation(s):
// \ula|ShiftLeft0~61_combout  = (\ula|ShiftRight0~53_combout  & ((\ula|ShiftLeft0~28_combout ) # ((\ula|ShiftRight0~113_combout  & \ula|ShiftLeft0~11_combout )))) # (!\ula|ShiftRight0~53_combout  & (\ula|ShiftRight0~113_combout  & 
// (\ula|ShiftLeft0~11_combout )))

	.dataa(\ula|ShiftRight0~53_combout ),
	.datab(\ula|ShiftRight0~113_combout ),
	.datac(\ula|ShiftLeft0~11_combout ),
	.datad(\ula|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~61 .lut_mask = 16'hEAC0;
defparam \ula|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~64 (
// Equation(s):
// \ula|ShiftLeft0~64_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~45_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~63_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftLeft0~63_combout ),
	.datad(\ula|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~64 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~65 (
// Equation(s):
// \ula|ShiftLeft0~65_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftLeft0~61_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~64_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~61_combout ),
	.datad(\ula|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~65 .lut_mask = 16'hF3C0;
defparam \ula|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~130 (
// Equation(s):
// \ula|ShiftLeft0~130_combout  = (!\ula|ShiftLeft0~10_combout  & ((\ula|ShiftLeft0~129_combout ) # ((\mux_in_2_ALU|saida[4]~712_combout  & \ula|ShiftLeft0~65_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~712_combout ),
	.datab(\ula|ShiftLeft0~10_combout ),
	.datac(\ula|ShiftLeft0~129_combout ),
	.datad(\ula|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~130 .lut_mask = 16'h3230;
defparam \ula|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
fiftyfivenm_lcell_comb \ula|Mux2~3 (
// Equation(s):
// \ula|Mux2~3_combout  = (\ula|Mux2~2_combout  & (((\ula|ShiftLeft0~130_combout )) # (!\ula_ctrl|Mux0~9_combout ))) # (!\ula|Mux2~2_combout  & (\ula_ctrl|Mux0~9_combout  & (\ula|Add0~58_combout )))

	.dataa(\ula|Mux2~2_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add0~58_combout ),
	.datad(\ula|ShiftLeft0~130_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~3 .lut_mask = 16'hEA62;
defparam \ula|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
fiftyfivenm_lcell_comb \ula|Mux2~6 (
// Equation(s):
// \ula|Mux2~6_combout  = (\ula_ctrl|Mux2~11_combout  & ((\ula_ctrl|Mux1~13_combout ) # ((\ula|Mux2~3_combout )))) # (!\ula_ctrl|Mux2~11_combout  & (!\ula_ctrl|Mux1~13_combout  & (\ula|Mux2~5_combout )))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux1~13_combout ),
	.datac(\ula|Mux2~5_combout ),
	.datad(\ula|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~6 .lut_mask = 16'hBA98;
defparam \ula|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
fiftyfivenm_lcell_comb \ula|Mux2~8 (
// Equation(s):
// \ula|Mux2~8_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux2~6_combout  & (\ula|Mux2~7_combout )) # (!\ula|Mux2~6_combout  & ((\ula|Mux2~1_combout ))))) # (!\ula_ctrl|Mux1~13_combout  & (((\ula|Mux2~6_combout ))))

	.dataa(\ula|Mux2~7_combout ),
	.datab(\ula_ctrl|Mux1~13_combout ),
	.datac(\ula|Mux2~1_combout ),
	.datad(\ula|Mux2~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~8 .lut_mask = 16'hBBC0;
defparam \ula|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[29]~68 (
// Equation(s):
// \mux_valor_write_data|saida[29]~68_combout  = (\ula|Mux2~8_combout  & ((\pc|PC [6]) # ((!\uc|Decoder0~1_combout ) # (!\pc|PC [7]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux2~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[29]~68 .lut_mask = 16'hBF00;
defparam \mux_valor_write_data|saida[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \regfile|regs[29][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[29]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][29] .is_wysiwyg = "true";
defparam \regfile|regs[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~43 (
// Equation(s):
// \regfile|ReadData1[29]~43_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][29]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][29]~q ))))

	.dataa(\regfile|regs[17][29]~q ),
	.datab(\regfile|regs[25][29]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~43 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~44 (
// Equation(s):
// \regfile|ReadData1[29]~44_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[29]~43_combout  & (\regfile|regs[29][29]~q )) # (!\regfile|ReadData1[29]~43_combout  & ((\regfile|regs[21][29]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[29]~43_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[29][29]~q ),
	.datac(\regfile|regs[21][29]~q ),
	.datad(\regfile|ReadData1[29]~43_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~44 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~50 (
// Equation(s):
// \regfile|ReadData1[29]~50_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][29]~q ) # ((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (((\regfile|regs[19][29]~q  & !\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[27][29]~q ),
	.datab(\regfile|regs[19][29]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~50 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~51 (
// Equation(s):
// \regfile|ReadData1[29]~51_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[29]~50_combout  & ((\regfile|regs[31][29]~q ))) # (!\regfile|ReadData1[29]~50_combout  & (\regfile|regs[23][29]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[29]~50_combout ))))

	.dataa(\regfile|regs[23][29]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[31][29]~q ),
	.datad(\regfile|ReadData1[29]~50_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~51 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~45 (
// Equation(s):
// \regfile|ReadData1[29]~45_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[22][29]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[18][29]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[22][29]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[18][29]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~45 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~46 (
// Equation(s):
// \regfile|ReadData1[29]~46_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[29]~45_combout  & (\regfile|regs[30][29]~q )) # (!\regfile|ReadData1[29]~45_combout  & ((\regfile|regs[26][29]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[29]~45_combout ))))

	.dataa(\regfile|regs[30][29]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[26][29]~q ),
	.datad(\regfile|ReadData1[29]~45_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~46 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~47 (
// Equation(s):
// \regfile|ReadData1[29]~47_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[20][29]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[16][29]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[20][29]~q ),
	.datab(\regfile|regs[16][29]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~47 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~48 (
// Equation(s):
// \regfile|ReadData1[29]~48_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[29]~47_combout  & ((\regfile|regs[28][29]~q ))) # (!\regfile|ReadData1[29]~47_combout  & (\regfile|regs[24][29]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[29]~47_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[24][29]~q ),
	.datac(\regfile|regs[28][29]~q ),
	.datad(\regfile|ReadData1[29]~47_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~48 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~49 (
// Equation(s):
// \regfile|ReadData1[29]~49_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|ReadData1[29]~46_combout )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|ReadData1[29]~48_combout )))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[29]~46_combout ),
	.datad(\regfile|ReadData1[29]~48_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~49 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~52 (
// Equation(s):
// \regfile|ReadData1[29]~52_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[29]~49_combout  & ((\regfile|ReadData1[29]~51_combout ))) # (!\regfile|ReadData1[29]~49_combout  & (\regfile|ReadData1[29]~44_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[29]~49_combout ))))

	.dataa(\regfile|ReadData1[29]~44_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[29]~51_combout ),
	.datad(\regfile|ReadData1[29]~49_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~52 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[29]~63 (
// Equation(s):
// \regfile|ReadData1[29]~63_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[29]~52_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[29]~62_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[29]~52_combout ),
	.datad(\regfile|ReadData1[29]~62_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[29]~63 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
fiftyfivenm_lcell_comb \ula|ShiftRight3~3 (
// Equation(s):
// \ula|ShiftRight3~3_combout  = (\imen|memoria_ROM~95_combout  & (((\regfile|ReadData1[30]~673_combout )))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[29]~63_combout  & (!\regfile|Equal1~1_combout )))

	.dataa(\regfile|ReadData1[29]~63_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[30]~673_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~3 .lut_mask = 16'hCE02;
defparam \ula|ShiftRight3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
fiftyfivenm_lcell_comb \ula|Mux4~17 (
// Equation(s):
// \ula|Mux4~17_combout  = (\ula|Mux25~33_combout  & (\ula|ShiftRight3~40_combout  & (!\ula|Mux25~35_combout ))) # (!\ula|Mux25~33_combout  & (((\ula|Mux25~35_combout ) # (\ula|Add1~54_combout ))))

	.dataa(\ula|ShiftRight3~40_combout ),
	.datab(\ula|Mux25~33_combout ),
	.datac(\ula|Mux25~35_combout ),
	.datad(\ula|Add1~54_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~17 .lut_mask = 16'h3B38;
defparam \ula|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
fiftyfivenm_lcell_comb \ula|ShiftRight1~64 (
// Equation(s):
// \ula|ShiftRight1~64_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~75_combout  & ((\ula|ShiftRight1~40_combout ))) # (!\ula|ShiftRight1~75_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\ula|ShiftRight1~75_combout ),
	.datab(\regfile|ReadData1[31]~21_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~64_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~64 .lut_mask = 16'h0E04;
defparam \ula|ShiftRight1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~17 (
// Equation(s):
// \ula|ShiftLeft0~17_combout  = (!\mux_in_2_ALU|saida[1]~666_combout  & (!\mux_in_2_ALU|saida[0]~668_combout  & \mux_in_2_ALU|saida[2]~644_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~17 .lut_mask = 16'h0500;
defparam \ula|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~76 (
// Equation(s):
// \ula|ShiftRight0~76_combout  = (\ula|ShiftLeft0~17_combout  & ((\regfile|ReadData1[31]~20_combout ) # ((\ula|ShiftRight0~53_combout  & \ula|ShiftRight1~40_combout )))) # (!\ula|ShiftLeft0~17_combout  & (\ula|ShiftRight0~53_combout  & 
// ((\ula|ShiftRight1~40_combout ))))

	.dataa(\ula|ShiftLeft0~17_combout ),
	.datab(\ula|ShiftRight0~53_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~76 .lut_mask = 16'hECA0;
defparam \ula|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~116 (
// Equation(s):
// \ula|ShiftRight0~116_combout  = (!\mux_in_2_ALU|saida[3]~679_combout  & (\ula|ShiftRight0~76_combout  & ((!\mux_in_2_ALU|saida[3]~689_combout ) # (!\mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[3]~679_combout ),
	.datac(\mux_in_2_ALU|saida[3]~689_combout ),
	.datad(\ula|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~116_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~116 .lut_mask = 16'h1300;
defparam \ula|ShiftRight0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
fiftyfivenm_lcell_comb \ula|result~53 (
// Equation(s):
// \ula|result~53_combout  = (\mux_in_2_ALU|saida[27]~117_combout ) # (\regfile|ReadData1[27]~676_combout )

	.dataa(\mux_in_2_ALU|saida[27]~117_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[27]~676_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|result~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~53 .lut_mask = 16'hFAFA;
defparam \ula|result~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
fiftyfivenm_lcell_comb \ula|Mux4~9 (
// Equation(s):
// \ula|Mux4~9_combout  = (\ula_ctrl|Mux3~12_combout  & ((\regfile|ReadData1[31]~20_combout ) # ((\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (((!\ula|result~53_combout  & !\ula|Mux14~4_combout ))))

	.dataa(\regfile|ReadData1[31]~20_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~53_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~9 .lut_mask = 16'hCC8B;
defparam \ula|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
fiftyfivenm_lcell_comb \ula|Mux4~10 (
// Equation(s):
// \ula|Mux4~10_combout  = (\ula|Mux14~21_combout  & ((\ula|Mux4~9_combout  & (\ula|ShiftRight1~64_combout )) # (!\ula|Mux4~9_combout  & ((\ula|ShiftRight0~116_combout ))))) # (!\ula|Mux14~21_combout  & (((\ula|Mux4~9_combout ))))

	.dataa(\ula|Mux14~21_combout ),
	.datab(\ula|ShiftRight1~64_combout ),
	.datac(\ula|ShiftRight0~116_combout ),
	.datad(\ula|Mux4~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~10 .lut_mask = 16'hDDA0;
defparam \ula|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
fiftyfivenm_lcell_comb \ula|result~54 (
// Equation(s):
// \ula|result~54_combout  = \regfile|ReadData1[27]~676_combout  $ (\mux_in_2_ALU|saida[27]~117_combout )

	.dataa(\regfile|ReadData1[27]~676_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[27]~117_combout ),
	.cin(gnd),
	.combout(\ula|result~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~54 .lut_mask = 16'h55AA;
defparam \ula|result~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
fiftyfivenm_lcell_comb \ula|Mux4~13 (
// Equation(s):
// \ula|Mux4~13_combout  = (\ula_ctrl|Mux2~11_combout  & (!\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux2~11_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\mux_in_2_ALU|saida[27]~117_combout ) # (\regfile|ReadData1[27]~676_combout ))) # 
// (!\ula_ctrl|Mux3~12_combout  & (\mux_in_2_ALU|saida[27]~117_combout  & \regfile|ReadData1[27]~676_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\mux_in_2_ALU|saida[27]~117_combout ),
	.datad(\regfile|ReadData1[27]~676_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~13 .lut_mask = 16'h7662;
defparam \ula|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~113 (
// Equation(s):
// \ula|ShiftLeft0~113_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~99_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~101_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~99_combout ),
	.datad(\ula|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~113 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft0~54 (
// Equation(s):
// \ula|ShiftLeft0~54_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~37_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~53_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftLeft0~37_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\ula|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~54 .lut_mask = 16'h0D08;
defparam \ula|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~55 (
// Equation(s):
// \ula|ShiftLeft0~55_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftLeft0~20_combout  & (\ula|ShiftRight0~53_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftLeft0~54_combout ))))

	.dataa(\ula|ShiftLeft0~20_combout ),
	.datab(\ula|ShiftRight0~53_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~55 .lut_mask = 16'h8F80;
defparam \ula|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~114 (
// Equation(s):
// \ula|ShiftLeft0~114_combout  = (!\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[25]~462_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[27]~441_combout )))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\regfile|ReadData1[25]~462_combout ),
	.datad(\regfile|ReadData1[27]~441_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~114 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~115 (
// Equation(s):
// \ula|ShiftLeft0~115_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftLeft0~114_combout ) # ((\mux_in_2_ALU|saida[0]~668_combout  & \ula|ShiftLeft0~111_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~114_combout ),
	.datad(\ula|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~115 .lut_mask = 16'h3230;
defparam \ula|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~92 (
// Equation(s):
// \ula|ShiftLeft0~92_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~73_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~91_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftLeft0~91_combout ),
	.datad(\ula|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~92 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
fiftyfivenm_lcell_comb \ula|Mux4~11 (
// Equation(s):
// \ula|Mux4~11_combout  = (\ula|Mux4~20_combout  & ((\ula|Mux4~7_combout ) # ((\ula|ShiftLeft0~92_combout )))) # (!\ula|Mux4~20_combout  & (!\ula|Mux4~7_combout  & (\ula|ShiftLeft0~115_combout )))

	.dataa(\ula|Mux4~20_combout ),
	.datab(\ula|Mux4~7_combout ),
	.datac(\ula|ShiftLeft0~115_combout ),
	.datad(\ula|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~11 .lut_mask = 16'hBA98;
defparam \ula|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
fiftyfivenm_lcell_comb \ula|Mux4~12 (
// Equation(s):
// \ula|Mux4~12_combout  = (\ula|Mux4~7_combout  & ((\ula|Mux4~11_combout  & ((\ula|ShiftLeft0~55_combout ))) # (!\ula|Mux4~11_combout  & (\ula|ShiftLeft0~113_combout )))) # (!\ula|Mux4~7_combout  & (((\ula|Mux4~11_combout ))))

	.dataa(\ula|ShiftLeft0~113_combout ),
	.datab(\ula|Mux4~7_combout ),
	.datac(\ula|ShiftLeft0~55_combout ),
	.datad(\ula|Mux4~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~12 .lut_mask = 16'hF388;
defparam \ula|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
fiftyfivenm_lcell_comb \ula|Mux4~14 (
// Equation(s):
// \ula|Mux4~14_combout  = (\ula|Mux4~13_combout  & (((\ula|Add0~54_combout )) # (!\ula|Mux4~8_combout ))) # (!\ula|Mux4~13_combout  & (\ula|Mux4~8_combout  & (\ula|Mux4~12_combout )))

	.dataa(\ula|Mux4~13_combout ),
	.datab(\ula|Mux4~8_combout ),
	.datac(\ula|Mux4~12_combout ),
	.datad(\ula|Add0~54_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~14 .lut_mask = 16'hEA62;
defparam \ula|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
fiftyfivenm_lcell_comb \ula|Mux4~15 (
// Equation(s):
// \ula|Mux4~15_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~54_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux4~14_combout ))))) # (!\ula|Mux25~16_combout  & (((!\ula|Mux25~17_combout ))))

	.dataa(\ula|result~54_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|Mux25~17_combout ),
	.datad(\ula|Mux4~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~15 .lut_mask = 16'h8F83;
defparam \ula|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
fiftyfivenm_lcell_comb \ula|Mux4~16 (
// Equation(s):
// \ula|Mux4~16_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux4~15_combout  & (\ula|ShiftLeft1~46_combout )) # (!\ula|Mux4~15_combout  & ((\ula|ShiftLeft1~44_combout ))))) # (!\cabo_and_out~9_combout  & (((\ula|Mux4~15_combout ))))

	.dataa(\ula|ShiftLeft1~46_combout ),
	.datab(\ula|ShiftLeft1~44_combout ),
	.datac(\cabo_and_out~9_combout ),
	.datad(\ula|Mux4~15_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~16 .lut_mask = 16'hAFC0;
defparam \ula|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
fiftyfivenm_lcell_comb \ula|Mux4~21 (
// Equation(s):
// \ula|Mux4~21_combout  = (\ula|Mux4~16_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux2~11_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula|Mux4~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~21 .lut_mask = 16'hFE00;
defparam \ula|Mux4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
fiftyfivenm_lcell_comb \ula|Mux4~18 (
// Equation(s):
// \ula|Mux4~18_combout  = (\ula|Mux4~17_combout  & (((\ula|Mux4~21_combout ) # (!\ula|Mux25~18_combout )))) # (!\ula|Mux4~17_combout  & (\ula|Mux4~10_combout  & (\ula|Mux25~18_combout )))

	.dataa(\ula|Mux4~17_combout ),
	.datab(\ula|Mux4~10_combout ),
	.datac(\ula|Mux25~18_combout ),
	.datad(\ula|Mux4~21_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~18 .lut_mask = 16'hEA4A;
defparam \ula|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
fiftyfivenm_lcell_comb \ula|Mux4~19 (
// Equation(s):
// \ula|Mux4~19_combout  = (\imen|memoria_ROM~92_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~3_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux4~18_combout ))))) # (!\imen|memoria_ROM~92_combout  & (((\ula|Mux4~18_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\ula|ShiftRight3~3_combout ),
	.datac(\ula|Mux25~20_combout ),
	.datad(\ula|Mux4~18_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~19 .lut_mask = 16'hDF80;
defparam \ula|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[27]~70 (
// Equation(s):
// \mux_valor_write_data|saida[27]~70_combout  = (\ula|Mux4~19_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux4~19_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[27]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[27]~70 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[27]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
fiftyfivenm_lcell_comb \regfile|regs[23][27]~feeder (
// Equation(s):
// \regfile|regs[23][27]~feeder_combout  = \mux_valor_write_data|saida[27]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[27]~70_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][27]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \regfile|regs[23][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][27] .is_wysiwyg = "true";
defparam \regfile|regs[23][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~428 (
// Equation(s):
// \regfile|ReadData1[27]~428_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][27]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][27]~q ))))

	.dataa(\regfile|regs[19][27]~q ),
	.datab(\regfile|regs[27][27]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~428_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~428 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[27]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~429 (
// Equation(s):
// \regfile|ReadData1[27]~429_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[27]~428_combout  & ((\regfile|regs[31][27]~q ))) # (!\regfile|ReadData1[27]~428_combout  & (\regfile|regs[23][27]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[27]~428_combout ))))

	.dataa(\regfile|regs[23][27]~q ),
	.datab(\regfile|regs[31][27]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[27]~428_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~429_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~429 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[27]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~421 (
// Equation(s):
// \regfile|ReadData1[27]~421_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][27]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][27]~q ))))

	.dataa(\regfile|regs[17][27]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[25][27]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~421_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~421 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[27]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~422 (
// Equation(s):
// \regfile|ReadData1[27]~422_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[27]~421_combout  & (\regfile|regs[29][27]~q )) # (!\regfile|ReadData1[27]~421_combout  & ((\regfile|regs[21][27]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[27]~421_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[29][27]~q ),
	.datac(\regfile|regs[21][27]~q ),
	.datad(\regfile|ReadData1[27]~421_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~422_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~422 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[27]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~423 (
// Equation(s):
// \regfile|ReadData1[27]~423_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[22][27]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[18][27]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[18][27]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][27]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~423_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~423 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[27]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~424 (
// Equation(s):
// \regfile|ReadData1[27]~424_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[27]~423_combout  & (\regfile|regs[30][27]~q )) # (!\regfile|ReadData1[27]~423_combout  & ((\regfile|regs[26][27]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[27]~423_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[30][27]~q ),
	.datac(\regfile|regs[26][27]~q ),
	.datad(\regfile|ReadData1[27]~423_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~424_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~424 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[27]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~425 (
// Equation(s):
// \regfile|ReadData1[27]~425_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[20][27]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[16][27]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[16][27]~q ),
	.datac(\regfile|regs[20][27]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~425_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~425 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[27]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~426 (
// Equation(s):
// \regfile|ReadData1[27]~426_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[27]~425_combout  & (\regfile|regs[28][27]~q )) # (!\regfile|ReadData1[27]~425_combout  & ((\regfile|regs[24][27]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[27]~425_combout ))))

	.dataa(\regfile|regs[28][27]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[24][27]~q ),
	.datad(\regfile|ReadData1[27]~425_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~426_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~426 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[27]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~427 (
// Equation(s):
// \regfile|ReadData1[27]~427_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[27]~424_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[27]~426_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[27]~424_combout ),
	.datad(\regfile|ReadData1[27]~426_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~427_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~427 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[27]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~430 (
// Equation(s):
// \regfile|ReadData1[27]~430_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[27]~427_combout  & (\regfile|ReadData1[27]~429_combout )) # (!\regfile|ReadData1[27]~427_combout  & ((\regfile|ReadData1[27]~422_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[27]~427_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[27]~429_combout ),
	.datac(\regfile|ReadData1[27]~422_combout ),
	.datad(\regfile|ReadData1[27]~427_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~430_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~430 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[27]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[27]~441 (
// Equation(s):
// \regfile|ReadData1[27]~441_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[27]~430_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[27]~440_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[27]~430_combout ),
	.datad(\regfile|ReadData1[27]~440_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[27]~441_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[27]~441 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[27]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
fiftyfivenm_lcell_comb \ula|ShiftRight3~39 (
// Equation(s):
// \ula|ShiftRight3~39_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[27]~441_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[26]~483_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[27]~441_combout ),
	.datad(\regfile|ReadData1[26]~483_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~39 .lut_mask = 16'h3120;
defparam \ula|ShiftRight3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
fiftyfivenm_lcell_comb \ula|ShiftRight3~37 (
// Equation(s):
// \ula|ShiftRight3~37_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[25]~462_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[24]~504_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[25]~462_combout ),
	.datad(\regfile|ReadData1[24]~504_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~37 .lut_mask = 16'h3120;
defparam \ula|ShiftRight3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
fiftyfivenm_lcell_comb \ula|Mux7~10 (
// Equation(s):
// \ula|Mux7~10_combout  = (\ula|Mux25~35_combout  & (((!\ula|Mux25~33_combout )))) # (!\ula|Mux25~35_combout  & ((\ula|Mux25~33_combout  & (\ula|ShiftRight3~37_combout )) # (!\ula|Mux25~33_combout  & ((\ula|Add1~48_combout )))))

	.dataa(\ula|Mux25~35_combout ),
	.datab(\ula|ShiftRight3~37_combout ),
	.datac(\ula|Mux25~33_combout ),
	.datad(\ula|Add1~48_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~10 .lut_mask = 16'h4F4A;
defparam \ula|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
fiftyfivenm_lcell_comb \ula|result~47 (
// Equation(s):
// \ula|result~47_combout  = (\regfile|ReadData1[24]~679_combout ) # (\mux_in_2_ALU|saida[24]~183_combout )

	.dataa(\regfile|ReadData1[24]~679_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[24]~183_combout ),
	.cin(gnd),
	.combout(\ula|result~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~47 .lut_mask = 16'hFFAA;
defparam \ula|result~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
fiftyfivenm_lcell_comb \ula|Mux7~2 (
// Equation(s):
// \ula|Mux7~2_combout  = (\ula_ctrl|Mux3~12_combout  & ((\regfile|ReadData1[31]~20_combout ) # ((\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (((!\ula|result~47_combout  & !\ula|Mux14~4_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|result~47_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~2 .lut_mask = 16'hAA8D;
defparam \ula|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~34 (
// Equation(s):
// \ula|ShiftRight0~34_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~32_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~33_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight0~32_combout ),
	.datad(\ula|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~34 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~112 (
// Equation(s):
// \ula|ShiftRight0~112_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~30_combout ) # ((\ula|ShiftRight0~29_combout )))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (((\ula|ShiftRight0~34_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftRight0~30_combout ),
	.datac(\ula|ShiftRight0~34_combout ),
	.datad(\ula|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~112 .lut_mask = 16'hFAD8;
defparam \ula|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~99 (
// Equation(s):
// \ula|ShiftRight0~99_combout  = (!\regfile|Equal1~1_combout  & (!\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight0~112_combout ))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight0~112_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~99 .lut_mask = 16'h0500;
defparam \ula|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~61 (
// Equation(s):
// \ula|ShiftRight1~61_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~112_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\ula|ShiftRight0~112_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~61_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~61 .lut_mask = 16'h5140;
defparam \ula|ShiftRight1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
fiftyfivenm_lcell_comb \ula|Mux7~3 (
// Equation(s):
// \ula|Mux7~3_combout  = (\ula|Mux7~2_combout  & (((\ula|ShiftRight1~61_combout ) # (!\ula|Mux14~21_combout )))) # (!\ula|Mux7~2_combout  & (\ula|ShiftRight0~99_combout  & (\ula|Mux14~21_combout )))

	.dataa(\ula|Mux7~2_combout ),
	.datab(\ula|ShiftRight0~99_combout ),
	.datac(\ula|Mux14~21_combout ),
	.datad(\ula|ShiftRight1~61_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~3 .lut_mask = 16'hEA4A;
defparam \ula|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft1~41 (
// Equation(s):
// \ula|ShiftLeft1~41_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[21]~546_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[22]~567_combout )))))

	.dataa(\regfile|ReadData1[21]~546_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[22]~567_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~41 .lut_mask = 16'h0B08;
defparam \ula|ShiftLeft1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
fiftyfivenm_lcell_comb \ula|result~48 (
// Equation(s):
// \ula|result~48_combout  = \regfile|ReadData1[24]~679_combout  $ (\mux_in_2_ALU|saida[24]~183_combout )

	.dataa(\regfile|ReadData1[24]~679_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[24]~183_combout ),
	.cin(gnd),
	.combout(\ula|result~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~48 .lut_mask = 16'h55AA;
defparam \ula|result~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
fiftyfivenm_lcell_comb \ula|Mux7~6 (
// Equation(s):
// \ula|Mux7~6_combout  = (\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux2~11_combout  & ((\regfile|ReadData1[24]~679_combout ) # (\mux_in_2_ALU|saida[24]~183_combout )))) # (!\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux2~11_combout ) # 
// ((\regfile|ReadData1[24]~679_combout  & \mux_in_2_ALU|saida[24]~183_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\regfile|ReadData1[24]~679_combout ),
	.datad(\mux_in_2_ALU|saida[24]~183_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~6 .lut_mask = 16'h7664;
defparam \ula|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft0~24 (
// Equation(s):
// \ula|ShiftLeft0~24_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~19_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~23_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~23_combout ),
	.datad(\ula|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~24 .lut_mask = 16'hFC30;
defparam \ula|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
fiftyfivenm_lcell_comb \ula|ShiftLeft0~42 (
// Equation(s):
// \ula|ShiftLeft0~42_combout  = (\ula|ShiftLeft0~24_combout  & ((\ula|ShiftLeft0~38_combout ) # ((\ula|ShiftLeft0~34_combout  & \ula|ShiftLeft0~41_combout )))) # (!\ula|ShiftLeft0~24_combout  & (((\ula|ShiftLeft0~34_combout  & \ula|ShiftLeft0~41_combout 
// ))))

	.dataa(\ula|ShiftLeft0~24_combout ),
	.datab(\ula|ShiftLeft0~38_combout ),
	.datac(\ula|ShiftLeft0~34_combout ),
	.datad(\ula|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~42 .lut_mask = 16'hF888;
defparam \ula|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~43 (
// Equation(s):
// \ula|ShiftLeft0~43_combout  = (\ula|ShiftLeft0~42_combout ) # ((\ula|ShiftLeft1~4_combout  & (\mux_in_2_ALU|saida[3]~690_combout  & !\ula|ShiftLeft0~31_combout )))

	.dataa(\ula|ShiftLeft1~4_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~31_combout ),
	.datad(\ula|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~43 .lut_mask = 16'hFF08;
defparam \ula|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft0~106 (
// Equation(s):
// \ula|ShiftLeft0~106_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~101_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~105_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftLeft0~105_combout ),
	.datad(\ula|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~106 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~104 (
// Equation(s):
// \ula|ShiftLeft0~104_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftLeft0~90_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft0~94_combout ))))

	.dataa(\ula|ShiftLeft0~94_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\ula|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~104 .lut_mask = 16'h0E02;
defparam \ula|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
fiftyfivenm_lcell_comb \ula|Mux7~4 (
// Equation(s):
// \ula|Mux7~4_combout  = (\ula|Mux4~7_combout  & ((\ula|Mux4~20_combout ) # ((\ula|ShiftLeft0~104_combout )))) # (!\ula|Mux4~7_combout  & (!\ula|Mux4~20_combout  & (\ula|ShiftLeft0~106_combout )))

	.dataa(\ula|Mux4~7_combout ),
	.datab(\ula|Mux4~20_combout ),
	.datac(\ula|ShiftLeft0~106_combout ),
	.datad(\ula|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~4 .lut_mask = 16'hBA98;
defparam \ula|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft0~103 (
// Equation(s):
// \ula|ShiftLeft0~103_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~57_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~78_combout ))))

	.dataa(\ula|ShiftLeft0~78_combout ),
	.datab(\ula|ShiftLeft0~57_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~103 .lut_mask = 16'h0C0A;
defparam \ula|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
fiftyfivenm_lcell_comb \ula|Mux7~5 (
// Equation(s):
// \ula|Mux7~5_combout  = (\ula|Mux4~20_combout  & ((\ula|Mux7~4_combout  & (\ula|ShiftLeft0~43_combout )) # (!\ula|Mux7~4_combout  & ((\ula|ShiftLeft0~103_combout ))))) # (!\ula|Mux4~20_combout  & (((\ula|Mux7~4_combout ))))

	.dataa(\ula|ShiftLeft0~43_combout ),
	.datab(\ula|Mux4~20_combout ),
	.datac(\ula|Mux7~4_combout ),
	.datad(\ula|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~5 .lut_mask = 16'hBCB0;
defparam \ula|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
fiftyfivenm_lcell_comb \ula|Mux7~7 (
// Equation(s):
// \ula|Mux7~7_combout  = (\ula|Mux7~6_combout  & (((\ula|Add0~48_combout )) # (!\ula|Mux4~8_combout ))) # (!\ula|Mux7~6_combout  & (\ula|Mux4~8_combout  & ((\ula|Mux7~5_combout ))))

	.dataa(\ula|Mux7~6_combout ),
	.datab(\ula|Mux4~8_combout ),
	.datac(\ula|Add0~48_combout ),
	.datad(\ula|Mux7~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~7 .lut_mask = 16'hE6A2;
defparam \ula|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
fiftyfivenm_lcell_comb \ula|Mux7~8 (
// Equation(s):
// \ula|Mux7~8_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~48_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux7~7_combout ))))) # (!\ula|Mux25~16_combout  & (!\ula|Mux25~17_combout ))

	.dataa(\ula|Mux25~16_combout ),
	.datab(\ula|Mux25~17_combout ),
	.datac(\ula|result~48_combout ),
	.datad(\ula|Mux7~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~8 .lut_mask = 16'hB391;
defparam \ula|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
fiftyfivenm_lcell_comb \ula|Mux7~9 (
// Equation(s):
// \ula|Mux7~9_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux7~8_combout  & (\ula|ShiftLeft1~43_combout )) # (!\ula|Mux7~8_combout  & ((\ula|ShiftLeft1~41_combout ))))) # (!\cabo_and_out~9_combout  & (((\ula|Mux7~8_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~43_combout ),
	.datac(\ula|ShiftLeft1~41_combout ),
	.datad(\ula|Mux7~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~9 .lut_mask = 16'hDDA0;
defparam \ula|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
fiftyfivenm_lcell_comb \ula|Mux7~13 (
// Equation(s):
// \ula|Mux7~13_combout  = (\ula|Mux7~9_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula|Mux7~9_combout ),
	.datad(\ula_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~13 .lut_mask = 16'hF0E0;
defparam \ula|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
fiftyfivenm_lcell_comb \ula|Mux7~11 (
// Equation(s):
// \ula|Mux7~11_combout  = (\ula|Mux7~10_combout  & (((\ula|Mux7~13_combout )) # (!\ula|Mux25~18_combout ))) # (!\ula|Mux7~10_combout  & (\ula|Mux25~18_combout  & (\ula|Mux7~3_combout )))

	.dataa(\ula|Mux7~10_combout ),
	.datab(\ula|Mux25~18_combout ),
	.datac(\ula|Mux7~3_combout ),
	.datad(\ula|Mux7~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~11 .lut_mask = 16'hEA62;
defparam \ula|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
fiftyfivenm_lcell_comb \ula|Mux7~12 (
// Equation(s):
// \ula|Mux7~12_combout  = (\imen|memoria_ROM~92_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~39_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux7~11_combout ))))) # (!\imen|memoria_ROM~92_combout  & (((\ula|Mux7~11_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\ula|ShiftRight3~39_combout ),
	.datac(\ula|Mux25~20_combout ),
	.datad(\ula|Mux7~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux7~12 .lut_mask = 16'hDF80;
defparam \ula|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[24]~73 (
// Equation(s):
// \mux_valor_write_data|saida[24]~73_combout  = (\ula|Mux7~12_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux7~12_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[24]~73 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[24]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \regfile|regs[4][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[24]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[4][24] .is_wysiwyg = "true";
defparam \regfile|regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~496 (
// Equation(s):
// \regfile|ReadData1[24]~496_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][24]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][24]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][24]~q ),
	.datac(\regfile|regs[5][24]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~496_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~496 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[24]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~497 (
// Equation(s):
// \regfile|ReadData1[24]~497_combout  = (\regfile|ReadData1[24]~496_combout  & (((\regfile|regs[7][24]~q )) # (!\imen|memoria_ROM~13_combout ))) # (!\regfile|ReadData1[24]~496_combout  & (\imen|memoria_ROM~13_combout  & (\regfile|regs[6][24]~q )))

	.dataa(\regfile|ReadData1[24]~496_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][24]~q ),
	.datad(\regfile|regs[7][24]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~497_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~497 .lut_mask = 16'hEA62;
defparam \regfile|ReadData1[24]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~498 (
// Equation(s):
// \regfile|ReadData1[24]~498_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][24]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][24]~q ))

	.dataa(\regfile|regs[1][24]~q ),
	.datab(\regfile|regs[3][24]~q ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~498_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~498 .lut_mask = 16'hCCAA;
defparam \regfile|ReadData1[24]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~499 (
// Equation(s):
// \regfile|ReadData1[24]~499_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[24]~498_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][24]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][24]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[24]~498_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~499_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~499 .lut_mask = 16'hEC20;
defparam \regfile|ReadData1[24]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~500 (
// Equation(s):
// \regfile|ReadData1[24]~500_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[24]~497_combout ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[24]~499_combout  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|ReadData1[24]~497_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[24]~499_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~500_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~500 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[24]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~494 (
// Equation(s):
// \regfile|ReadData1[24]~494_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][24]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][24]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[8][24]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[10][24]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~494_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~494 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[24]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~495 (
// Equation(s):
// \regfile|ReadData1[24]~495_combout  = (\regfile|ReadData1[24]~494_combout  & ((\regfile|regs[11][24]~q ) # ((!\imen|memoria_ROM~11_combout )))) # (!\regfile|ReadData1[24]~494_combout  & (((\regfile|regs[9][24]~q  & \imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[11][24]~q ),
	.datab(\regfile|ReadData1[24]~494_combout ),
	.datac(\regfile|regs[9][24]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~495_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~495 .lut_mask = 16'hB8CC;
defparam \regfile|ReadData1[24]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~501 (
// Equation(s):
// \regfile|ReadData1[24]~501_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][24]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][24]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[12][24]~q ),
	.datac(\regfile|regs[13][24]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~501_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~501 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[24]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~502 (
// Equation(s):
// \regfile|ReadData1[24]~502_combout  = (\regfile|ReadData1[24]~501_combout  & (((\regfile|regs[15][24]~q ) # (!\imen|memoria_ROM~13_combout )))) # (!\regfile|ReadData1[24]~501_combout  & (\regfile|regs[14][24]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|ReadData1[24]~501_combout ),
	.datab(\regfile|regs[14][24]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|regs[15][24]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~502_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~502 .lut_mask = 16'hEA4A;
defparam \regfile|ReadData1[24]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~503 (
// Equation(s):
// \regfile|ReadData1[24]~503_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[24]~500_combout  & ((\regfile|ReadData1[24]~502_combout ))) # (!\regfile|ReadData1[24]~500_combout  & (\regfile|ReadData1[24]~495_combout )))) # 
// (!\imen|memoria_ROM~7_combout  & (\regfile|ReadData1[24]~500_combout ))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[24]~500_combout ),
	.datac(\regfile|ReadData1[24]~495_combout ),
	.datad(\regfile|ReadData1[24]~502_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~503_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~503 .lut_mask = 16'hEC64;
defparam \regfile|ReadData1[24]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[24]~504 (
// Equation(s):
// \regfile|ReadData1[24]~504_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[24]~493_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[24]~503_combout ))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|ReadData1[24]~503_combout ),
	.datac(gnd),
	.datad(\regfile|ReadData1[24]~493_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[24]~504_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[24]~504 .lut_mask = 16'hEE44;
defparam \regfile|ReadData1[24]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
fiftyfivenm_lcell_comb \ula|ShiftRight3~36 (
// Equation(s):
// \ula|ShiftRight3~36_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[24]~504_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[23]~525_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[24]~504_combout ),
	.datad(\regfile|ReadData1[23]~525_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~36 .lut_mask = 16'h5140;
defparam \ula|ShiftRight3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
fiftyfivenm_lcell_comb \ula|Add1~40 (
// Equation(s):
// \ula|Add1~40_combout  = ((\mux_in_2_ALU|saida[20]~271_combout  $ (\regfile|ReadData1[20]~683_combout  $ (\ula|Add1~39 )))) # (GND)
// \ula|Add1~41  = CARRY((\mux_in_2_ALU|saida[20]~271_combout  & (\regfile|ReadData1[20]~683_combout  & !\ula|Add1~39 )) # (!\mux_in_2_ALU|saida[20]~271_combout  & ((\regfile|ReadData1[20]~683_combout ) # (!\ula|Add1~39 ))))

	.dataa(\mux_in_2_ALU|saida[20]~271_combout ),
	.datab(\regfile|ReadData1[20]~683_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~39 ),
	.combout(\ula|Add1~40_combout ),
	.cout(\ula|Add1~41 ));
// synopsys translate_off
defparam \ula|Add1~40 .lut_mask = 16'h964D;
defparam \ula|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
fiftyfivenm_lcell_comb \ula|Add1~42 (
// Equation(s):
// \ula|Add1~42_combout  = (\mux_in_2_ALU|saida[21]~249_combout  & ((\regfile|ReadData1[21]~682_combout  & (!\ula|Add1~41 )) # (!\regfile|ReadData1[21]~682_combout  & ((\ula|Add1~41 ) # (GND))))) # (!\mux_in_2_ALU|saida[21]~249_combout  & 
// ((\regfile|ReadData1[21]~682_combout  & (\ula|Add1~41  & VCC)) # (!\regfile|ReadData1[21]~682_combout  & (!\ula|Add1~41 ))))
// \ula|Add1~43  = CARRY((\mux_in_2_ALU|saida[21]~249_combout  & ((!\ula|Add1~41 ) # (!\regfile|ReadData1[21]~682_combout ))) # (!\mux_in_2_ALU|saida[21]~249_combout  & (!\regfile|ReadData1[21]~682_combout  & !\ula|Add1~41 )))

	.dataa(\mux_in_2_ALU|saida[21]~249_combout ),
	.datab(\regfile|ReadData1[21]~682_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~41 ),
	.combout(\ula|Add1~42_combout ),
	.cout(\ula|Add1~43 ));
// synopsys translate_off
defparam \ula|Add1~42 .lut_mask = 16'h692B;
defparam \ula|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
fiftyfivenm_lcell_comb \ula|result~41 (
// Equation(s):
// \ula|result~41_combout  = (\mux_in_2_ALU|saida[21]~249_combout ) # (\regfile|ReadData1[21]~682_combout )

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[21]~249_combout ),
	.datac(\regfile|ReadData1[21]~682_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|result~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~41 .lut_mask = 16'hFCFC;
defparam \ula|result~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
fiftyfivenm_lcell_comb \ula|Mux10~2 (
// Equation(s):
// \ula|Mux10~2_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula|Mux14~4_combout ) # ((\regfile|ReadData1[31]~20_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|Mux14~4_combout  & ((!\ula|result~41_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula|Mux14~4_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|result~41_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~2 .lut_mask = 16'hA8B9;
defparam \ula|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~51 (
// Equation(s):
// \ula|ShiftRight1~51_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\regfile|ReadData1[31]~21_combout )) # 
// (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~9_combout )))))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\ula|ShiftRight1~9_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~51 .lut_mask = 16'hAAAC;
defparam \ula|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~10 (
// Equation(s):
// \ula|ShiftRight1~10_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[24]~504_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[22]~567_combout ))

	.dataa(\regfile|ReadData1[22]~567_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[24]~504_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~10 .lut_mask = 16'hFA0A;
defparam \ula|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
fiftyfivenm_lcell_comb \ula|ShiftRight0~35 (
// Equation(s):
// \ula|ShiftRight0~35_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[23]~525_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[21]~546_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[23]~525_combout ),
	.datad(\regfile|ReadData1[21]~546_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~35 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~58 (
// Equation(s):
// \ula|ShiftRight0~58_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~10_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~35_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftRight1~10_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~58 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
fiftyfivenm_lcell_comb \ula|ShiftRight1~50 (
// Equation(s):
// \ula|ShiftRight1~50_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~54_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~58_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight0~58_combout ),
	.datad(\ula|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~50 .lut_mask = 16'h5410;
defparam \ula|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~52 (
// Equation(s):
// \ula|ShiftRight1~52_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~50_combout ) # ((\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight1~51_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~51_combout ),
	.datad(\ula|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~52 .lut_mask = 16'h3320;
defparam \ula|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftRight0~87 (
// Equation(s):
// \ula|ShiftRight0~87_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~54_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~58_combout ))))

	.dataa(\ula|ShiftRight0~58_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~87 .lut_mask = 16'h3202;
defparam \ula|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~88 (
// Equation(s):
// \ula|ShiftRight0~88_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~56_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftRight0~87_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight0~56_combout ),
	.datad(\ula|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~88 .lut_mask = 16'h7520;
defparam \ula|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
fiftyfivenm_lcell_comb \ula|Mux10~3 (
// Equation(s):
// \ula|Mux10~3_combout  = (\ula|Mux14~21_combout  & ((\ula|Mux10~2_combout  & (\ula|ShiftRight1~52_combout )) # (!\ula|Mux10~2_combout  & ((\ula|ShiftRight0~88_combout ))))) # (!\ula|Mux14~21_combout  & (\ula|Mux10~2_combout ))

	.dataa(\ula|Mux14~21_combout ),
	.datab(\ula|Mux10~2_combout ),
	.datac(\ula|ShiftRight1~52_combout ),
	.datad(\ula|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~3 .lut_mask = 16'hE6C4;
defparam \ula|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft1~38 (
// Equation(s):
// \ula|ShiftLeft1~38_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[18]~651_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[19]~609_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[19]~609_combout ),
	.datad(\regfile|ReadData1[18]~651_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~38 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
fiftyfivenm_lcell_comb \ula|Mux10~4 (
// Equation(s):
// \ula|Mux10~4_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~83_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~98_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftLeft0~98_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~4 .lut_mask = 16'h5404;
defparam \ula|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~26 (
// Equation(s):
// \ula|ShiftLeft0~26_combout  = (\ula|ShiftRight0~113_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftLeft1~4_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\regfile|ReadData1[1]~702_combout )))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\ula|ShiftLeft1~4_combout ),
	.datac(\regfile|ReadData1[1]~702_combout ),
	.datad(\ula|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~26 .lut_mask = 16'hD800;
defparam \ula|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~29 (
// Equation(s):
// \ula|ShiftLeft0~29_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~26_combout ) # ((\ula|ShiftRight0~53_combout  & \ula|ShiftLeft0~28_combout ))))

	.dataa(\ula|ShiftRight0~53_combout ),
	.datab(\ula|ShiftLeft0~26_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~29 .lut_mask = 16'h0E0C;
defparam \ula|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
fiftyfivenm_lcell_comb \ula|Mux10~5 (
// Equation(s):
// \ula|Mux10~5_combout  = (\ula|Mux14~9_combout  & (((!\ula|ShiftLeft0~29_combout )) # (!\ula|Mux14~8_combout ))) # (!\ula|Mux14~9_combout  & (\ula|Mux14~8_combout  & (!\ula|Add0~42_combout )))

	.dataa(\ula|Mux14~9_combout ),
	.datab(\ula|Mux14~8_combout ),
	.datac(\ula|Add0~42_combout ),
	.datad(\ula|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~5 .lut_mask = 16'h26AE;
defparam \ula|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
fiftyfivenm_lcell_comb \ula|Mux10~6 (
// Equation(s):
// \ula|Mux10~6_combout  = (\ula|Mux14~7_combout  & (((!\ula|Mux10~5_combout )))) # (!\ula|Mux14~7_combout  & ((\ula|Mux10~5_combout  & (\ula|ShiftLeft0~64_combout )) # (!\ula|Mux10~5_combout  & ((\ula|Mux10~4_combout )))))

	.dataa(\ula|ShiftLeft0~64_combout ),
	.datab(\ula|Mux14~7_combout ),
	.datac(\ula|Mux10~4_combout ),
	.datad(\ula|Mux10~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~6 .lut_mask = 16'h22FC;
defparam \ula|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
fiftyfivenm_lcell_comb \ula|result~42 (
// Equation(s):
// \ula|result~42_combout  = \mux_in_2_ALU|saida[21]~249_combout  $ (\regfile|ReadData1[21]~682_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[21]~249_combout ),
	.datad(\regfile|ReadData1[21]~682_combout ),
	.cin(gnd),
	.combout(\ula|result~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~42 .lut_mask = 16'h0FF0;
defparam \ula|result~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
fiftyfivenm_lcell_comb \ula|Mux10~7 (
// Equation(s):
// \ula|Mux10~7_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & ((\ula|result~42_combout )))) # (!\ula|Mux25~17_combout  & (((\ula|Mux10~6_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|Mux10~6_combout ),
	.datad(\ula|result~42_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~7 .lut_mask = 16'hD951;
defparam \ula|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
fiftyfivenm_lcell_comb \ula|Mux10~8 (
// Equation(s):
// \ula|Mux10~8_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux10~7_combout  & ((\ula|ShiftLeft1~40_combout ))) # (!\ula|Mux10~7_combout  & (\ula|ShiftLeft1~38_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux10~7_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~38_combout ),
	.datac(\ula|ShiftLeft1~40_combout ),
	.datad(\ula|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~8 .lut_mask = 16'hF588;
defparam \ula|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
fiftyfivenm_lcell_comb \ula|Mux10~13 (
// Equation(s):
// \ula|Mux10~13_combout  = (\ula|Mux10~8_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux10~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~13 .lut_mask = 16'hFE00;
defparam \ula|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
fiftyfivenm_lcell_comb \ula|Mux10~9 (
// Equation(s):
// \ula|Mux10~9_combout  = (\ula|Mux14~15_combout  & (!\ula|Mux14~14_combout  & (\ula|Mux10~3_combout ))) # (!\ula|Mux14~15_combout  & ((\ula|Mux14~14_combout ) # ((\ula|Mux10~13_combout ))))

	.dataa(\ula|Mux14~15_combout ),
	.datab(\ula|Mux14~14_combout ),
	.datac(\ula|Mux10~3_combout ),
	.datad(\ula|Mux10~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~9 .lut_mask = 16'h7564;
defparam \ula|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux10~10 (
// Equation(s):
// \ula|Mux10~10_combout  = (\ula|Mux14~17_combout  & (((\ula|Mux10~9_combout )))) # (!\ula|Mux14~17_combout  & ((\regfile|ReadData1[21]~682_combout  & ((\mux_in_2_ALU|saida[21]~249_combout ) # (!\ula|Mux10~9_combout ))) # 
// (!\regfile|ReadData1[21]~682_combout  & (\mux_in_2_ALU|saida[21]~249_combout  & !\ula|Mux10~9_combout ))))

	.dataa(\regfile|ReadData1[21]~682_combout ),
	.datab(\mux_in_2_ALU|saida[21]~249_combout ),
	.datac(\ula|Mux14~17_combout ),
	.datad(\ula|Mux10~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~10 .lut_mask = 16'hF80E;
defparam \ula|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux10~11 (
// Equation(s):
// \ula|Mux10~11_combout  = (\ula|Mux25~20_combout  & (\ula|Mux19~4_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux19~4_combout  & (\ula|Add1~42_combout )) # (!\ula|Mux19~4_combout  & ((\ula|Mux10~10_combout )))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Add1~42_combout ),
	.datad(\ula|Mux10~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~11 .lut_mask = 16'hD9C8;
defparam \ula|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
fiftyfivenm_lcell_comb \ula|Mux10~12 (
// Equation(s):
// \ula|Mux10~12_combout  = (\ula|Mux25~20_combout  & ((\ula|Mux10~11_combout  & ((\ula|ShiftRight3~36_combout ))) # (!\ula|Mux10~11_combout  & (\ula|ShiftRight3~34_combout )))) # (!\ula|Mux25~20_combout  & (((\ula|Mux10~11_combout ))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|ShiftRight3~34_combout ),
	.datac(\ula|ShiftRight3~36_combout ),
	.datad(\ula|Mux10~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux10~12 .lut_mask = 16'hF588;
defparam \ula|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[21]~76 (
// Equation(s):
// \mux_valor_write_data|saida[21]~76_combout  = (\ula|Mux10~12_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [7]),
	.datad(\ula|Mux10~12_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[21]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[21]~76 .lut_mask = 16'hDF00;
defparam \mux_valor_write_data|saida[21]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N3
dffeas \regfile|regs[15][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[21]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][21] .is_wysiwyg = "true";
defparam \regfile|regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~246 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~246_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][21]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][21]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][21]~q ),
	.datac(\regfile|regs[12][21]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~246_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~246 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[21]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~247 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~247_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[21]~246_combout  & (\regfile|regs[15][21]~q )) # (!\mux_in_2_ALU|saida[21]~246_combout  & ((\regfile|regs[14][21]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[21]~246_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[15][21]~q ),
	.datac(\regfile|regs[14][21]~q ),
	.datad(\mux_in_2_ALU|saida[21]~246_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~247_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~247 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[21]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~239 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~239_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][21]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][21]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][21]~q ),
	.datac(\regfile|regs[4][21]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~239 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~240 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~240_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[21]~239_combout  & ((\regfile|regs[7][21]~q ))) # (!\mux_in_2_ALU|saida[21]~239_combout  & (\regfile|regs[6][21]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[21]~239_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][21]~q ),
	.datac(\regfile|regs[7][21]~q ),
	.datad(\mux_in_2_ALU|saida[21]~239_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~240_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~240 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[21]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~243 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~243_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][21]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][21]~q )))))

	.dataa(\regfile|regs[3][21]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[1][21]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~243_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~243 .lut_mask = 16'hB800;
defparam \mux_in_2_ALU|saida[21]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~244 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~244_combout  = (\mux_in_2_ALU|saida[21]~243_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][21]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][21]~q ),
	.datad(\mux_in_2_ALU|saida[21]~243_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~244_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~244 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[21]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~241 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~241_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][21]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][21]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][21]~q ),
	.datac(\regfile|regs[8][21]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~241_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~241 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[21]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~242 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~242_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[21]~241_combout  & ((\regfile|regs[11][21]~q ))) # (!\mux_in_2_ALU|saida[21]~241_combout  & (\regfile|regs[9][21]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[21]~241_combout ))))

	.dataa(\regfile|regs[9][21]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][21]~q ),
	.datad(\mux_in_2_ALU|saida[21]~241_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~242_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~242 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[21]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~245 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~245_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout ) # (\mux_in_2_ALU|saida[21]~242_combout )))) # (!\imen|memoria_ROM~29_combout  & (\mux_in_2_ALU|saida[21]~244_combout  & 
// (!\imen|memoria_ROM~23_combout )))

	.dataa(\mux_in_2_ALU|saida[21]~244_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[21]~242_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~245_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~245 .lut_mask = 16'hCEC2;
defparam \mux_in_2_ALU|saida[21]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~248 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~248_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[21]~245_combout  & (\mux_in_2_ALU|saida[21]~247_combout )) # (!\mux_in_2_ALU|saida[21]~245_combout  & ((\mux_in_2_ALU|saida[21]~240_combout ))))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[21]~245_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\mux_in_2_ALU|saida[21]~247_combout ),
	.datac(\mux_in_2_ALU|saida[21]~240_combout ),
	.datad(\mux_in_2_ALU|saida[21]~245_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~248_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~248 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[21]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~235 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~235_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][21]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][21]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[27][21]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][21]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~235 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~236 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~236_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[21]~235_combout  & ((\regfile|regs[31][21]~q ))) # (!\mux_in_2_ALU|saida[21]~235_combout  & (\regfile|regs[23][21]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[21]~235_combout ))))

	.dataa(\regfile|regs[23][21]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[31][21]~q ),
	.datad(\mux_in_2_ALU|saida[21]~235_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~236 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~230 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~230_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[22][21]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[18][21]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[22][21]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[18][21]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~230 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~231 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~231_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[21]~230_combout  & ((\regfile|regs[30][21]~q ))) # (!\mux_in_2_ALU|saida[21]~230_combout  & (\regfile|regs[26][21]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[21]~230_combout ))))

	.dataa(\regfile|regs[26][21]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][21]~q ),
	.datad(\mux_in_2_ALU|saida[21]~230_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~231 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~232 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~232_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[20][21]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[16][21]~q )))))

	.dataa(\regfile|regs[20][21]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[16][21]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~232 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~233 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~233_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[21]~232_combout  & ((\regfile|regs[28][21]~q ))) # (!\mux_in_2_ALU|saida[21]~232_combout  & (\regfile|regs[24][21]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[21]~232_combout ))))

	.dataa(\regfile|regs[24][21]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[28][21]~q ),
	.datad(\mux_in_2_ALU|saida[21]~232_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~233 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~234 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~234_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[21]~231_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// ((\mux_in_2_ALU|saida[21]~233_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[21]~231_combout ),
	.datad(\mux_in_2_ALU|saida[21]~233_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~234 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~228 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~228_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][21]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][21]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[25][21]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[17][21]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~228 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~229 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~229_combout  = (\mux_in_2_ALU|saida[21]~228_combout  & (((\regfile|regs[29][21]~q ) # (!\imen|memoria_ROM~23_combout )))) # (!\mux_in_2_ALU|saida[21]~228_combout  & (\regfile|regs[21][21]~q  & ((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[21][21]~q ),
	.datab(\mux_in_2_ALU|saida[21]~228_combout ),
	.datac(\regfile|regs[29][21]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~229 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~237 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~237_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[21]~234_combout  & (\mux_in_2_ALU|saida[21]~236_combout )) # (!\mux_in_2_ALU|saida[21]~234_combout  & ((\mux_in_2_ALU|saida[21]~229_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[21]~234_combout ))))

	.dataa(\mux_in_2_ALU|saida[21]~236_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[21]~234_combout ),
	.datad(\mux_in_2_ALU|saida[21]~229_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~237 .lut_mask = 16'hBCB0;
defparam \mux_in_2_ALU|saida[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~238 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~238_combout  = (\mux_in_2_ALU|saida[21]~237_combout  & \mux_in_2_ALU|saida[31]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[21]~237_combout ),
	.datad(\mux_in_2_ALU|saida[31]~16_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~238 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[21]~249 (
// Equation(s):
// \mux_in_2_ALU|saida[21]~249_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[21]~238_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[21]~248_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~18_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\mux_in_2_ALU|saida[21]~248_combout ),
	.datad(\mux_in_2_ALU|saida[21]~238_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[21]~249_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[21]~249 .lut_mask = 16'hFFEA;
defparam \mux_in_2_ALU|saida[21]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
fiftyfivenm_lcell_comb \ula|ShiftRight3~35 (
// Equation(s):
// \ula|ShiftRight3~35_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[23]~525_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[22]~567_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[22]~567_combout ),
	.datad(\regfile|ReadData1[23]~525_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~35 .lut_mask = 16'h5410;
defparam \ula|ShiftRight3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
fiftyfivenm_lcell_comb \ula|result~43 (
// Equation(s):
// \ula|result~43_combout  = (\mux_in_2_ALU|saida[22]~227_combout ) # (\regfile|ReadData1[22]~681_combout )

	.dataa(\mux_in_2_ALU|saida[22]~227_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|ReadData1[22]~681_combout ),
	.cin(gnd),
	.combout(\ula|result~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~43 .lut_mask = 16'hFFAA;
defparam \ula|result~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux9~2 (
// Equation(s):
// \ula|Mux9~2_combout  = (\ula_ctrl|Mux3~12_combout  & ((\regfile|ReadData1[31]~20_combout ) # ((\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (((!\ula|result~43_combout  & !\ula|Mux14~4_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|result~43_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~2 .lut_mask = 16'hAA8D;
defparam \ula|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
fiftyfivenm_lcell_comb \ula|ShiftRight1~55 (
// Equation(s):
// \ula|ShiftRight1~55_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~31_combout  & ((\regfile|ReadData1[31]~21_combout ))) # (!\ula|ShiftLeft0~31_combout  & (\regfile|ReadData1[30]~42_combout ))))

	.dataa(\ula|ShiftLeft0~31_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\regfile|ReadData1[31]~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~55 .lut_mask = 16'hC840;
defparam \ula|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
fiftyfivenm_lcell_comb \ula|ShiftRight1~28 (
// Equation(s):
// \ula|ShiftRight1~28_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~27_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~10_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~27_combout ),
	.datad(\ula|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~28 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
fiftyfivenm_lcell_comb \ula|ShiftRight1~56 (
// Equation(s):
// \ula|ShiftRight1~56_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~26_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~28_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight1~28_combout ),
	.datad(\ula|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~56 .lut_mask = 16'h5410;
defparam \ula|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
fiftyfivenm_lcell_comb \ula|ShiftRight1~57 (
// Equation(s):
// \ula|ShiftRight1~57_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~55_combout ) # (\ula|ShiftRight1~56_combout )))

	.dataa(gnd),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~55_combout ),
	.datad(\ula|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~57 .lut_mask = 16'h3330;
defparam \ula|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~90 (
// Equation(s):
// \ula|ShiftRight0~90_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~26_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~28_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~28_combout ),
	.datad(\ula|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~90 .lut_mask = 16'h3210;
defparam \ula|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~91 (
// Equation(s):
// \ula|ShiftRight0~91_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight1~24_combout  & (\ula|ShiftLeft0~30_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~90_combout ) # ((\ula|ShiftRight1~24_combout  & 
// \ula|ShiftLeft0~30_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\ula|ShiftRight1~24_combout ),
	.datac(\ula|ShiftLeft0~30_combout ),
	.datad(\ula|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~91 .lut_mask = 16'hD5C0;
defparam \ula|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux9~3 (
// Equation(s):
// \ula|Mux9~3_combout  = (\ula|Mux9~2_combout  & (((\ula|ShiftRight1~57_combout )) # (!\ula|Mux14~21_combout ))) # (!\ula|Mux9~2_combout  & (\ula|Mux14~21_combout  & ((\ula|ShiftRight0~91_combout ))))

	.dataa(\ula|Mux9~2_combout ),
	.datab(\ula|Mux14~21_combout ),
	.datac(\ula|ShiftRight1~57_combout ),
	.datad(\ula|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~3 .lut_mask = 16'hE6A2;
defparam \ula|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft1~39 (
// Equation(s):
// \ula|ShiftLeft1~39_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[19]~609_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[20]~588_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[19]~609_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[20]~588_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~39 .lut_mask = 16'h0D08;
defparam \ula|ShiftLeft1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
fiftyfivenm_lcell_comb \ula|result~44 (
// Equation(s):
// \ula|result~44_combout  = \mux_in_2_ALU|saida[22]~227_combout  $ (\regfile|ReadData1[22]~681_combout )

	.dataa(\mux_in_2_ALU|saida[22]~227_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|ReadData1[22]~681_combout ),
	.cin(gnd),
	.combout(\ula|result~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~44 .lut_mask = 16'h55AA;
defparam \ula|result~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
fiftyfivenm_lcell_comb \ula|Mux9~4 (
// Equation(s):
// \ula|Mux9~4_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~87_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~100_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftLeft0~87_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~4 .lut_mask = 16'h4540;
defparam \ula|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
fiftyfivenm_lcell_comb \ula|Mux4~6 (
// Equation(s):
// \ula|Mux4~6_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~633_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[2]~643_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[2]~643_combout ),
	.datac(\mux_in_2_ALU|saida[2]~633_combout ),
	.datad(\mux_in_2_ALU|saida[3]~690_combout ),
	.cin(gnd),
	.combout(\ula|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux4~6 .lut_mask = 16'h00F8;
defparam \ula|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft0~35 (
// Equation(s):
// \ula|ShiftLeft0~35_combout  = (\ula|ShiftLeft0~34_combout  & ((\ula|ShiftLeft0~33_combout ) # ((\ula|Mux4~6_combout  & \ula|ShiftLeft0~15_combout )))) # (!\ula|ShiftLeft0~34_combout  & (\ula|Mux4~6_combout  & (\ula|ShiftLeft0~15_combout )))

	.dataa(\ula|ShiftLeft0~34_combout ),
	.datab(\ula|Mux4~6_combout ),
	.datac(\ula|ShiftLeft0~15_combout ),
	.datad(\ula|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~35 .lut_mask = 16'hEAC0;
defparam \ula|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux9~5 (
// Equation(s):
// \ula|Mux9~5_combout  = (\ula|Mux14~8_combout  & ((\ula|Mux14~9_combout  & ((!\ula|ShiftLeft0~35_combout ))) # (!\ula|Mux14~9_combout  & (!\ula|Add0~44_combout )))) # (!\ula|Mux14~8_combout  & (((\ula|Mux14~9_combout ))))

	.dataa(\ula|Add0~44_combout ),
	.datab(\ula|Mux14~8_combout ),
	.datac(\ula|Mux14~9_combout ),
	.datad(\ula|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~5 .lut_mask = 16'h34F4;
defparam \ula|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
fiftyfivenm_lcell_comb \ula|Mux9~6 (
// Equation(s):
// \ula|Mux9~6_combout  = (\ula|Mux14~7_combout  & (((!\ula|Mux9~5_combout )))) # (!\ula|Mux14~7_combout  & ((\ula|Mux9~5_combout  & (\ula|ShiftLeft0~69_combout )) # (!\ula|Mux9~5_combout  & ((\ula|Mux9~4_combout )))))

	.dataa(\ula|Mux14~7_combout ),
	.datab(\ula|ShiftLeft0~69_combout ),
	.datac(\ula|Mux9~4_combout ),
	.datad(\ula|Mux9~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~6 .lut_mask = 16'h44FA;
defparam \ula|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux9~7 (
// Equation(s):
// \ula|Mux9~7_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & (\ula|result~44_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux9~6_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|result~44_combout ),
	.datad(\ula|Mux9~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~7 .lut_mask = 16'hD591;
defparam \ula|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
fiftyfivenm_lcell_comb \ula|Mux9~8 (
// Equation(s):
// \ula|Mux9~8_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux9~7_combout  & (\ula|ShiftLeft1~41_combout )) # (!\ula|Mux9~7_combout  & ((\ula|ShiftLeft1~39_combout ))))) # (!\cabo_and_out~9_combout  & (((\ula|Mux9~7_combout ))))

	.dataa(\ula|ShiftLeft1~41_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|ShiftLeft1~39_combout ),
	.datad(\ula|Mux9~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~8 .lut_mask = 16'hBBC0;
defparam \ula|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux9~13 (
// Equation(s):
// \ula|Mux9~13_combout  = (\ula|Mux9~8_combout  & ((\imen|memoria_ROM~84_combout ) # ((\ula_ctrl|Mux0~9_combout ) # (\ula_ctrl|Mux2~11_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula|Mux9~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~13 .lut_mask = 16'hFE00;
defparam \ula|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
fiftyfivenm_lcell_comb \ula|Mux9~9 (
// Equation(s):
// \ula|Mux9~9_combout  = (\ula|Mux14~14_combout  & (!\ula|Mux14~15_combout )) # (!\ula|Mux14~14_combout  & ((\ula|Mux14~15_combout  & (\ula|Mux9~3_combout )) # (!\ula|Mux14~15_combout  & ((\ula|Mux9~13_combout )))))

	.dataa(\ula|Mux14~14_combout ),
	.datab(\ula|Mux14~15_combout ),
	.datac(\ula|Mux9~3_combout ),
	.datad(\ula|Mux9~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~9 .lut_mask = 16'h7362;
defparam \ula|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux9~10 (
// Equation(s):
// \ula|Mux9~10_combout  = (\ula|Mux14~17_combout  & (((\ula|Mux9~9_combout )))) # (!\ula|Mux14~17_combout  & ((\mux_in_2_ALU|saida[22]~227_combout  & ((\regfile|ReadData1[22]~681_combout ) # (!\ula|Mux9~9_combout ))) # (!\mux_in_2_ALU|saida[22]~227_combout  
// & (\regfile|ReadData1[22]~681_combout  & !\ula|Mux9~9_combout ))))

	.dataa(\mux_in_2_ALU|saida[22]~227_combout ),
	.datab(\regfile|ReadData1[22]~681_combout ),
	.datac(\ula|Mux14~17_combout ),
	.datad(\ula|Mux9~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~10 .lut_mask = 16'hF80E;
defparam \ula|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
fiftyfivenm_lcell_comb \ula|Mux9~11 (
// Equation(s):
// \ula|Mux9~11_combout  = (\ula|Mux19~4_combout  & (\ula|Mux25~20_combout )) # (!\ula|Mux19~4_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~35_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux9~10_combout )))))

	.dataa(\ula|Mux19~4_combout ),
	.datab(\ula|Mux25~20_combout ),
	.datac(\ula|ShiftRight3~35_combout ),
	.datad(\ula|Mux9~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~11 .lut_mask = 16'hD9C8;
defparam \ula|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
fiftyfivenm_lcell_comb \ula|Mux9~12 (
// Equation(s):
// \ula|Mux9~12_combout  = (\ula|Mux19~4_combout  & ((\ula|Mux9~11_combout  & ((\ula|ShiftRight3~37_combout ))) # (!\ula|Mux9~11_combout  & (\ula|Add1~44_combout )))) # (!\ula|Mux19~4_combout  & (((\ula|Mux9~11_combout ))))

	.dataa(\ula|Mux19~4_combout ),
	.datab(\ula|Add1~44_combout ),
	.datac(\ula|ShiftRight3~37_combout ),
	.datad(\ula|Mux9~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux9~12 .lut_mask = 16'hF588;
defparam \ula|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[22]~75 (
// Equation(s):
// \mux_valor_write_data|saida[22]~75_combout  = (\ula|Mux9~12_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux9~12_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[22]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[22]~75 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[22]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \regfile|regs[14][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[22]~75_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][22] .is_wysiwyg = "true";
defparam \regfile|regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~564 (
// Equation(s):
// \regfile|ReadData1[22]~564_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][22]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][22]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[12][22]~q ),
	.datac(\regfile|regs[13][22]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~564_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~564 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[22]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~565 (
// Equation(s):
// \regfile|ReadData1[22]~565_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[22]~564_combout  & ((\regfile|regs[15][22]~q ))) # (!\regfile|ReadData1[22]~564_combout  & (\regfile|regs[14][22]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[22]~564_combout ))))

	.dataa(\regfile|regs[14][22]~q ),
	.datab(\regfile|regs[15][22]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[22]~564_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~565_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~565 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[22]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~559 (
// Equation(s):
// \regfile|ReadData1[22]~559_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][22]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][22]~q ))))

	.dataa(\regfile|regs[4][22]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][22]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~559_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~559 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[22]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~560 (
// Equation(s):
// \regfile|ReadData1[22]~560_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[22]~559_combout  & (\regfile|regs[7][22]~q )) # (!\regfile|ReadData1[22]~559_combout  & ((\regfile|regs[6][22]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[22]~559_combout ))))

	.dataa(\regfile|regs[7][22]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][22]~q ),
	.datad(\regfile|ReadData1[22]~559_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~560_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~560 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[22]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~561 (
// Equation(s):
// \regfile|ReadData1[22]~561_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][22]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][22]~q )))

	.dataa(\regfile|regs[3][22]~q ),
	.datab(\regfile|regs[1][22]~q ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~561_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~561 .lut_mask = 16'hAACC;
defparam \regfile|ReadData1[22]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~562 (
// Equation(s):
// \regfile|ReadData1[22]~562_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[22]~561_combout )))) # (!\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout  & (\regfile|regs[2][22]~q )))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[2][22]~q ),
	.datad(\regfile|ReadData1[22]~561_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~562_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~562 .lut_mask = 16'hEA40;
defparam \regfile|ReadData1[22]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~563 (
// Equation(s):
// \regfile|ReadData1[22]~563_combout  = (\imen|memoria_ROM~7_combout  & (\imen|memoria_ROM~2_combout )) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[22]~560_combout )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|ReadData1[22]~562_combout )))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[22]~560_combout ),
	.datad(\regfile|ReadData1[22]~562_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~563_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~563 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[22]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~557 (
// Equation(s):
// \regfile|ReadData1[22]~557_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][22]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][22]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[8][22]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[10][22]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~557_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~557 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[22]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~558 (
// Equation(s):
// \regfile|ReadData1[22]~558_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[22]~557_combout  & (\regfile|regs[11][22]~q )) # (!\regfile|ReadData1[22]~557_combout  & ((\regfile|regs[9][22]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[22]~557_combout ))))

	.dataa(\regfile|regs[11][22]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|regs[9][22]~q ),
	.datad(\regfile|ReadData1[22]~557_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~558_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~558 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[22]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~566 (
// Equation(s):
// \regfile|ReadData1[22]~566_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[22]~563_combout  & (\regfile|ReadData1[22]~565_combout )) # (!\regfile|ReadData1[22]~563_combout  & ((\regfile|ReadData1[22]~558_combout ))))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[22]~563_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[22]~565_combout ),
	.datac(\regfile|ReadData1[22]~563_combout ),
	.datad(\regfile|ReadData1[22]~558_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~566_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~566 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[22]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[22]~567 (
// Equation(s):
// \regfile|ReadData1[22]~567_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[22]~556_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[22]~566_combout ))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[22]~566_combout ),
	.datad(\regfile|ReadData1[22]~556_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[22]~567_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[22]~567 .lut_mask = 16'hFA50;
defparam \regfile|ReadData1[22]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
fiftyfivenm_lcell_comb \ula|ShiftRight3~34 (
// Equation(s):
// \ula|ShiftRight3~34_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[22]~567_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[21]~546_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[22]~567_combout ),
	.datad(\regfile|ReadData1[21]~546_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~34 .lut_mask = 16'h5140;
defparam \ula|ShiftRight3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
fiftyfivenm_lcell_comb \ula|Add1~32 (
// Equation(s):
// \ula|Add1~32_combout  = ((\regfile|ReadData1[16]~687_combout  $ (\mux_in_2_ALU|saida[16]~359_combout  $ (\ula|Add1~31 )))) # (GND)
// \ula|Add1~33  = CARRY((\regfile|ReadData1[16]~687_combout  & ((!\ula|Add1~31 ) # (!\mux_in_2_ALU|saida[16]~359_combout ))) # (!\regfile|ReadData1[16]~687_combout  & (!\mux_in_2_ALU|saida[16]~359_combout  & !\ula|Add1~31 )))

	.dataa(\regfile|ReadData1[16]~687_combout ),
	.datab(\mux_in_2_ALU|saida[16]~359_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~31 ),
	.combout(\ula|Add1~32_combout ),
	.cout(\ula|Add1~33 ));
// synopsys translate_off
defparam \ula|Add1~32 .lut_mask = 16'h962B;
defparam \ula|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
fiftyfivenm_lcell_comb \ula|Add1~34 (
// Equation(s):
// \ula|Add1~34_combout  = (\mux_in_2_ALU|saida[17]~337_combout  & ((\regfile|ReadData1[17]~686_combout  & (!\ula|Add1~33 )) # (!\regfile|ReadData1[17]~686_combout  & ((\ula|Add1~33 ) # (GND))))) # (!\mux_in_2_ALU|saida[17]~337_combout  & 
// ((\regfile|ReadData1[17]~686_combout  & (\ula|Add1~33  & VCC)) # (!\regfile|ReadData1[17]~686_combout  & (!\ula|Add1~33 ))))
// \ula|Add1~35  = CARRY((\mux_in_2_ALU|saida[17]~337_combout  & ((!\ula|Add1~33 ) # (!\regfile|ReadData1[17]~686_combout ))) # (!\mux_in_2_ALU|saida[17]~337_combout  & (!\regfile|ReadData1[17]~686_combout  & !\ula|Add1~33 )))

	.dataa(\mux_in_2_ALU|saida[17]~337_combout ),
	.datab(\regfile|ReadData1[17]~686_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~33 ),
	.combout(\ula|Add1~34_combout ),
	.cout(\ula|Add1~35 ));
// synopsys translate_off
defparam \ula|Add1~34 .lut_mask = 16'h692B;
defparam \ula|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
fiftyfivenm_lcell_comb \ula|Add1~36 (
// Equation(s):
// \ula|Add1~36_combout  = ((\regfile|ReadData1[18]~685_combout  $ (\mux_in_2_ALU|saida[18]~315_combout  $ (\ula|Add1~35 )))) # (GND)
// \ula|Add1~37  = CARRY((\regfile|ReadData1[18]~685_combout  & ((!\ula|Add1~35 ) # (!\mux_in_2_ALU|saida[18]~315_combout ))) # (!\regfile|ReadData1[18]~685_combout  & (!\mux_in_2_ALU|saida[18]~315_combout  & !\ula|Add1~35 )))

	.dataa(\regfile|ReadData1[18]~685_combout ),
	.datab(\mux_in_2_ALU|saida[18]~315_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~35 ),
	.combout(\ula|Add1~36_combout ),
	.cout(\ula|Add1~37 ));
// synopsys translate_off
defparam \ula|Add1~36 .lut_mask = 16'h962B;
defparam \ula|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
fiftyfivenm_lcell_comb \ula|Add1~38 (
// Equation(s):
// \ula|Add1~38_combout  = (\regfile|ReadData1[19]~684_combout  & ((\mux_in_2_ALU|saida[19]~293_combout  & (!\ula|Add1~37 )) # (!\mux_in_2_ALU|saida[19]~293_combout  & (\ula|Add1~37  & VCC)))) # (!\regfile|ReadData1[19]~684_combout  & 
// ((\mux_in_2_ALU|saida[19]~293_combout  & ((\ula|Add1~37 ) # (GND))) # (!\mux_in_2_ALU|saida[19]~293_combout  & (!\ula|Add1~37 ))))
// \ula|Add1~39  = CARRY((\regfile|ReadData1[19]~684_combout  & (\mux_in_2_ALU|saida[19]~293_combout  & !\ula|Add1~37 )) # (!\regfile|ReadData1[19]~684_combout  & ((\mux_in_2_ALU|saida[19]~293_combout ) # (!\ula|Add1~37 ))))

	.dataa(\regfile|ReadData1[19]~684_combout ),
	.datab(\mux_in_2_ALU|saida[19]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~37 ),
	.combout(\ula|Add1~38_combout ),
	.cout(\ula|Add1~39 ));
// synopsys translate_off
defparam \ula|Add1~38 .lut_mask = 16'h694D;
defparam \ula|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
fiftyfivenm_lcell_comb \ula|result~37 (
// Equation(s):
// \ula|result~37_combout  = (\regfile|ReadData1[19]~684_combout ) # (\mux_in_2_ALU|saida[19]~293_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|ReadData1[19]~684_combout ),
	.datad(\mux_in_2_ALU|saida[19]~293_combout ),
	.cin(gnd),
	.combout(\ula|result~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~37 .lut_mask = 16'hFFF0;
defparam \ula|result~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
fiftyfivenm_lcell_comb \ula|Mux12~2 (
// Equation(s):
// \ula|Mux12~2_combout  = (\ula_ctrl|Mux3~12_combout  & ((\regfile|ReadData1[31]~20_combout ) # ((\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (((!\ula|result~37_combout  & !\ula|Mux14~4_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|result~37_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~2 .lut_mask = 16'hAA8D;
defparam \ula|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
fiftyfivenm_lcell_comb \ula|ShiftRight1~44 (
// Equation(s):
// \ula|ShiftRight1~44_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~40_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\regfile|ReadData1[31]~21_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~44 .lut_mask = 16'h8A80;
defparam \ula|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
fiftyfivenm_lcell_comb \ula|ShiftRight1~29 (
// Equation(s):
// \ula|ShiftRight1~29_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[21]~546_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[19]~609_combout )))

	.dataa(\regfile|ReadData1[21]~546_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[19]~609_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~29 .lut_mask = 16'hAFA0;
defparam \ula|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~36 (
// Equation(s):
// \ula|ShiftRight0~36_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[22]~567_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[20]~588_combout )))

	.dataa(\regfile|ReadData1[22]~567_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[20]~588_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~36 .lut_mask = 16'hAFA0;
defparam \ula|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~42 (
// Equation(s):
// \ula|ShiftRight1~42_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~36_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~29_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~29_combout ),
	.datad(\ula|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~42 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
fiftyfivenm_lcell_comb \ula|ShiftRight1~43 (
// Equation(s):
// \ula|ShiftRight1~43_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~41_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~42_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\ula|ShiftRight1~41_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~43 .lut_mask = 16'h4540;
defparam \ula|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~71 (
// Equation(s):
// \ula|ShiftRight1~71_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~44_combout ) # (\ula|ShiftRight1~43_combout )))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~44_combout ),
	.datad(\ula|ShiftRight1~43_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~71_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~71 .lut_mask = 16'h5550;
defparam \ula|ShiftRight1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~77 (
// Equation(s):
// \ula|ShiftRight0~77_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~41_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~42_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~41_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~77 .lut_mask = 16'h4540;
defparam \ula|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~78 (
// Equation(s):
// \ula|ShiftRight0~78_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~76_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~77_combout ))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~77_combout ),
	.datad(\ula|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~78 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
fiftyfivenm_lcell_comb \ula|Mux12~3 (
// Equation(s):
// \ula|Mux12~3_combout  = (\ula|Mux14~21_combout  & ((\ula|Mux12~2_combout  & (\ula|ShiftRight1~71_combout )) # (!\ula|Mux12~2_combout  & ((\ula|ShiftRight0~78_combout ))))) # (!\ula|Mux14~21_combout  & (\ula|Mux12~2_combout ))

	.dataa(\ula|Mux14~21_combout ),
	.datab(\ula|Mux12~2_combout ),
	.datac(\ula|ShiftRight1~71_combout ),
	.datad(\ula|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~3 .lut_mask = 16'hE6C4;
defparam \ula|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
fiftyfivenm_lcell_comb \ula|result~38 (
// Equation(s):
// \ula|result~38_combout  = \regfile|ReadData1[19]~684_combout  $ (\mux_in_2_ALU|saida[19]~293_combout )

	.dataa(gnd),
	.datab(\regfile|ReadData1[19]~684_combout ),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[19]~293_combout ),
	.cin(gnd),
	.combout(\ula|result~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~38 .lut_mask = 16'h33CC;
defparam \ula|result~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~93 (
// Equation(s):
// \ula|ShiftLeft0~93_combout  = (\ula|ShiftRight1~75_combout  & (!\regfile|Equal1~1_combout  & \ula|ShiftLeft0~20_combout ))

	.dataa(\ula|ShiftRight1~75_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(gnd),
	.datad(\ula|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~93 .lut_mask = 16'h2200;
defparam \ula|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
fiftyfivenm_lcell_comb \ula|Mux12~4 (
// Equation(s):
// \ula|Mux12~4_combout  = (\ula|Mux14~9_combout  & (\ula|Mux14~8_combout  & ((\ula|ShiftLeft0~93_combout )))) # (!\ula|Mux14~9_combout  & (((\ula|Add0~38_combout )) # (!\ula|Mux14~8_combout )))

	.dataa(\ula|Mux14~9_combout ),
	.datab(\ula|Mux14~8_combout ),
	.datac(\ula|Add0~38_combout ),
	.datad(\ula|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~4 .lut_mask = 16'hD951;
defparam \ula|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux12~5 (
// Equation(s):
// \ula|Mux12~5_combout  = (\ula|Mux14~7_combout  & (((\ula|Mux12~4_combout )))) # (!\ula|Mux14~7_combout  & ((\ula|Mux12~4_combout  & ((\ula|ShiftLeft0~92_combout ))) # (!\ula|Mux12~4_combout  & (\ula|ShiftLeft0~54_combout ))))

	.dataa(\ula|Mux14~7_combout ),
	.datab(\ula|ShiftLeft0~54_combout ),
	.datac(\ula|ShiftLeft0~92_combout ),
	.datad(\ula|Mux12~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~5 .lut_mask = 16'hFA44;
defparam \ula|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
fiftyfivenm_lcell_comb \ula|Mux12~6 (
// Equation(s):
// \ula|Mux12~6_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & (\ula|result~38_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux12~5_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|result~38_combout ),
	.datad(\ula|Mux12~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~6 .lut_mask = 16'hD591;
defparam \ula|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft1~35 (
// Equation(s):
// \ula|ShiftLeft1~35_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[16]~672_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[17]~630_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[16]~672_combout ),
	.datac(\regfile|ReadData1[17]~630_combout ),
	.datad(\imen|memoria_ROM~95_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~35 .lut_mask = 16'h4450;
defparam \ula|ShiftLeft1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux12~7 (
// Equation(s):
// \ula|Mux12~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux12~6_combout  & (\ula|ShiftLeft1~38_combout )) # (!\ula|Mux12~6_combout  & ((\ula|ShiftLeft1~35_combout ))))) # (!\cabo_and_out~9_combout  & (((\ula|Mux12~6_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~38_combout ),
	.datac(\ula|Mux12~6_combout ),
	.datad(\ula|ShiftLeft1~35_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~7 .lut_mask = 16'hDAD0;
defparam \ula|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
fiftyfivenm_lcell_comb \ula|Mux12~12 (
// Equation(s):
// \ula|Mux12~12_combout  = (\ula|Mux12~7_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux12~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~12 .lut_mask = 16'hFE00;
defparam \ula|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
fiftyfivenm_lcell_comb \ula|Mux12~8 (
// Equation(s):
// \ula|Mux12~8_combout  = (\ula|Mux14~15_combout  & (!\ula|Mux14~14_combout  & (\ula|Mux12~3_combout ))) # (!\ula|Mux14~15_combout  & ((\ula|Mux14~14_combout ) # ((\ula|Mux12~12_combout ))))

	.dataa(\ula|Mux14~15_combout ),
	.datab(\ula|Mux14~14_combout ),
	.datac(\ula|Mux12~3_combout ),
	.datad(\ula|Mux12~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~8 .lut_mask = 16'h7564;
defparam \ula|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
fiftyfivenm_lcell_comb \ula|Mux12~9 (
// Equation(s):
// \ula|Mux12~9_combout  = (\ula|Mux14~17_combout  & (((\ula|Mux12~8_combout )))) # (!\ula|Mux14~17_combout  & ((\mux_in_2_ALU|saida[19]~293_combout  & ((\regfile|ReadData1[19]~684_combout ) # (!\ula|Mux12~8_combout ))) # 
// (!\mux_in_2_ALU|saida[19]~293_combout  & (\regfile|ReadData1[19]~684_combout  & !\ula|Mux12~8_combout ))))

	.dataa(\mux_in_2_ALU|saida[19]~293_combout ),
	.datab(\regfile|ReadData1[19]~684_combout ),
	.datac(\ula|Mux14~17_combout ),
	.datad(\ula|Mux12~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~9 .lut_mask = 16'hF80E;
defparam \ula|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
fiftyfivenm_lcell_comb \ula|Mux12~10 (
// Equation(s):
// \ula|Mux12~10_combout  = (\ula|Mux25~20_combout  & (\ula|Mux19~4_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux19~4_combout  & (\ula|Add1~38_combout )) # (!\ula|Mux19~4_combout  & ((\ula|Mux12~9_combout )))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Add1~38_combout ),
	.datad(\ula|Mux12~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~10 .lut_mask = 16'hD9C8;
defparam \ula|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
fiftyfivenm_lcell_comb \ula|ShiftRight3~31 (
// Equation(s):
// \ula|ShiftRight3~31_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[20]~588_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[19]~609_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[20]~588_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[19]~609_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~31 .lut_mask = 16'h4540;
defparam \ula|ShiftRight3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
fiftyfivenm_lcell_comb \ula|Mux12~11 (
// Equation(s):
// \ula|Mux12~11_combout  = (\ula|Mux25~20_combout  & ((\ula|Mux12~10_combout  & (\ula|ShiftRight3~34_combout )) # (!\ula|Mux12~10_combout  & ((\ula|ShiftRight3~31_combout ))))) # (!\ula|Mux25~20_combout  & (((\ula|Mux12~10_combout ))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|ShiftRight3~34_combout ),
	.datac(\ula|Mux12~10_combout ),
	.datad(\ula|ShiftRight3~31_combout ),
	.cin(gnd),
	.combout(\ula|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux12~11 .lut_mask = 16'hDAD0;
defparam \ula|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[19]~78 (
// Equation(s):
// \mux_valor_write_data|saida[19]~78_combout  = (\ula|Mux12~11_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [7]),
	.datad(\ula|Mux12~11_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[19]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[19]~78 .lut_mask = 16'hDF00;
defparam \mux_valor_write_data|saida[19]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
fiftyfivenm_lcell_comb \regfile|regs[23][19]~feeder (
// Equation(s):
// \regfile|regs[23][19]~feeder_combout  = \mux_valor_write_data|saida[19]~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[19]~78_combout ),
	.cin(gnd),
	.combout(\regfile|regs[23][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[23][19]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[23][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N1
dffeas \regfile|regs[23][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][19] .is_wysiwyg = "true";
defparam \regfile|regs[23][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~596 (
// Equation(s):
// \regfile|ReadData1[19]~596_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][19]~q ) # ((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (((\regfile|regs[19][19]~q  & !\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[27][19]~q ),
	.datab(\regfile|regs[19][19]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~596_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~596 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[19]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~597 (
// Equation(s):
// \regfile|ReadData1[19]~597_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[19]~596_combout  & ((\regfile|regs[31][19]~q ))) # (!\regfile|ReadData1[19]~596_combout  & (\regfile|regs[23][19]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[19]~596_combout ))))

	.dataa(\regfile|regs[23][19]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[31][19]~q ),
	.datad(\regfile|ReadData1[19]~596_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~597_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~597 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[19]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~593 (
// Equation(s):
// \regfile|ReadData1[19]~593_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[20][19]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[16][19]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[20][19]~q ),
	.datac(\regfile|regs[16][19]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~593_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~593 .lut_mask = 16'hAAD8;
defparam \regfile|ReadData1[19]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~594 (
// Equation(s):
// \regfile|ReadData1[19]~594_combout  = (\regfile|ReadData1[19]~593_combout  & ((\regfile|regs[28][19]~q ) # ((!\imen|memoria_ROM~7_combout )))) # (!\regfile|ReadData1[19]~593_combout  & (((\regfile|regs[24][19]~q  & \imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[28][19]~q ),
	.datab(\regfile|regs[24][19]~q ),
	.datac(\regfile|ReadData1[19]~593_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~594_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~594 .lut_mask = 16'hACF0;
defparam \regfile|ReadData1[19]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~591 (
// Equation(s):
// \regfile|ReadData1[19]~591_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[22][19]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[18][19]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[22][19]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[18][19]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~591_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~591 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[19]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~592 (
// Equation(s):
// \regfile|ReadData1[19]~592_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[19]~591_combout  & ((\regfile|regs[30][19]~q ))) # (!\regfile|ReadData1[19]~591_combout  & (\regfile|regs[26][19]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[19]~591_combout ))))

	.dataa(\regfile|regs[26][19]~q ),
	.datab(\regfile|regs[30][19]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[19]~591_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~592_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~592 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[19]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~595 (
// Equation(s):
// \regfile|ReadData1[19]~595_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[19]~592_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[19]~594_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[19]~594_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[19]~592_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~595_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~595 .lut_mask = 16'hF4A4;
defparam \regfile|ReadData1[19]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~589 (
// Equation(s):
// \regfile|ReadData1[19]~589_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][19]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][19]~q ))))

	.dataa(\regfile|regs[17][19]~q ),
	.datab(\regfile|regs[25][19]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~589_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~589 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[19]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~590 (
// Equation(s):
// \regfile|ReadData1[19]~590_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[19]~589_combout  & ((\regfile|regs[29][19]~q ))) # (!\regfile|ReadData1[19]~589_combout  & (\regfile|regs[21][19]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[19]~589_combout ))))

	.dataa(\regfile|regs[21][19]~q ),
	.datab(\regfile|regs[29][19]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[19]~589_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~590_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~590 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[19]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~598 (
// Equation(s):
// \regfile|ReadData1[19]~598_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[19]~595_combout  & (\regfile|ReadData1[19]~597_combout )) # (!\regfile|ReadData1[19]~595_combout  & ((\regfile|ReadData1[19]~590_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[19]~595_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[19]~597_combout ),
	.datac(\regfile|ReadData1[19]~595_combout ),
	.datad(\regfile|ReadData1[19]~590_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~598_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~598 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[19]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[19]~684 (
// Equation(s):
// \regfile|ReadData1[19]~684_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[19]~598_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[19]~608_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[19]~598_combout ),
	.datad(\regfile|ReadData1[19]~608_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[19]~684_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[19]~684 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[19]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
fiftyfivenm_lcell_comb \ula|result~39 (
// Equation(s):
// \ula|result~39_combout  = (\mux_in_2_ALU|saida[20]~271_combout ) # (\regfile|ReadData1[20]~683_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[20]~271_combout ),
	.datad(\regfile|ReadData1[20]~683_combout ),
	.cin(gnd),
	.combout(\ula|result~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~39 .lut_mask = 16'hFFF0;
defparam \ula|result~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
fiftyfivenm_lcell_comb \ula|Mux11~2 (
// Equation(s):
// \ula|Mux11~2_combout  = (\ula|Mux14~4_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula|Mux14~4_combout  & ((\ula_ctrl|Mux3~12_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula_ctrl|Mux3~12_combout  & ((!\ula|result~39_combout )))))

	.dataa(\ula|Mux14~4_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|result~39_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~2 .lut_mask = 16'hC8D9;
defparam \ula|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~37 (
// Equation(s):
// \ula|ShiftRight0~37_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~35_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~36_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight0~36_combout ),
	.datad(\ula|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~37 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~82 (
// Equation(s):
// \ula|ShiftRight0~82_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~34_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~37_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~37_combout ),
	.datad(\ula|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~82 .lut_mask = 16'h3210;
defparam \ula|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
fiftyfivenm_lcell_comb \ula|ShiftRight0~83 (
// Equation(s):
// \ula|ShiftRight0~83_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~53_combout  & (\ula|ShiftRight0~31_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftRight0~82_combout ))))

	.dataa(\ula|ShiftRight0~53_combout ),
	.datab(\ula|ShiftRight0~31_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~83 .lut_mask = 16'h8F80;
defparam \ula|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~47 (
// Equation(s):
// \ula|ShiftRight1~47_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & ((\regfile|ReadData1[31]~21_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~34_combout ))))

	.dataa(\ula|ShiftRight0~34_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~47 .lut_mask = 16'hE200;
defparam \ula|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~48 (
// Equation(s):
// \ula|ShiftRight1~48_combout  = (!\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~31_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~37_combout ))))

	.dataa(\ula|ShiftRight0~37_combout ),
	.datab(\ula|ShiftRight0~31_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~48 .lut_mask = 16'h00CA;
defparam \ula|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
fiftyfivenm_lcell_comb \ula|ShiftRight1~49 (
// Equation(s):
// \ula|ShiftRight1~49_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~47_combout ) # (\ula|ShiftRight1~48_combout )))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~47_combout ),
	.datad(\ula|ShiftRight1~48_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~49 .lut_mask = 16'h5550;
defparam \ula|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
fiftyfivenm_lcell_comb \ula|Mux11~3 (
// Equation(s):
// \ula|Mux11~3_combout  = (\ula|Mux11~2_combout  & (((\ula|ShiftRight1~49_combout )) # (!\ula|Mux14~21_combout ))) # (!\ula|Mux11~2_combout  & (\ula|Mux14~21_combout  & (\ula|ShiftRight0~83_combout )))

	.dataa(\ula|Mux11~2_combout ),
	.datab(\ula|Mux14~21_combout ),
	.datac(\ula|ShiftRight0~83_combout ),
	.datad(\ula|ShiftRight1~49_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~3 .lut_mask = 16'hEA62;
defparam \ula|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft1~37 (
// Equation(s):
// \ula|ShiftLeft1~37_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[17]~630_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[18]~651_combout ))))

	.dataa(\regfile|ReadData1[18]~651_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[17]~630_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~37 .lut_mask = 16'h0E02;
defparam \ula|ShiftLeft1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
fiftyfivenm_lcell_comb \ula|result~40 (
// Equation(s):
// \ula|result~40_combout  = \mux_in_2_ALU|saida[20]~271_combout  $ (\regfile|ReadData1[20]~683_combout )

	.dataa(\mux_in_2_ALU|saida[20]~271_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|ReadData1[20]~683_combout ),
	.cin(gnd),
	.combout(\ula|result~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~40 .lut_mask = 16'h55AA;
defparam \ula|result~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft0~96 (
// Equation(s):
// \ula|ShiftLeft0~96_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~78_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~95_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftLeft0~78_combout ),
	.datad(\ula|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~96 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft0~25 (
// Equation(s):
// \ula|ShiftLeft0~25_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~22_combout ) # ((\ula|ShiftRight0~53_combout  & \ula|ShiftLeft0~24_combout ))))

	.dataa(\ula|ShiftRight0~53_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~22_combout ),
	.datad(\ula|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~25 .lut_mask = 16'h3230;
defparam \ula|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
fiftyfivenm_lcell_comb \ula|Mux11~4 (
// Equation(s):
// \ula|Mux11~4_combout  = (\ula|Mux14~9_combout  & (\ula|Mux14~8_combout  & (\ula|ShiftLeft0~25_combout ))) # (!\ula|Mux14~9_combout  & (((\ula|Add0~40_combout )) # (!\ula|Mux14~8_combout )))

	.dataa(\ula|Mux14~9_combout ),
	.datab(\ula|Mux14~8_combout ),
	.datac(\ula|ShiftLeft0~25_combout ),
	.datad(\ula|Add0~40_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~4 .lut_mask = 16'hD591;
defparam \ula|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux11~5 (
// Equation(s):
// \ula|Mux11~5_combout  = (\ula|Mux14~7_combout  & (((\ula|Mux11~4_combout )))) # (!\ula|Mux14~7_combout  & ((\ula|Mux11~4_combout  & ((\ula|ShiftLeft0~96_combout ))) # (!\ula|Mux11~4_combout  & (\ula|ShiftLeft0~58_combout ))))

	.dataa(\ula|Mux14~7_combout ),
	.datab(\ula|ShiftLeft0~58_combout ),
	.datac(\ula|ShiftLeft0~96_combout ),
	.datad(\ula|Mux11~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~5 .lut_mask = 16'hFA44;
defparam \ula|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
fiftyfivenm_lcell_comb \ula|Mux11~6 (
// Equation(s):
// \ula|Mux11~6_combout  = (\ula|Mux25~17_combout  & (\ula|result~40_combout  & (\ula|Mux25~16_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux11~5_combout ) # (!\ula|Mux25~16_combout ))))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|result~40_combout ),
	.datac(\ula|Mux25~16_combout ),
	.datad(\ula|Mux11~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~6 .lut_mask = 16'hD585;
defparam \ula|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
fiftyfivenm_lcell_comb \ula|Mux11~7 (
// Equation(s):
// \ula|Mux11~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux11~6_combout  & ((\ula|ShiftLeft1~39_combout ))) # (!\ula|Mux11~6_combout  & (\ula|ShiftLeft1~37_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux11~6_combout ))))

	.dataa(\ula|ShiftLeft1~37_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|ShiftLeft1~39_combout ),
	.datad(\ula|Mux11~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~7 .lut_mask = 16'hF388;
defparam \ula|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
fiftyfivenm_lcell_comb \ula|Mux11~12 (
// Equation(s):
// \ula|Mux11~12_combout  = (\ula|Mux11~7_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux11~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~12 .lut_mask = 16'hFE00;
defparam \ula|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
fiftyfivenm_lcell_comb \ula|Mux11~8 (
// Equation(s):
// \ula|Mux11~8_combout  = (\ula|Mux14~14_combout  & (!\ula|Mux14~15_combout )) # (!\ula|Mux14~14_combout  & ((\ula|Mux14~15_combout  & (\ula|Mux11~3_combout )) # (!\ula|Mux14~15_combout  & ((\ula|Mux11~12_combout )))))

	.dataa(\ula|Mux14~14_combout ),
	.datab(\ula|Mux14~15_combout ),
	.datac(\ula|Mux11~3_combout ),
	.datad(\ula|Mux11~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~8 .lut_mask = 16'h7362;
defparam \ula|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
fiftyfivenm_lcell_comb \ula|Mux11~9 (
// Equation(s):
// \ula|Mux11~9_combout  = (\ula|Mux14~17_combout  & (((\ula|Mux11~8_combout )))) # (!\ula|Mux14~17_combout  & ((\regfile|ReadData1[20]~683_combout  & ((\mux_in_2_ALU|saida[20]~271_combout ) # (!\ula|Mux11~8_combout ))) # (!\regfile|ReadData1[20]~683_combout 
//  & (\mux_in_2_ALU|saida[20]~271_combout  & !\ula|Mux11~8_combout ))))

	.dataa(\ula|Mux14~17_combout ),
	.datab(\regfile|ReadData1[20]~683_combout ),
	.datac(\mux_in_2_ALU|saida[20]~271_combout ),
	.datad(\ula|Mux11~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~9 .lut_mask = 16'hEA54;
defparam \ula|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
fiftyfivenm_lcell_comb \ula|Mux11~10 (
// Equation(s):
// \ula|Mux11~10_combout  = (\ula|Mux19~4_combout  & (((\ula|Mux25~20_combout )))) # (!\ula|Mux19~4_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~33_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux11~9_combout )))))

	.dataa(\ula|ShiftRight3~33_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Mux25~20_combout ),
	.datad(\ula|Mux11~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~10 .lut_mask = 16'hE3E0;
defparam \ula|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
fiftyfivenm_lcell_comb \ula|Mux11~11 (
// Equation(s):
// \ula|Mux11~11_combout  = (\ula|Mux19~4_combout  & ((\ula|Mux11~10_combout  & ((\ula|ShiftRight3~35_combout ))) # (!\ula|Mux11~10_combout  & (\ula|Add1~40_combout )))) # (!\ula|Mux19~4_combout  & (((\ula|Mux11~10_combout ))))

	.dataa(\ula|Mux19~4_combout ),
	.datab(\ula|Add1~40_combout ),
	.datac(\ula|ShiftRight3~35_combout ),
	.datad(\ula|Mux11~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux11~11 .lut_mask = 16'hF588;
defparam \ula|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[20]~77 (
// Equation(s):
// \mux_valor_write_data|saida[20]~77_combout  = (\ula|Mux11~11_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux11~11_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[20]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[20]~77 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[20]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N9
dffeas \regfile|regs[19][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[20]~77_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][20] .is_wysiwyg = "true";
defparam \regfile|regs[19][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~575 (
// Equation(s):
// \regfile|ReadData1[20]~575_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|regs[23][20]~q ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|regs[19][20]~q ))))

	.dataa(\regfile|regs[19][20]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[23][20]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~575_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~575 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[20]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~576 (
// Equation(s):
// \regfile|ReadData1[20]~576_combout  = (\regfile|ReadData1[20]~575_combout  & (((\regfile|regs[31][20]~q )) # (!\imen|memoria_ROM~7_combout ))) # (!\regfile|ReadData1[20]~575_combout  & (\imen|memoria_ROM~7_combout  & (\regfile|regs[27][20]~q )))

	.dataa(\regfile|ReadData1[20]~575_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[27][20]~q ),
	.datad(\regfile|regs[31][20]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~576_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~576 .lut_mask = 16'hEA62;
defparam \regfile|ReadData1[20]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~572 (
// Equation(s):
// \regfile|ReadData1[20]~572_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][20]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][20]~q ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[16][20]~q ),
	.datac(\regfile|regs[24][20]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~572_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~572 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[20]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~573 (
// Equation(s):
// \regfile|ReadData1[20]~573_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[20]~572_combout  & (\regfile|regs[28][20]~q )) # (!\regfile|ReadData1[20]~572_combout  & ((\regfile|regs[20][20]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[20]~572_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[28][20]~q ),
	.datac(\regfile|regs[20][20]~q ),
	.datad(\regfile|ReadData1[20]~572_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~573_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~573 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[20]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~570 (
// Equation(s):
// \regfile|ReadData1[20]~570_combout  = (\imen|memoria_ROM~7_combout  & (((\regfile|regs[26][20]~q ) # (\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (\regfile|regs[18][20]~q  & ((!\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[18][20]~q ),
	.datab(\regfile|regs[26][20]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~570_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~570 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[20]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~571 (
// Equation(s):
// \regfile|ReadData1[20]~571_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[20]~570_combout  & ((\regfile|regs[30][20]~q ))) # (!\regfile|ReadData1[20]~570_combout  & (\regfile|regs[22][20]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[20]~570_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[22][20]~q ),
	.datac(\regfile|regs[30][20]~q ),
	.datad(\regfile|ReadData1[20]~570_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~571_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~571 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[20]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~574 (
// Equation(s):
// \regfile|ReadData1[20]~574_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[20]~571_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[20]~573_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[20]~573_combout ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[20]~571_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~574_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~574 .lut_mask = 16'hF4A4;
defparam \regfile|ReadData1[20]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~568 (
// Equation(s):
// \regfile|ReadData1[20]~568_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[21][20]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[17][20]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[21][20]~q ),
	.datab(\regfile|regs[17][20]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~568_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~568 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[20]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~569 (
// Equation(s):
// \regfile|ReadData1[20]~569_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[20]~568_combout  & (\regfile|regs[29][20]~q )) # (!\regfile|ReadData1[20]~568_combout  & ((\regfile|regs[25][20]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[20]~568_combout ))))

	.dataa(\regfile|regs[29][20]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[25][20]~q ),
	.datad(\regfile|ReadData1[20]~568_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~569_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~569 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[20]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~577 (
// Equation(s):
// \regfile|ReadData1[20]~577_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[20]~574_combout  & (\regfile|ReadData1[20]~576_combout )) # (!\regfile|ReadData1[20]~574_combout  & ((\regfile|ReadData1[20]~569_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[20]~574_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[20]~576_combout ),
	.datac(\regfile|ReadData1[20]~574_combout ),
	.datad(\regfile|ReadData1[20]~569_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~577_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~577 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[20]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[20]~588 (
// Equation(s):
// \regfile|ReadData1[20]~588_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[20]~577_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[20]~587_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[20]~577_combout ),
	.datad(\regfile|ReadData1[20]~587_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[20]~588_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[20]~588 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[20]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
fiftyfivenm_lcell_comb \ula|ShiftRight3~33 (
// Equation(s):
// \ula|ShiftRight3~33_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[21]~546_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[20]~588_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[20]~588_combout ),
	.datac(\regfile|ReadData1[21]~546_combout ),
	.datad(\imen|memoria_ROM~95_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~33 .lut_mask = 16'h5044;
defparam \ula|ShiftRight3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
fiftyfivenm_lcell_comb \ula|ShiftRight3~32 (
// Equation(s):
// \ula|ShiftRight3~32_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[19]~609_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[18]~651_combout ))))

	.dataa(\regfile|ReadData1[18]~651_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[19]~609_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~32 .lut_mask = 16'h0E02;
defparam \ula|ShiftRight3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
fiftyfivenm_lcell_comb \ula|result~35 (
// Equation(s):
// \ula|result~35_combout  = (\regfile|ReadData1[18]~685_combout ) # (\mux_in_2_ALU|saida[18]~315_combout )

	.dataa(gnd),
	.datab(\regfile|ReadData1[18]~685_combout ),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[18]~315_combout ),
	.cin(gnd),
	.combout(\ula|result~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~35 .lut_mask = 16'hFFCC;
defparam \ula|result~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
fiftyfivenm_lcell_comb \ula|Mux13~2 (
// Equation(s):
// \ula|Mux13~2_combout  = (\ula_ctrl|Mux3~12_combout  & (((\regfile|ReadData1[31]~20_combout ) # (\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|result~35_combout  & ((!\ula|Mux14~4_combout ))))

	.dataa(\ula|result~35_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~2 .lut_mask = 16'hCCD1;
defparam \ula|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~11 (
// Equation(s):
// \ula|ShiftRight1~11_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[20]~588_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[18]~651_combout ))

	.dataa(\regfile|ReadData1[18]~651_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[20]~588_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~11 .lut_mask = 16'hFA0A;
defparam \ula|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~30 (
// Equation(s):
// \ula|ShiftRight1~30_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~29_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~11_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~29_combout ),
	.datad(\ula|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~30 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~69 (
// Equation(s):
// \ula|ShiftRight0~69_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~28_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~30_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~30_combout ),
	.datad(\ula|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~69 .lut_mask = 16'h3210;
defparam \ula|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~70 (
// Equation(s):
// \ula|ShiftRight0~70_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~68_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~69_combout )))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~68_combout ),
	.datad(\ula|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~70 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~31 (
// Equation(s):
// \ula|ShiftRight1~31_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~28_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~30_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\ula|ShiftRight1~30_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~31 .lut_mask = 16'h5404;
defparam \ula|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~70 (
// Equation(s):
// \ula|ShiftRight1~70_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~31_combout ) # ((\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight1~33_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~33_combout ),
	.datad(\ula|ShiftRight1~31_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~70_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~70 .lut_mask = 16'h3320;
defparam \ula|ShiftRight1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
fiftyfivenm_lcell_comb \ula|Mux13~3 (
// Equation(s):
// \ula|Mux13~3_combout  = (\ula|Mux14~21_combout  & ((\ula|Mux13~2_combout  & ((\ula|ShiftRight1~70_combout ))) # (!\ula|Mux13~2_combout  & (\ula|ShiftRight0~70_combout )))) # (!\ula|Mux14~21_combout  & (\ula|Mux13~2_combout ))

	.dataa(\ula|Mux14~21_combout ),
	.datab(\ula|Mux13~2_combout ),
	.datac(\ula|ShiftRight0~70_combout ),
	.datad(\ula|ShiftRight1~70_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~3 .lut_mask = 16'hEC64;
defparam \ula|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
fiftyfivenm_lcell_comb \ula|ShiftLeft1~36 (
// Equation(s):
// \ula|ShiftLeft1~36_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[15]~189_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[16]~672_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[15]~189_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~36 .lut_mask = 16'h0D08;
defparam \ula|ShiftLeft1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
fiftyfivenm_lcell_comb \ula|result~36 (
// Equation(s):
// \ula|result~36_combout  = \mux_in_2_ALU|saida[18]~315_combout  $ (\regfile|ReadData1[18]~685_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[18]~315_combout ),
	.datad(\regfile|ReadData1[18]~685_combout ),
	.cin(gnd),
	.combout(\ula|result~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~36 .lut_mask = 16'h0FF0;
defparam \ula|result~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~89 (
// Equation(s):
// \ula|ShiftLeft0~89_combout  = (\ula|ShiftLeft0~15_combout  & \ula|ShiftRight1~75_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~15_combout ),
	.datad(\ula|ShiftRight1~75_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~89 .lut_mask = 16'hF000;
defparam \ula|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
fiftyfivenm_lcell_comb \ula|Mux13~4 (
// Equation(s):
// \ula|Mux13~4_combout  = (\ula|Mux14~8_combout  & ((\ula|Mux14~9_combout  & (\ula|ShiftLeft0~89_combout )) # (!\ula|Mux14~9_combout  & ((\ula|Add0~36_combout ))))) # (!\ula|Mux14~8_combout  & (((!\ula|Mux14~9_combout ))))

	.dataa(\ula|Mux14~8_combout ),
	.datab(\ula|ShiftLeft0~89_combout ),
	.datac(\ula|Add0~36_combout ),
	.datad(\ula|Mux14~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~4 .lut_mask = 16'h88F5;
defparam \ula|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
fiftyfivenm_lcell_comb \ula|Mux13~5 (
// Equation(s):
// \ula|Mux13~5_combout  = (\ula|Mux14~7_combout  & (((\ula|Mux13~4_combout )))) # (!\ula|Mux14~7_combout  & ((\ula|Mux13~4_combout  & ((\ula|ShiftLeft0~88_combout ))) # (!\ula|Mux13~4_combout  & (\ula|ShiftLeft0~50_combout ))))

	.dataa(\ula|ShiftLeft0~50_combout ),
	.datab(\ula|Mux14~7_combout ),
	.datac(\ula|ShiftLeft0~88_combout ),
	.datad(\ula|Mux13~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~5 .lut_mask = 16'hFC22;
defparam \ula|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
fiftyfivenm_lcell_comb \ula|Mux13~6 (
// Equation(s):
// \ula|Mux13~6_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & (\ula|result~36_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux13~5_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|result~36_combout ),
	.datad(\ula|Mux13~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~6 .lut_mask = 16'hD591;
defparam \ula|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
fiftyfivenm_lcell_comb \ula|Mux13~7 (
// Equation(s):
// \ula|Mux13~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux13~6_combout  & ((\ula|ShiftLeft1~37_combout ))) # (!\ula|Mux13~6_combout  & (\ula|ShiftLeft1~36_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux13~6_combout ))))

	.dataa(\ula|ShiftLeft1~36_combout ),
	.datab(\ula|ShiftLeft1~37_combout ),
	.datac(\cabo_and_out~9_combout ),
	.datad(\ula|Mux13~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~7 .lut_mask = 16'hCFA0;
defparam \ula|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
fiftyfivenm_lcell_comb \ula|Mux13~12 (
// Equation(s):
// \ula|Mux13~12_combout  = (\ula|Mux13~7_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula_ctrl|Mux2~11_combout ) # (\imen|memoria_ROM~84_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|Mux13~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~12 .lut_mask = 16'hFE00;
defparam \ula|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
fiftyfivenm_lcell_comb \ula|Mux13~8 (
// Equation(s):
// \ula|Mux13~8_combout  = (\ula|Mux14~15_combout  & (!\ula|Mux14~14_combout  & (\ula|Mux13~3_combout ))) # (!\ula|Mux14~15_combout  & ((\ula|Mux14~14_combout ) # ((\ula|Mux13~12_combout ))))

	.dataa(\ula|Mux14~15_combout ),
	.datab(\ula|Mux14~14_combout ),
	.datac(\ula|Mux13~3_combout ),
	.datad(\ula|Mux13~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~8 .lut_mask = 16'h7564;
defparam \ula|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
fiftyfivenm_lcell_comb \ula|Mux13~9 (
// Equation(s):
// \ula|Mux13~9_combout  = (\ula|Mux14~17_combout  & (((\ula|Mux13~8_combout )))) # (!\ula|Mux14~17_combout  & ((\regfile|ReadData1[18]~685_combout  & ((\mux_in_2_ALU|saida[18]~315_combout ) # (!\ula|Mux13~8_combout ))) # (!\regfile|ReadData1[18]~685_combout 
//  & (\mux_in_2_ALU|saida[18]~315_combout  & !\ula|Mux13~8_combout ))))

	.dataa(\ula|Mux14~17_combout ),
	.datab(\regfile|ReadData1[18]~685_combout ),
	.datac(\mux_in_2_ALU|saida[18]~315_combout ),
	.datad(\ula|Mux13~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~9 .lut_mask = 16'hEA54;
defparam \ula|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
fiftyfivenm_lcell_comb \ula|Mux13~10 (
// Equation(s):
// \ula|Mux13~10_combout  = (\ula|Mux25~20_combout  & ((\ula|Mux19~4_combout ) # ((\ula|ShiftRight3~32_combout )))) # (!\ula|Mux25~20_combout  & (!\ula|Mux19~4_combout  & ((\ula|Mux13~9_combout ))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|ShiftRight3~32_combout ),
	.datad(\ula|Mux13~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~10 .lut_mask = 16'hB9A8;
defparam \ula|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
fiftyfivenm_lcell_comb \ula|Mux13~11 (
// Equation(s):
// \ula|Mux13~11_combout  = (\ula|Mux19~4_combout  & ((\ula|Mux13~10_combout  & (\ula|ShiftRight3~33_combout )) # (!\ula|Mux13~10_combout  & ((\ula|Add1~36_combout ))))) # (!\ula|Mux19~4_combout  & (((\ula|Mux13~10_combout ))))

	.dataa(\ula|ShiftRight3~33_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Add1~36_combout ),
	.datad(\ula|Mux13~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux13~11 .lut_mask = 16'hBBC0;
defparam \ula|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[18]~79 (
// Equation(s):
// \mux_valor_write_data|saida[18]~79_combout  = (\ula|Mux13~11_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux13~11_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[18]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[18]~79 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[18]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \regfile|regs[29][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[18]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][18] .is_wysiwyg = "true";
defparam \regfile|regs[29][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~631 (
// Equation(s):
// \regfile|ReadData1[18]~631_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[21][18]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[17][18]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[21][18]~q ),
	.datab(\regfile|regs[17][18]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~631_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~631 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[18]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~632 (
// Equation(s):
// \regfile|ReadData1[18]~632_combout  = (\regfile|ReadData1[18]~631_combout  & ((\regfile|regs[29][18]~q ) # ((!\imen|memoria_ROM~7_combout )))) # (!\regfile|ReadData1[18]~631_combout  & (((\regfile|regs[25][18]~q  & \imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[29][18]~q ),
	.datab(\regfile|regs[25][18]~q ),
	.datac(\regfile|ReadData1[18]~631_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~632_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~632 .lut_mask = 16'hACF0;
defparam \regfile|ReadData1[18]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~638 (
// Equation(s):
// \regfile|ReadData1[18]~638_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|regs[23][18]~q )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|regs[19][18]~q )))))

	.dataa(\regfile|regs[23][18]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[19][18]~q ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~638_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~638 .lut_mask = 16'hEE30;
defparam \regfile|ReadData1[18]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~639 (
// Equation(s):
// \regfile|ReadData1[18]~639_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[18]~638_combout  & (\regfile|regs[31][18]~q )) # (!\regfile|ReadData1[18]~638_combout  & ((\regfile|regs[27][18]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[18]~638_combout ))))

	.dataa(\regfile|regs[31][18]~q ),
	.datab(\regfile|regs[27][18]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[18]~638_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~639_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~639 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[18]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~635 (
// Equation(s):
// \regfile|ReadData1[18]~635_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][18]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][18]~q ))))

	.dataa(\regfile|regs[16][18]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[24][18]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~635_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~635 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[18]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~636 (
// Equation(s):
// \regfile|ReadData1[18]~636_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[18]~635_combout  & (\regfile|regs[28][18]~q )) # (!\regfile|ReadData1[18]~635_combout  & ((\regfile|regs[20][18]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[18]~635_combout ))))

	.dataa(\regfile|regs[28][18]~q ),
	.datab(\regfile|regs[20][18]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[18]~635_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~636_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~636 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[18]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~633 (
// Equation(s):
// \regfile|ReadData1[18]~633_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[26][18]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[18][18]~q )))))

	.dataa(\regfile|regs[26][18]~q ),
	.datab(\regfile|regs[18][18]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~633_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~633 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[18]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~634 (
// Equation(s):
// \regfile|ReadData1[18]~634_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[18]~633_combout  & ((\regfile|regs[30][18]~q ))) # (!\regfile|ReadData1[18]~633_combout  & (\regfile|regs[22][18]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[18]~633_combout ))))

	.dataa(\regfile|regs[22][18]~q ),
	.datab(\regfile|regs[30][18]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[18]~633_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~634_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~634 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[18]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~637 (
// Equation(s):
// \regfile|ReadData1[18]~637_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[18]~634_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[18]~636_combout 
// )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[18]~636_combout ),
	.datad(\regfile|ReadData1[18]~634_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~637_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~637 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[18]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~640 (
// Equation(s):
// \regfile|ReadData1[18]~640_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[18]~637_combout  & ((\regfile|ReadData1[18]~639_combout ))) # (!\regfile|ReadData1[18]~637_combout  & (\regfile|ReadData1[18]~632_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[18]~637_combout ))))

	.dataa(\regfile|ReadData1[18]~632_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[18]~639_combout ),
	.datad(\regfile|ReadData1[18]~637_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~640_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~640 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[18]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[18]~651 (
// Equation(s):
// \regfile|ReadData1[18]~651_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[18]~640_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[18]~650_combout )))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[18]~640_combout ),
	.datad(\regfile|ReadData1[18]~650_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[18]~651_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[18]~651 .lut_mask = 16'hF5A0;
defparam \regfile|ReadData1[18]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
fiftyfivenm_lcell_comb \ula|ShiftRight3~30 (
// Equation(s):
// \ula|ShiftRight3~30_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[18]~651_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[17]~630_combout )))))

	.dataa(\regfile|ReadData1[18]~651_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[17]~630_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~30 .lut_mask = 16'h0B08;
defparam \ula|ShiftRight3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
fiftyfivenm_lcell_comb \ula|result~33 (
// Equation(s):
// \ula|result~33_combout  = (\mux_in_2_ALU|saida[17]~337_combout ) # (\regfile|ReadData1[17]~686_combout )

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[17]~337_combout ),
	.datac(gnd),
	.datad(\regfile|ReadData1[17]~686_combout ),
	.cin(gnd),
	.combout(\ula|result~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~33 .lut_mask = 16'hFFCC;
defparam \ula|result~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
fiftyfivenm_lcell_comb \ula|Mux14~5 (
// Equation(s):
// \ula|Mux14~5_combout  = (\ula_ctrl|Mux3~12_combout  & (((\regfile|ReadData1[31]~20_combout ) # (\ula|Mux14~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|result~33_combout  & ((!\ula|Mux14~4_combout ))))

	.dataa(\ula|result~33_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~5 .lut_mask = 16'hCCD1;
defparam \ula|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~38 (
// Equation(s):
// \ula|ShiftRight0~38_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[19]~609_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[17]~630_combout )))

	.dataa(gnd),
	.datab(\regfile|ReadData1[19]~609_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[17]~630_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~38 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~59 (
// Equation(s):
// \ula|ShiftRight0~59_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~11_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~38_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~38_combout ),
	.datad(\ula|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~59 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~12 (
// Equation(s):
// \ula|ShiftRight1~12_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~58_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~59_combout )))))

	.dataa(\ula|ShiftRight0~58_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~12 .lut_mask = 16'h0B08;
defparam \ula|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~69 (
// Equation(s):
// \ula|ShiftRight1~69_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~12_combout ) # ((\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight1~14_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~12_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~69_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~69 .lut_mask = 16'h5444;
defparam \ula|ShiftRight1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~60 (
// Equation(s):
// \ula|ShiftRight0~60_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~58_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~59_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight0~58_combout ),
	.datad(\ula|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~60 .lut_mask = 16'h5140;
defparam \ula|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~61 (
// Equation(s):
// \ula|ShiftRight0~61_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~57_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~60_combout ))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~60_combout ),
	.datad(\ula|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~61 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
fiftyfivenm_lcell_comb \ula|Mux14~6 (
// Equation(s):
// \ula|Mux14~6_combout  = (\ula|Mux14~5_combout  & (((\ula|ShiftRight1~69_combout )) # (!\ula|Mux14~21_combout ))) # (!\ula|Mux14~5_combout  & (\ula|Mux14~21_combout  & ((\ula|ShiftRight0~61_combout ))))

	.dataa(\ula|Mux14~5_combout ),
	.datab(\ula|Mux14~21_combout ),
	.datac(\ula|ShiftRight1~69_combout ),
	.datad(\ula|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~6 .lut_mask = 16'hE6A2;
defparam \ula|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft1~34 (
// Equation(s):
// \ula|ShiftLeft1~34_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[14]~231_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[15]~189_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[15]~189_combout ),
	.datac(\regfile|ReadData1[14]~231_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~34 .lut_mask = 16'h00E4;
defparam \ula|ShiftLeft1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
fiftyfivenm_lcell_comb \ula|result~34 (
// Equation(s):
// \ula|result~34_combout  = \regfile|ReadData1[17]~686_combout  $ (\mux_in_2_ALU|saida[17]~337_combout )

	.dataa(gnd),
	.datab(\regfile|ReadData1[17]~686_combout ),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[17]~337_combout ),
	.cin(gnd),
	.combout(\ula|result~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~34 .lut_mask = 16'h33CC;
defparam \ula|result~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
fiftyfivenm_lcell_comb \ula|ShiftLeft0~85 (
// Equation(s):
// \ula|ShiftLeft0~85_combout  = (!\mux_in_2_ALU|saida[1]~666_combout  & (\ula|ShiftRight1~75_combout  & \ula|ShiftLeft0~11_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\ula|ShiftRight1~75_combout ),
	.datad(\ula|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~85 .lut_mask = 16'h3000;
defparam \ula|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
fiftyfivenm_lcell_comb \ula|Mux14~10 (
// Equation(s):
// \ula|Mux14~10_combout  = (\ula|Mux14~9_combout  & (\ula|ShiftLeft0~85_combout  & ((\ula|Mux14~8_combout )))) # (!\ula|Mux14~9_combout  & (((\ula|Add0~34_combout ) # (!\ula|Mux14~8_combout ))))

	.dataa(\ula|ShiftLeft0~85_combout ),
	.datab(\ula|Add0~34_combout ),
	.datac(\ula|Mux14~9_combout ),
	.datad(\ula|Mux14~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~10 .lut_mask = 16'hAC0F;
defparam \ula|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
fiftyfivenm_lcell_comb \ula|Mux14~11 (
// Equation(s):
// \ula|Mux14~11_combout  = (\ula|Mux14~7_combout  & (((\ula|Mux14~10_combout )))) # (!\ula|Mux14~7_combout  & ((\ula|Mux14~10_combout  & (\ula|ShiftLeft0~84_combout )) # (!\ula|Mux14~10_combout  & ((\ula|ShiftLeft0~46_combout )))))

	.dataa(\ula|Mux14~7_combout ),
	.datab(\ula|ShiftLeft0~84_combout ),
	.datac(\ula|ShiftLeft0~46_combout ),
	.datad(\ula|Mux14~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~11 .lut_mask = 16'hEE50;
defparam \ula|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux14~12 (
// Equation(s):
// \ula|Mux14~12_combout  = (\ula|Mux25~17_combout  & (\ula|result~34_combout  & (\ula|Mux25~16_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux14~11_combout ) # (!\ula|Mux25~16_combout ))))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|result~34_combout ),
	.datac(\ula|Mux25~16_combout ),
	.datad(\ula|Mux14~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~12 .lut_mask = 16'hD585;
defparam \ula|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
fiftyfivenm_lcell_comb \ula|Mux14~13 (
// Equation(s):
// \ula|Mux14~13_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux14~12_combout  & ((\ula|ShiftLeft1~35_combout ))) # (!\ula|Mux14~12_combout  & (\ula|ShiftLeft1~34_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux14~12_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~34_combout ),
	.datac(\ula|ShiftLeft1~35_combout ),
	.datad(\ula|Mux14~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~13 .lut_mask = 16'hF588;
defparam \ula|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
fiftyfivenm_lcell_comb \ula|Mux14~22 (
// Equation(s):
// \ula|Mux14~22_combout  = (\ula|Mux14~13_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux14~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~22 .lut_mask = 16'hFE00;
defparam \ula|Mux14~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
fiftyfivenm_lcell_comb \ula|Mux14~16 (
// Equation(s):
// \ula|Mux14~16_combout  = (\ula|Mux14~14_combout  & (!\ula|Mux14~15_combout )) # (!\ula|Mux14~14_combout  & ((\ula|Mux14~15_combout  & (\ula|Mux14~6_combout )) # (!\ula|Mux14~15_combout  & ((\ula|Mux14~22_combout )))))

	.dataa(\ula|Mux14~14_combout ),
	.datab(\ula|Mux14~15_combout ),
	.datac(\ula|Mux14~6_combout ),
	.datad(\ula|Mux14~22_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~16 .lut_mask = 16'h7362;
defparam \ula|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
fiftyfivenm_lcell_comb \ula|Mux14~18 (
// Equation(s):
// \ula|Mux14~18_combout  = (\ula|Mux14~17_combout  & (((\ula|Mux14~16_combout )))) # (!\ula|Mux14~17_combout  & ((\regfile|ReadData1[17]~686_combout  & ((\mux_in_2_ALU|saida[17]~337_combout ) # (!\ula|Mux14~16_combout ))) # 
// (!\regfile|ReadData1[17]~686_combout  & (\mux_in_2_ALU|saida[17]~337_combout  & !\ula|Mux14~16_combout ))))

	.dataa(\regfile|ReadData1[17]~686_combout ),
	.datab(\mux_in_2_ALU|saida[17]~337_combout ),
	.datac(\ula|Mux14~17_combout ),
	.datad(\ula|Mux14~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~18 .lut_mask = 16'hF80E;
defparam \ula|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
fiftyfivenm_lcell_comb \ula|Mux14~19 (
// Equation(s):
// \ula|Mux14~19_combout  = (\ula|Mux25~20_combout  & (\ula|Mux19~4_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux19~4_combout  & (\ula|Add1~34_combout )) # (!\ula|Mux19~4_combout  & ((\ula|Mux14~18_combout )))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Add1~34_combout ),
	.datad(\ula|Mux14~18_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~19 .lut_mask = 16'hD9C8;
defparam \ula|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
fiftyfivenm_lcell_comb \ula|Mux14~20 (
// Equation(s):
// \ula|Mux14~20_combout  = (\ula|Mux25~20_combout  & ((\ula|Mux14~19_combout  & ((\ula|ShiftRight3~31_combout ))) # (!\ula|Mux14~19_combout  & (\ula|ShiftRight3~30_combout )))) # (!\ula|Mux25~20_combout  & (((\ula|Mux14~19_combout ))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|ShiftRight3~30_combout ),
	.datac(\ula|ShiftRight3~31_combout ),
	.datad(\ula|Mux14~19_combout ),
	.cin(gnd),
	.combout(\ula|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux14~20 .lut_mask = 16'hF588;
defparam \ula|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[17]~80 (
// Equation(s):
// \mux_valor_write_data|saida[17]~80_combout  = (\ula|Mux14~20_combout  & (((\pc|PC [6]) # (!\uc|Decoder0~1_combout )) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux14~20_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[17]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[17]~80 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[17]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \regfile|regs[29][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[17]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[29][17] .is_wysiwyg = "true";
defparam \regfile|regs[29][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~610 (
// Equation(s):
// \regfile|ReadData1[17]~610_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][17]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][17]~q ))))

	.dataa(\regfile|regs[17][17]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[25][17]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~610_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~610 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[17]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~611 (
// Equation(s):
// \regfile|ReadData1[17]~611_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[17]~610_combout  & (\regfile|regs[29][17]~q )) # (!\regfile|ReadData1[17]~610_combout  & ((\regfile|regs[21][17]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[17]~610_combout ))))

	.dataa(\regfile|regs[29][17]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[21][17]~q ),
	.datad(\regfile|ReadData1[17]~610_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~611_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~611 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[17]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~617 (
// Equation(s):
// \regfile|ReadData1[17]~617_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][17]~q ) # ((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (((\regfile|regs[19][17]~q  & !\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[27][17]~q ),
	.datab(\regfile|regs[19][17]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~617_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~617 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[17]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~618 (
// Equation(s):
// \regfile|ReadData1[17]~618_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[17]~617_combout  & ((\regfile|regs[31][17]~q ))) # (!\regfile|ReadData1[17]~617_combout  & (\regfile|regs[23][17]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[17]~617_combout ))))

	.dataa(\regfile|regs[23][17]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[31][17]~q ),
	.datad(\regfile|ReadData1[17]~617_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~618_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~618 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[17]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~614 (
// Equation(s):
// \regfile|ReadData1[17]~614_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[20][17]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[16][17]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[16][17]~q ),
	.datab(\regfile|regs[20][17]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~614_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~614 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[17]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~615 (
// Equation(s):
// \regfile|ReadData1[17]~615_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[17]~614_combout  & (\regfile|regs[28][17]~q )) # (!\regfile|ReadData1[17]~614_combout  & ((\regfile|regs[24][17]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[17]~614_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[28][17]~q ),
	.datac(\regfile|regs[24][17]~q ),
	.datad(\regfile|ReadData1[17]~614_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~615_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~615 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[17]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~612 (
// Equation(s):
// \regfile|ReadData1[17]~612_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[22][17]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[18][17]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[22][17]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[18][17]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~612_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~612 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[17]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~613 (
// Equation(s):
// \regfile|ReadData1[17]~613_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[17]~612_combout  & ((\regfile|regs[30][17]~q ))) # (!\regfile|ReadData1[17]~612_combout  & (\regfile|regs[26][17]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[17]~612_combout ))))

	.dataa(\regfile|regs[26][17]~q ),
	.datab(\regfile|regs[30][17]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[17]~612_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~613_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~613 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[17]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~616 (
// Equation(s):
// \regfile|ReadData1[17]~616_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[17]~613_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[17]~615_combout 
// )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[17]~615_combout ),
	.datad(\regfile|ReadData1[17]~613_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~616_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~616 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[17]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~619 (
// Equation(s):
// \regfile|ReadData1[17]~619_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[17]~616_combout  & ((\regfile|ReadData1[17]~618_combout ))) # (!\regfile|ReadData1[17]~616_combout  & (\regfile|ReadData1[17]~611_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[17]~616_combout ))))

	.dataa(\regfile|ReadData1[17]~611_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[17]~618_combout ),
	.datad(\regfile|ReadData1[17]~616_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~619_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~619 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[17]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[17]~630 (
// Equation(s):
// \regfile|ReadData1[17]~630_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[17]~619_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[17]~629_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[17]~619_combout ),
	.datad(\regfile|ReadData1[17]~629_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[17]~630_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[17]~630 .lut_mask = 16'hF3C0;
defparam \regfile|ReadData1[17]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
fiftyfivenm_lcell_comb \ula|ShiftRight3~28 (
// Equation(s):
// \ula|ShiftRight3~28_combout  = (\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[18]~651_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[17]~630_combout ))))

	.dataa(\regfile|ReadData1[17]~630_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\imen|memoria_ROM~92_combout ),
	.datad(\regfile|ReadData1[18]~651_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~28 .lut_mask = 16'hE020;
defparam \ula|ShiftRight3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
fiftyfivenm_lcell_comb \ula|ShiftRight2~15 (
// Equation(s):
// \ula|ShiftRight2~15_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftRight3~27_combout ) # (\ula|ShiftRight3~28_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftLeft1~7_combout ),
	.datac(\ula|ShiftRight3~27_combout ),
	.datad(\ula|ShiftRight3~28_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~15 .lut_mask = 16'hCCC0;
defparam \ula|ShiftRight2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
fiftyfivenm_lcell_comb \ula|Mux16~2 (
// Equation(s):
// \ula|Mux16~2_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & (\ula|result~30_combout )) # (!\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight2~15_combout )))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~30_combout ),
	.datad(\ula|ShiftRight2~15_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~2 .lut_mask = 16'hD9C8;
defparam \ula|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~74 (
// Equation(s):
// \ula|ShiftLeft0~74_combout  = (!\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~53_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~73_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftLeft0~73_combout ),
	.datad(\ula|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~74 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~71 (
// Equation(s):
// \ula|ShiftLeft0~71_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~20_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~37_combout )))))

	.dataa(\ula|ShiftLeft0~20_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~71 .lut_mask = 16'h8C80;
defparam \ula|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft0~75 (
// Equation(s):
// \ula|ShiftLeft0~75_combout  = (!\regfile|Equal1~1_combout  & (\ula|ShiftLeft0~9_combout  & ((\ula|ShiftLeft0~74_combout ) # (\ula|ShiftLeft0~71_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftLeft0~9_combout ),
	.datac(\ula|ShiftLeft0~74_combout ),
	.datad(\ula|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~75 .lut_mask = 16'h4440;
defparam \ula|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
fiftyfivenm_lcell_comb \ula|Mux16~3 (
// Equation(s):
// \ula|Mux16~3_combout  = (\ula|Mux16~2_combout  & (((\ula|ShiftLeft0~75_combout )) # (!\ula_ctrl|Mux0~9_combout ))) # (!\ula|Mux16~2_combout  & (\ula_ctrl|Mux0~9_combout  & (\ula|Add0~30_combout )))

	.dataa(\ula|Mux16~2_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add0~30_combout ),
	.datad(\ula|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~3 .lut_mask = 16'hEA62;
defparam \ula|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
fiftyfivenm_lcell_comb \ula|Mux16~6 (
// Equation(s):
// \ula|Mux16~6_combout  = (\ula_ctrl|Mux2~11_combout  & ((\ula_ctrl|Mux1~13_combout ) # ((\ula|Mux16~3_combout )))) # (!\ula_ctrl|Mux2~11_combout  & (!\ula_ctrl|Mux1~13_combout  & (\ula|Mux16~5_combout )))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux1~13_combout ),
	.datac(\ula|Mux16~5_combout ),
	.datad(\ula|Mux16~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~6 .lut_mask = 16'hBA98;
defparam \ula|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
fiftyfivenm_lcell_comb \ula|result~29 (
// Equation(s):
// \ula|result~29_combout  = (\regfile|ReadData1[15]~688_combout ) # (\mux_in_2_ALU|saida[15]~381_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|ReadData1[15]~688_combout ),
	.datad(\mux_in_2_ALU|saida[15]~381_combout ),
	.cin(gnd),
	.combout(\ula|result~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~29 .lut_mask = 16'hFFF0;
defparam \ula|result~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
fiftyfivenm_lcell_comb \ula|ShiftRight3~24 (
// Equation(s):
// \ula|ShiftRight3~24_combout  = (\imen|memoria_ROM~95_combout  & (((\regfile|ReadData1[18]~651_combout )) # (!\imen|memoria_ROM~92_combout ))) # (!\imen|memoria_ROM~95_combout  & (\imen|memoria_ROM~92_combout  & (\regfile|ReadData1[17]~630_combout )))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[17]~630_combout ),
	.datad(\regfile|ReadData1[18]~651_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~24 .lut_mask = 16'hEA62;
defparam \ula|ShiftRight3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
fiftyfivenm_lcell_comb \ula|ShiftRight3~25 (
// Equation(s):
// \ula|ShiftRight3~25_combout  = (\imen|memoria_ROM~92_combout  & (((\ula|ShiftRight3~24_combout )))) # (!\imen|memoria_ROM~92_combout  & ((\ula|ShiftRight3~24_combout  & (\regfile|ReadData1[16]~672_combout )) # (!\ula|ShiftRight3~24_combout  & 
// ((\regfile|ReadData1[15]~189_combout )))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\regfile|ReadData1[16]~672_combout ),
	.datac(\regfile|ReadData1[15]~189_combout ),
	.datad(\ula|ShiftRight3~24_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~25 .lut_mask = 16'hEE50;
defparam \ula|ShiftRight3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
fiftyfivenm_lcell_comb \ula|ShiftRight3~26 (
// Equation(s):
// \ula|ShiftRight3~26_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~84_combout  & ((\ula|ShiftRight3~25_combout ))) # (!\imen|memoria_ROM~84_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\ula|ShiftRight3~25_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~26 .lut_mask = 16'h5410;
defparam \ula|ShiftRight3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
fiftyfivenm_lcell_comb \ula|Mux16~0 (
// Equation(s):
// \ula|Mux16~0_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight3~26_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|result~29_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~29_combout ),
	.datad(\ula|ShiftRight3~26_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~0 .lut_mask = 16'hCD89;
defparam \ula|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~105 (
// Equation(s):
// \ula|ShiftRight0~105_combout  = (\regfile|ReadData1[31]~20_combout  & (\mux_in_2_ALU|saida[4]~712_combout  & \ula|Mux31~2_combout ))

	.dataa(gnd),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\mux_in_2_ALU|saida[4]~712_combout ),
	.datad(\ula|Mux31~2_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~105 .lut_mask = 16'hC000;
defparam \ula|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~39 (
// Equation(s):
// \ula|ShiftRight0~39_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[18]~651_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[16]~672_combout )))

	.dataa(\regfile|ReadData1[18]~651_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~39 .lut_mask = 16'hAFA0;
defparam \ula|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~18 (
// Equation(s):
// \ula|ShiftRight1~18_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[17]~630_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[15]~189_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[15]~189_combout ),
	.datad(\regfile|ReadData1[17]~630_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~18 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~36 (
// Equation(s):
// \ula|ShiftRight1~36_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~39_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~18_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight0~39_combout ),
	.datad(\ula|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~36 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~106 (
// Equation(s):
// \ula|ShiftRight0~106_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~42_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~36_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~42_combout ),
	.datad(\ula|ShiftRight1~36_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~106 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~107 (
// Equation(s):
// \ula|ShiftRight0~107_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~94_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~106_combout )))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~94_combout ),
	.datad(\ula|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~107 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~109 (
// Equation(s):
// \ula|ShiftRight0~109_combout  = (!\ula|ShiftLeft0~10_combout  & ((\ula|ShiftRight0~105_combout ) # ((\ula|ShiftRight0~108_combout  & \ula|ShiftRight0~107_combout ))))

	.dataa(\ula|ShiftRight0~108_combout ),
	.datab(\ula|ShiftRight0~105_combout ),
	.datac(\ula|ShiftLeft0~10_combout ),
	.datad(\ula|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~109 .lut_mask = 16'h0E0C;
defparam \ula|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
fiftyfivenm_lcell_comb \ula|ShiftRight1~68 (
// Equation(s):
// \ula|ShiftRight1~68_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftLeft0~9_combout  & ((\ula|ShiftRight0~107_combout ))) # (!\ula|ShiftLeft0~9_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\ula|ShiftLeft0~9_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\ula|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~68_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~68 .lut_mask = 16'h3210;
defparam \ula|ShiftRight1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
fiftyfivenm_lcell_comb \ula|Mux16~1 (
// Equation(s):
// \ula|Mux16~1_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux16~0_combout  & ((\ula|ShiftRight1~68_combout ))) # (!\ula|Mux16~0_combout  & (\ula|ShiftRight0~109_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (\ula|Mux16~0_combout ))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula|Mux16~0_combout ),
	.datac(\ula|ShiftRight0~109_combout ),
	.datad(\ula|ShiftRight1~68_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~1 .lut_mask = 16'hEC64;
defparam \ula|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
fiftyfivenm_lcell_comb \ula|Mux16~8 (
// Equation(s):
// \ula|Mux16~8_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux16~6_combout  & (\ula|Mux16~7_combout )) # (!\ula|Mux16~6_combout  & ((\ula|Mux16~1_combout ))))) # (!\ula_ctrl|Mux1~13_combout  & (((\ula|Mux16~6_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula|Mux16~7_combout ),
	.datac(\ula|Mux16~6_combout ),
	.datad(\ula|Mux16~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux16~8 .lut_mask = 16'hDAD0;
defparam \ula|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[15]~82 (
// Equation(s):
// \mux_valor_write_data|saida[15]~82_combout  = (\ula|Mux16~8_combout  & (((\pc|PC [6]) # (!\uc|Decoder0~1_combout )) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux16~8_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[15]~82 .lut_mask = 16'hDF00;
defparam \mux_valor_write_data|saida[15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \regfile|regs[6][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[15]~82_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[6][15] .is_wysiwyg = "true";
defparam \regfile|regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~371 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~371_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][15]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][15]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][15]~q ),
	.datac(\regfile|regs[4][15]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~371_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~371 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[15]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~372 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~372_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[15]~371_combout  & ((\regfile|regs[7][15]~q ))) # (!\mux_in_2_ALU|saida[15]~371_combout  & (\regfile|regs[6][15]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[15]~371_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][15]~q ),
	.datac(\regfile|regs[7][15]~q ),
	.datad(\mux_in_2_ALU|saida[15]~371_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~372_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~372 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[15]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~378 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~378_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][15]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][15]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][15]~q ),
	.datac(\regfile|regs[12][15]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~378_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~378 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[15]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~379 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~379_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[15]~378_combout  & (\regfile|regs[15][15]~q )) # (!\mux_in_2_ALU|saida[15]~378_combout  & ((\regfile|regs[14][15]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[15]~378_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[15][15]~q ),
	.datac(\regfile|regs[14][15]~q ),
	.datad(\mux_in_2_ALU|saida[15]~378_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~379_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~379 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[15]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~375 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~375_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][15]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][15]~q )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[3][15]~q ),
	.datac(\regfile|regs[1][15]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~375_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~375 .lut_mask = 16'h88A0;
defparam \mux_in_2_ALU|saida[15]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~376 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~376_combout  = (\mux_in_2_ALU|saida[15]~375_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][15]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][15]~q ),
	.datad(\mux_in_2_ALU|saida[15]~375_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~376_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~376 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[15]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~373 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~373_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][15]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][15]~q )))))

	.dataa(\regfile|regs[10][15]~q ),
	.datab(\regfile|regs[8][15]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~373_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~373 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[15]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~374 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~374_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[15]~373_combout  & ((\regfile|regs[11][15]~q ))) # (!\mux_in_2_ALU|saida[15]~373_combout  & (\regfile|regs[9][15]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[15]~373_combout ))))

	.dataa(\regfile|regs[9][15]~q ),
	.datab(\regfile|regs[11][15]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\mux_in_2_ALU|saida[15]~373_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~374_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~374 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[15]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~377 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~377_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout ) # (\mux_in_2_ALU|saida[15]~374_combout )))) # (!\imen|memoria_ROM~29_combout  & (\mux_in_2_ALU|saida[15]~376_combout  & 
// (!\imen|memoria_ROM~23_combout )))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[15]~376_combout ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[15]~374_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~377_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~377 .lut_mask = 16'hAEA4;
defparam \mux_in_2_ALU|saida[15]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~380 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~380_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[15]~377_combout  & ((\mux_in_2_ALU|saida[15]~379_combout ))) # (!\mux_in_2_ALU|saida[15]~377_combout  & (\mux_in_2_ALU|saida[15]~372_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[15]~377_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\mux_in_2_ALU|saida[15]~372_combout ),
	.datac(\mux_in_2_ALU|saida[15]~379_combout ),
	.datad(\mux_in_2_ALU|saida[15]~377_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~380_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~380 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[15]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~360 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~360_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][15]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][15]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][15]~q ),
	.datac(\regfile|regs[17][15]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~360 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~361 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~361_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[15]~360_combout  & (\regfile|regs[29][15]~q )) # (!\mux_in_2_ALU|saida[15]~360_combout  & ((\regfile|regs[21][15]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (\mux_in_2_ALU|saida[15]~360_combout ))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\mux_in_2_ALU|saida[15]~360_combout ),
	.datac(\regfile|regs[29][15]~q ),
	.datad(\regfile|regs[21][15]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~361 .lut_mask = 16'hE6C4;
defparam \mux_in_2_ALU|saida[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~367 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~367_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[27][15]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[19][15]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[19][15]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[27][15]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~367 .lut_mask = 16'hCCE2;
defparam \mux_in_2_ALU|saida[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~368 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~368_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[15]~367_combout  & (\regfile|regs[31][15]~q )) # (!\mux_in_2_ALU|saida[15]~367_combout  & ((\regfile|regs[23][15]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[15]~367_combout ))))

	.dataa(\regfile|regs[31][15]~q ),
	.datab(\regfile|regs[23][15]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[15]~367_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~368 .lut_mask = 16'hAFC0;
defparam \mux_in_2_ALU|saida[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~362 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~362_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][15]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][15]~q )))))

	.dataa(\regfile|regs[22][15]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][15]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~362 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~363 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~363_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[15]~362_combout  & ((\regfile|regs[30][15]~q ))) # (!\mux_in_2_ALU|saida[15]~362_combout  & (\regfile|regs[26][15]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[15]~362_combout ))))

	.dataa(\regfile|regs[26][15]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][15]~q ),
	.datad(\mux_in_2_ALU|saida[15]~362_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~363 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~364 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~364_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\regfile|regs[20][15]~q ))) # (!\imen|memoria_ROM~23_combout  & 
// (\regfile|regs[16][15]~q ))))

	.dataa(\regfile|regs[16][15]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[20][15]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~364 .lut_mask = 16'hFC22;
defparam \mux_in_2_ALU|saida[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~365 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~365_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[15]~364_combout  & ((\regfile|regs[28][15]~q ))) # (!\mux_in_2_ALU|saida[15]~364_combout  & (\regfile|regs[24][15]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[15]~364_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[24][15]~q ),
	.datac(\regfile|regs[28][15]~q ),
	.datad(\mux_in_2_ALU|saida[15]~364_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~365 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~366 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~366_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[15]~363_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & 
// ((\mux_in_2_ALU|saida[15]~365_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[15]~363_combout ),
	.datad(\mux_in_2_ALU|saida[15]~365_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~366 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~369 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~369_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[15]~366_combout  & ((\mux_in_2_ALU|saida[15]~368_combout ))) # (!\mux_in_2_ALU|saida[15]~366_combout  & (\mux_in_2_ALU|saida[15]~361_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[15]~366_combout ))))

	.dataa(\mux_in_2_ALU|saida[15]~361_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[15]~368_combout ),
	.datad(\mux_in_2_ALU|saida[15]~366_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~369 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~370 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~370_combout  = (\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[15]~369_combout )

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[15]~369_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~370_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~370 .lut_mask = 16'hCC00;
defparam \mux_in_2_ALU|saida[15]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~381 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~381_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[15]~370_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[15]~380_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\mux_in_2_ALU|saida[31]~18_combout ),
	.datac(\mux_in_2_ALU|saida[15]~380_combout ),
	.datad(\mux_in_2_ALU|saida[15]~370_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~381_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~381 .lut_mask = 16'hFFEC;
defparam \mux_in_2_ALU|saida[15]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
fiftyfivenm_lcell_comb \ula|Mux15~6 (
// Equation(s):
// \ula|Mux15~6_combout  = (\ula_ctrl|Mux0~9_combout  & (!\ula_ctrl|Mux3~12_combout  & \ula|Add1~32_combout ))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(gnd),
	.datad(\ula|Add1~32_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~6 .lut_mask = 16'h2200;
defparam \ula|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
fiftyfivenm_lcell_comb \ula|ShiftLeft1~32 (
// Equation(s):
// \ula|ShiftLeft1~32_combout  = (!\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[15]~189_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[16]~672_combout ))))

	.dataa(\regfile|ReadData1[16]~672_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[15]~189_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~32 .lut_mask = 16'h3202;
defparam \ula|ShiftLeft1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft1~31 (
// Equation(s):
// \ula|ShiftLeft1~31_combout  = (\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[13]~210_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[14]~231_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[14]~231_combout ),
	.datad(\regfile|ReadData1[13]~210_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~31 .lut_mask = 16'hC840;
defparam \ula|ShiftLeft1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft1~33 (
// Equation(s):
// \ula|ShiftLeft1~33_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftLeft1~32_combout ) # (\ula|ShiftLeft1~31_combout )))

	.dataa(\ula|ShiftLeft1~7_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft1~32_combout ),
	.datad(\ula|ShiftLeft1~31_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~33 .lut_mask = 16'hAAA0;
defparam \ula|ShiftLeft1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
fiftyfivenm_lcell_comb \ula|Mux15~3 (
// Equation(s):
// \ula|Mux15~3_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftLeft1~33_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & ((\ula|Add1~32_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftLeft1~33_combout ),
	.datad(\ula|Add1~32_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~3 .lut_mask = 16'hB9A8;
defparam \ula|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
fiftyfivenm_lcell_comb \ula|Mux15~4 (
// Equation(s):
// \ula|Mux15~4_combout  = (\regfile|ReadData1[16]~687_combout  & ((\ula|Mux15~3_combout ) # ((\ula_ctrl|Mux0~9_combout  & \mux_in_2_ALU|saida[16]~359_combout )))) # (!\regfile|ReadData1[16]~687_combout  & (\ula|Mux15~3_combout  & 
// ((\mux_in_2_ALU|saida[16]~359_combout ) # (!\ula_ctrl|Mux0~9_combout ))))

	.dataa(\regfile|ReadData1[16]~687_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\mux_in_2_ALU|saida[16]~359_combout ),
	.datad(\ula|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~4 .lut_mask = 16'hFB80;
defparam \ula|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
fiftyfivenm_lcell_comb \ula|ShiftRight2~18 (
// Equation(s):
// \ula|ShiftRight2~18_combout  = (!\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[17]~630_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[16]~672_combout )))))

	.dataa(\regfile|ReadData1[17]~630_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~18 .lut_mask = 16'h2320;
defparam \ula|ShiftRight2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
fiftyfivenm_lcell_comb \ula|ShiftRight2~19 (
// Equation(s):
// \ula|ShiftRight2~19_combout  = (\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[19]~609_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[18]~651_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[19]~609_combout ),
	.datad(\regfile|ReadData1[18]~651_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~19 .lut_mask = 16'hC480;
defparam \ula|ShiftRight2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
fiftyfivenm_lcell_comb \ula|ShiftRight2~20 (
// Equation(s):
// \ula|ShiftRight2~20_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftRight2~18_combout ) # (\ula|ShiftRight2~19_combout )))

	.dataa(\ula|ShiftLeft1~7_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight2~18_combout ),
	.datad(\ula|ShiftRight2~19_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~20 .lut_mask = 16'hAAA0;
defparam \ula|ShiftRight2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
fiftyfivenm_lcell_comb \ula|result~32 (
// Equation(s):
// \ula|result~32_combout  = \mux_in_2_ALU|saida[16]~359_combout  $ (\regfile|ReadData1[16]~687_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[16]~359_combout ),
	.datad(\regfile|ReadData1[16]~687_combout ),
	.cin(gnd),
	.combout(\ula|result~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~32 .lut_mask = 16'h0FF0;
defparam \ula|result~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
fiftyfivenm_lcell_comb \ula|Mux15~1 (
// Equation(s):
// \ula|Mux15~1_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|result~32_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (\ula|ShiftRight2~20_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight2~20_combout ),
	.datad(\ula|result~32_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~1 .lut_mask = 16'hBA98;
defparam \ula|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~76 (
// Equation(s):
// \ula|ShiftLeft0~76_combout  = (\ula|ShiftLeft1~4_combout  & (\mux_in_2_ALU|saida[4]~712_combout  & \ula|Mux31~2_combout ))

	.dataa(\ula|ShiftLeft1~4_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[4]~712_combout ),
	.datad(\ula|Mux31~2_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~76 .lut_mask = 16'hA000;
defparam \ula|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~79 (
// Equation(s):
// \ula|ShiftLeft0~79_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\mux_in_2_ALU|saida[2]~644_combout ) # ((\ula|ShiftLeft0~41_combout )))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftLeft0~78_combout 
// )))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftLeft0~78_combout ),
	.datad(\ula|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~79 .lut_mask = 16'hBA98;
defparam \ula|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft0~80 (
// Equation(s):
// \ula|ShiftLeft0~80_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftLeft0~79_combout  & (\ula|ShiftLeft0~24_combout )) # (!\ula|ShiftLeft0~79_combout  & ((\ula|ShiftLeft0~57_combout ))))) # (!\mux_in_2_ALU|saida[2]~644_combout  & 
// (((\ula|ShiftLeft0~79_combout ))))

	.dataa(\ula|ShiftLeft0~24_combout ),
	.datab(\ula|ShiftLeft0~57_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~80 .lut_mask = 16'hAFC0;
defparam \ula|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~81 (
// Equation(s):
// \ula|ShiftLeft0~81_combout  = (!\ula|ShiftLeft0~10_combout  & ((\ula|ShiftLeft0~76_combout ) # ((\ula|ShiftRight0~108_combout  & \ula|ShiftLeft0~80_combout ))))

	.dataa(\ula|ShiftLeft0~10_combout ),
	.datab(\ula|ShiftRight0~108_combout ),
	.datac(\ula|ShiftLeft0~76_combout ),
	.datad(\ula|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~81 .lut_mask = 16'h5450;
defparam \ula|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
fiftyfivenm_lcell_comb \ula|Mux15~2 (
// Equation(s):
// \ula|Mux15~2_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux15~1_combout  & ((\ula|ShiftLeft0~81_combout ))) # (!\ula|Mux15~1_combout  & (\ula|Add0~32_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux15~1_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula|Add0~32_combout ),
	.datac(\ula|Mux15~1_combout ),
	.datad(\ula|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~2 .lut_mask = 16'hF858;
defparam \ula|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
fiftyfivenm_lcell_comb \ula|Mux15~5 (
// Equation(s):
// \ula|Mux15~5_combout  = (\ula_ctrl|Mux1~13_combout  & (((\ula_ctrl|Mux2~11_combout )))) # (!\ula_ctrl|Mux1~13_combout  & ((\ula_ctrl|Mux2~11_combout  & ((\ula|Mux15~2_combout ))) # (!\ula_ctrl|Mux2~11_combout  & (\ula|Mux15~4_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula|Mux15~4_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~5 .lut_mask = 16'hF4A4;
defparam \ula|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
fiftyfivenm_lcell_comb \ula|result~31 (
// Equation(s):
// \ula|result~31_combout  = (\mux_in_2_ALU|saida[16]~359_combout ) # (\regfile|ReadData1[16]~687_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[16]~359_combout ),
	.datad(\regfile|ReadData1[16]~687_combout ),
	.cin(gnd),
	.combout(\ula|result~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~31 .lut_mask = 16'hFFF0;
defparam \ula|result~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
fiftyfivenm_lcell_comb \ula|ShiftRight2~16 (
// Equation(s):
// \ula|ShiftRight2~16_combout  = (\imen|memoria_ROM~95_combout  & (((\regfile|ReadData1[19]~609_combout )) # (!\imen|memoria_ROM~92_combout ))) # (!\imen|memoria_ROM~95_combout  & (\imen|memoria_ROM~92_combout  & ((\regfile|ReadData1[18]~651_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[19]~609_combout ),
	.datad(\regfile|ReadData1[18]~651_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~16 .lut_mask = 16'hE6A2;
defparam \ula|ShiftRight2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
fiftyfivenm_lcell_comb \ula|ShiftRight2~17 (
// Equation(s):
// \ula|ShiftRight2~17_combout  = (\imen|memoria_ROM~92_combout  & (((\ula|ShiftRight2~16_combout )))) # (!\imen|memoria_ROM~92_combout  & ((\ula|ShiftRight2~16_combout  & (\regfile|ReadData1[17]~630_combout )) # (!\ula|ShiftRight2~16_combout  & 
// ((\regfile|ReadData1[16]~672_combout )))))

	.dataa(\regfile|ReadData1[17]~630_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\ula|ShiftRight2~16_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~17 .lut_mask = 16'hE3E0;
defparam \ula|ShiftRight2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
fiftyfivenm_lcell_comb \ula|ShiftRight3~29 (
// Equation(s):
// \ula|ShiftRight3~29_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~84_combout  & ((\ula|ShiftRight2~17_combout ))) # (!\imen|memoria_ROM~84_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\ula|ShiftRight2~17_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~29 .lut_mask = 16'h3210;
defparam \ula|ShiftRight3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
fiftyfivenm_lcell_comb \ula|Mux15~0 (
// Equation(s):
// \ula|Mux15~0_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftRight3~29_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (!\ula|result~31_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|result~31_combout ),
	.datad(\ula|ShiftRight3~29_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~0 .lut_mask = 16'hAB89;
defparam \ula|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~40 (
// Equation(s):
// \ula|ShiftRight0~40_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~38_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~39_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight0~39_combout ),
	.datad(\ula|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~40 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~41 (
// Equation(s):
// \ula|ShiftRight0~41_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~37_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~40_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight0~40_combout ),
	.datad(\ula|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~41 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~42 (
// Equation(s):
// \ula|ShiftRight0~42_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~112_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~41_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftRight0~41_combout ),
	.datad(\ula|ShiftRight0~112_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~42 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
fiftyfivenm_lcell_comb \ula|Mux15~8 (
// Equation(s):
// \ula|Mux15~8_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftLeft0~9_combout  & ((\ula|ShiftRight0~42_combout ))) # (!\ula|ShiftLeft0~9_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[31]~21_combout ),
	.datac(\ula|ShiftRight0~42_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~8 .lut_mask = 16'h5044;
defparam \ula|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
fiftyfivenm_lcell_comb \ula|Mux15~9 (
// Equation(s):
// \ula|Mux15~9_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|Mux15~8_combout  & ((\ula|Mux15~0_combout ) # (\ula|ShiftLeft0~9_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (\ula|Mux15~0_combout ))

	.dataa(\ula|Mux15~0_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux15~8_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~9 .lut_mask = 16'hE2A2;
defparam \ula|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
fiftyfivenm_lcell_comb \ula|Mux15~7 (
// Equation(s):
// \ula|Mux15~7_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux15~5_combout  & (\ula|Mux15~6_combout )) # (!\ula|Mux15~5_combout  & ((\ula|Mux15~9_combout ))))) # (!\ula_ctrl|Mux1~13_combout  & (((\ula|Mux15~5_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula|Mux15~6_combout ),
	.datac(\ula|Mux15~5_combout ),
	.datad(\ula|Mux15~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux15~7 .lut_mask = 16'hDAD0;
defparam \ula|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[16]~81 (
// Equation(s):
// \mux_valor_write_data|saida[16]~81_combout  = (\ula|Mux15~7_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [7]),
	.datad(\ula|Mux15~7_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[16]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[16]~81 .lut_mask = 16'hDF00;
defparam \mux_valor_write_data|saida[16]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \regfile|regs[15][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[16]~81_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][16] .is_wysiwyg = "true";
defparam \regfile|regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~669 (
// Equation(s):
// \regfile|ReadData1[16]~669_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout ) # ((\regfile|regs[13][16]~q )))) # (!\imen|memoria_ROM~11_combout  & (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[12][16]~q ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][16]~q ),
	.datad(\regfile|regs[12][16]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~669_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~669 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[16]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~670 (
// Equation(s):
// \regfile|ReadData1[16]~670_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[16]~669_combout  & (\regfile|regs[15][16]~q )) # (!\regfile|ReadData1[16]~669_combout  & ((\regfile|regs[14][16]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[16]~669_combout ))))

	.dataa(\regfile|regs[15][16]~q ),
	.datab(\regfile|regs[14][16]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[16]~669_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~670_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~670 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[16]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~662 (
// Equation(s):
// \regfile|ReadData1[16]~662_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][16]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][16]~q ))))

	.dataa(\regfile|regs[8][16]~q ),
	.datab(\regfile|regs[10][16]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~662_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~662 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[16]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~663 (
// Equation(s):
// \regfile|ReadData1[16]~663_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[16]~662_combout  & (\regfile|regs[11][16]~q )) # (!\regfile|ReadData1[16]~662_combout  & ((\regfile|regs[9][16]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[16]~662_combout ))))

	.dataa(\regfile|regs[11][16]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|regs[9][16]~q ),
	.datad(\regfile|ReadData1[16]~662_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~663_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~663 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[16]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~664 (
// Equation(s):
// \regfile|ReadData1[16]~664_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][16]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][16]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][16]~q ),
	.datac(\regfile|regs[5][16]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~664_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~664 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[16]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~665 (
// Equation(s):
// \regfile|ReadData1[16]~665_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[16]~664_combout  & (\regfile|regs[7][16]~q )) # (!\regfile|ReadData1[16]~664_combout  & ((\regfile|regs[6][16]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[16]~664_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[7][16]~q ),
	.datac(\regfile|regs[6][16]~q ),
	.datad(\regfile|ReadData1[16]~664_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~665_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~665 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[16]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~666 (
// Equation(s):
// \regfile|ReadData1[16]~666_combout  = (\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][16]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][16]~q ))))

	.dataa(\regfile|regs[1][16]~q ),
	.datab(\regfile|regs[3][16]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~666_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~666 .lut_mask = 16'hCA00;
defparam \regfile|ReadData1[16]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~667 (
// Equation(s):
// \regfile|ReadData1[16]~667_combout  = (\regfile|ReadData1[16]~666_combout ) # ((\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & \regfile|regs[2][16]~q )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|regs[2][16]~q ),
	.datad(\regfile|ReadData1[16]~666_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~667_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~667 .lut_mask = 16'hFF20;
defparam \regfile|ReadData1[16]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~668 (
// Equation(s):
// \regfile|ReadData1[16]~668_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout ) # ((\regfile|ReadData1[16]~665_combout )))) # (!\imen|memoria_ROM~2_combout  & (!\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[16]~667_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[16]~665_combout ),
	.datad(\regfile|ReadData1[16]~667_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~668_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~668 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[16]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~671 (
// Equation(s):
// \regfile|ReadData1[16]~671_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[16]~668_combout  & (\regfile|ReadData1[16]~670_combout )) # (!\regfile|ReadData1[16]~668_combout  & ((\regfile|ReadData1[16]~663_combout ))))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[16]~668_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[16]~670_combout ),
	.datac(\regfile|ReadData1[16]~663_combout ),
	.datad(\regfile|ReadData1[16]~668_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~671_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~671 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[16]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[16]~672 (
// Equation(s):
// \regfile|ReadData1[16]~672_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[16]~661_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[16]~671_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[16]~671_combout ),
	.datad(\regfile|ReadData1[16]~661_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[16]~672_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[16]~672 .lut_mask = 16'hFC30;
defparam \regfile|ReadData1[16]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
fiftyfivenm_lcell_comb \ula|ShiftRight3~22 (
// Equation(s):
// \ula|ShiftRight3~22_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[16]~672_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[15]~189_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[16]~672_combout ),
	.datac(\regfile|ReadData1[15]~189_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~22 .lut_mask = 16'h00D8;
defparam \ula|ShiftRight3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
fiftyfivenm_lcell_comb \ula|ShiftRight3~20 (
// Equation(s):
// \ula|ShiftRight3~20_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[14]~231_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[13]~210_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[14]~231_combout ),
	.datac(\regfile|ReadData1[13]~210_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~20 .lut_mask = 16'h00D8;
defparam \ula|ShiftRight3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
fiftyfivenm_lcell_comb \ula|Add1~24 (
// Equation(s):
// \ula|Add1~24_combout  = ((\mux_in_2_ALU|saida[12]~447_combout  $ (\regfile|ReadData1[12]~691_combout  $ (\ula|Add1~23 )))) # (GND)
// \ula|Add1~25  = CARRY((\mux_in_2_ALU|saida[12]~447_combout  & (\regfile|ReadData1[12]~691_combout  & !\ula|Add1~23 )) # (!\mux_in_2_ALU|saida[12]~447_combout  & ((\regfile|ReadData1[12]~691_combout ) # (!\ula|Add1~23 ))))

	.dataa(\mux_in_2_ALU|saida[12]~447_combout ),
	.datab(\regfile|ReadData1[12]~691_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~23 ),
	.combout(\ula|Add1~24_combout ),
	.cout(\ula|Add1~25 ));
// synopsys translate_off
defparam \ula|Add1~24 .lut_mask = 16'h964D;
defparam \ula|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
fiftyfivenm_lcell_comb \ula|Add1~26 (
// Equation(s):
// \ula|Add1~26_combout  = (\regfile|ReadData1[13]~690_combout  & ((\mux_in_2_ALU|saida[13]~425_combout  & (!\ula|Add1~25 )) # (!\mux_in_2_ALU|saida[13]~425_combout  & (\ula|Add1~25  & VCC)))) # (!\regfile|ReadData1[13]~690_combout  & 
// ((\mux_in_2_ALU|saida[13]~425_combout  & ((\ula|Add1~25 ) # (GND))) # (!\mux_in_2_ALU|saida[13]~425_combout  & (!\ula|Add1~25 ))))
// \ula|Add1~27  = CARRY((\regfile|ReadData1[13]~690_combout  & (\mux_in_2_ALU|saida[13]~425_combout  & !\ula|Add1~25 )) # (!\regfile|ReadData1[13]~690_combout  & ((\mux_in_2_ALU|saida[13]~425_combout ) # (!\ula|Add1~25 ))))

	.dataa(\regfile|ReadData1[13]~690_combout ),
	.datab(\mux_in_2_ALU|saida[13]~425_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~25 ),
	.combout(\ula|Add1~26_combout ),
	.cout(\ula|Add1~27 ));
// synopsys translate_off
defparam \ula|Add1~26 .lut_mask = 16'h694D;
defparam \ula|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
fiftyfivenm_lcell_comb \ula|Mux25~32 (
// Equation(s):
// \ula|Mux25~32_combout  = (\ula_ctrl|Mux1~13_combout  & !\ula_ctrl|Mux2~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula_ctrl|Mux1~13_combout ),
	.datad(\ula_ctrl|Mux2~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~32 .lut_mask = 16'h00F0;
defparam \ula|Mux25~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
fiftyfivenm_lcell_comb \ula|Mux19~7 (
// Equation(s):
// \ula|Mux19~7_combout  = ((\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftLeft0~10_combout ) # (!\ula_ctrl|Mux0~9_combout )))) # (!\ula|Mux25~32_combout )

	.dataa(\ula|ShiftLeft0~10_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|Mux25~32_combout ),
	.datad(\ula_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~7 .lut_mask = 16'h8FCF;
defparam \ula|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
fiftyfivenm_lcell_comb \ula|result~25 (
// Equation(s):
// \ula|result~25_combout  = (\regfile|ReadData1[13]~690_combout ) # ((\mux_in_2_ALU|saida[13]~414_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[13]~424_combout )))

	.dataa(\regfile|ReadData1[13]~690_combout ),
	.datab(\mux_in_2_ALU|saida[13]~414_combout ),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[13]~424_combout ),
	.cin(gnd),
	.combout(\ula|result~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~25 .lut_mask = 16'hFEEE;
defparam \ula|result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
fiftyfivenm_lcell_comb \ula|ShiftRight1~5 (
// Equation(s):
// \ula|ShiftRight1~5_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[16]~672_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[14]~231_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[14]~231_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~5 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~15 (
// Equation(s):
// \ula|ShiftRight0~15_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[15]~189_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[13]~210_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[15]~189_combout ),
	.datad(\regfile|ReadData1[13]~210_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~15 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~44 (
// Equation(s):
// \ula|ShiftRight0~44_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~5_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~15_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight1~5_combout ),
	.datad(\ula|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~44 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~89 (
// Equation(s):
// \ula|ShiftRight0~89_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~59_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~44_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight0~59_combout ),
	.datad(\ula|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~89 .lut_mask = 16'h5140;
defparam \ula|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
fiftyfivenm_lcell_comb \ula|Mux19~6 (
// Equation(s):
// \ula|Mux19~6_combout  = (\ula|ShiftLeft0~9_combout  & ((\mux_in_2_ALU|saida[3]~690_combout ))) # (!\ula|ShiftLeft0~9_combout  & (\ula_ctrl|Mux3~12_combout ))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~6 .lut_mask = 16'hF0AA;
defparam \ula|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~66 (
// Equation(s):
// \ula|ShiftRight1~66_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftLeft0~12_combout  & (\regfile|ReadData1[31]~21_combout )) # (!\ula|ShiftLeft0~12_combout  & ((\ula|ShiftRight1~9_combout )))))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\ula|ShiftRight1~9_combout ),
	.datac(\ula|ShiftLeft0~12_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~66_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~66 .lut_mask = 16'h00AC;
defparam \ula|ShiftRight1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~104 (
// Equation(s):
// \ula|ShiftRight0~104_combout  = (\ula|ShiftRight0~56_combout  & \ula|ShiftRight1~75_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftRight0~56_combout ),
	.datad(\ula|ShiftRight1~75_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~104 .lut_mask = 16'hF000;
defparam \ula|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
fiftyfivenm_lcell_comb \ula|Mux19~5 (
// Equation(s):
// \ula|Mux19~5_combout  = (\ula|ShiftLeft0~10_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula|ShiftLeft0~10_combout  & ((\mux_in_2_ALU|saida[4]~712_combout )))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\mux_in_2_ALU|saida[4]~712_combout ),
	.datad(\ula|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~5 .lut_mask = 16'hCCF0;
defparam \ula|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
fiftyfivenm_lcell_comb \ula|Mux18~2 (
// Equation(s):
// \ula|Mux18~2_combout  = (\ula|Mux19~6_combout  & ((\ula|ShiftRight1~66_combout ) # ((!\ula|Mux19~5_combout )))) # (!\ula|Mux19~6_combout  & (((\ula|ShiftRight0~104_combout  & \ula|Mux19~5_combout ))))

	.dataa(\ula|Mux19~6_combout ),
	.datab(\ula|ShiftRight1~66_combout ),
	.datac(\ula|ShiftRight0~104_combout ),
	.datad(\ula|Mux19~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~2 .lut_mask = 16'hD8AA;
defparam \ula|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
fiftyfivenm_lcell_comb \ula|Mux18~3 (
// Equation(s):
// \ula|Mux18~3_combout  = (\ula|ShiftLeft0~9_combout  & ((\ula|Mux18~2_combout  & ((\ula|ShiftRight0~87_combout ))) # (!\ula|Mux18~2_combout  & (\ula|ShiftRight0~89_combout )))) # (!\ula|ShiftLeft0~9_combout  & (((\ula|Mux18~2_combout ))))

	.dataa(\ula|ShiftLeft0~9_combout ),
	.datab(\ula|ShiftRight0~89_combout ),
	.datac(\ula|ShiftRight0~87_combout ),
	.datad(\ula|Mux18~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~3 .lut_mask = 16'hF588;
defparam \ula|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
fiftyfivenm_lcell_comb \ula|Mux19~8 (
// Equation(s):
// \ula|Mux19~8_combout  = (\ula|Mux19~7_combout  & ((!\ula_ctrl|Mux1~13_combout ) # (!\ula_ctrl|Mux2~11_combout )))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(gnd),
	.datac(\ula_ctrl|Mux1~13_combout ),
	.datad(\ula|Mux19~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~8 .lut_mask = 16'h5F00;
defparam \ula|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft1~24 (
// Equation(s):
// \ula|ShiftLeft1~24_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[10]~399_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[11]~357_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[10]~399_combout ),
	.datad(\regfile|ReadData1[11]~357_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~24 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft1~26 (
// Equation(s):
// \ula|ShiftLeft1~26_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[12]~252_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[13]~210_combout )))))

	.dataa(\regfile|ReadData1[12]~252_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[13]~210_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~26 .lut_mask = 16'h0B08;
defparam \ula|ShiftLeft1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
fiftyfivenm_lcell_comb \ula|result~26 (
// Equation(s):
// \ula|result~26_combout  = \regfile|ReadData1[13]~690_combout  $ (((\mux_in_2_ALU|saida[13]~414_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[13]~424_combout ))))

	.dataa(\regfile|ReadData1[13]~690_combout ),
	.datab(\mux_in_2_ALU|saida[13]~414_combout ),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[13]~424_combout ),
	.cin(gnd),
	.combout(\ula|result~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~26 .lut_mask = 16'h5666;
defparam \ula|result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
fiftyfivenm_lcell_comb \ula|Mux25~15 (
// Equation(s):
// \ula|Mux25~15_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\mux_in_2_ALU|saida[4]~712_combout  & !\ula|ShiftLeft0~10_combout )) # (!\ula_ctrl|Mux3~12_combout )))

	.dataa(\mux_in_2_ALU|saida[4]~712_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~15 .lut_mask = 16'h0C4C;
defparam \ula|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
fiftyfivenm_lcell_comb \ula|Mux18~4 (
// Equation(s):
// \ula|Mux18~4_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux2~11_combout  & ((\regfile|ReadData1[13]~690_combout  & ((\mux_in_2_ALU|saida[13]~425_combout ) # (\ula_ctrl|Mux3~12_combout ))) # 
// (!\regfile|ReadData1[13]~690_combout  & (\mux_in_2_ALU|saida[13]~425_combout  & \ula_ctrl|Mux3~12_combout ))))

	.dataa(\regfile|ReadData1[13]~690_combout ),
	.datab(\mux_in_2_ALU|saida[13]~425_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~4 .lut_mask = 16'h0EF8;
defparam \ula|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
fiftyfivenm_lcell_comb \ula|Mux18~5 (
// Equation(s):
// \ula|Mux18~5_combout  = (\ula|Mux25~15_combout  & ((\ula|Mux18~4_combout  & (\ula|Add0~26_combout )) # (!\ula|Mux18~4_combout  & ((\ula|ShiftLeft0~65_combout ))))) # (!\ula|Mux25~15_combout  & (((\ula|Mux18~4_combout ))))

	.dataa(\ula|Mux25~15_combout ),
	.datab(\ula|Add0~26_combout ),
	.datac(\ula|Mux18~4_combout ),
	.datad(\ula|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~5 .lut_mask = 16'hDAD0;
defparam \ula|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
fiftyfivenm_lcell_comb \ula|Mux18~6 (
// Equation(s):
// \ula|Mux18~6_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & (\ula|result~26_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux18~5_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|result~26_combout ),
	.datad(\ula|Mux18~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~6 .lut_mask = 16'hD591;
defparam \ula|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
fiftyfivenm_lcell_comb \ula|Mux18~7 (
// Equation(s):
// \ula|Mux18~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux18~6_combout  & ((\ula|ShiftLeft1~26_combout ))) # (!\ula|Mux18~6_combout  & (\ula|ShiftLeft1~24_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux18~6_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~24_combout ),
	.datac(\ula|ShiftLeft1~26_combout ),
	.datad(\ula|Mux18~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~7 .lut_mask = 16'hF588;
defparam \ula|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
fiftyfivenm_lcell_comb \ula|Mux18~12 (
// Equation(s):
// \ula|Mux18~12_combout  = (\ula|Mux18~7_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\ula_ctrl|Mux0~9_combout ) # (\imen|memoria_ROM~84_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|Mux18~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~12 .lut_mask = 16'hFE00;
defparam \ula|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
fiftyfivenm_lcell_comb \ula|Mux19~9 (
// Equation(s):
// \ula|Mux19~9_combout  = (\ula|Mux19~7_combout  & ((\ula_ctrl|Mux1~13_combout ))) # (!\ula|Mux19~7_combout  & (!\ula_ctrl|Mux0~9_combout ))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux1~13_combout ),
	.datad(\ula|Mux19~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~9 .lut_mask = 16'hF033;
defparam \ula|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
fiftyfivenm_lcell_comb \ula|Mux18~8 (
// Equation(s):
// \ula|Mux18~8_combout  = (\ula|Mux19~8_combout  & ((\ula|Mux19~9_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula|Mux19~9_combout  & ((\ula|Mux18~12_combout ))))) # (!\ula|Mux19~8_combout  & (((!\ula|Mux19~9_combout ))))

	.dataa(\ula|Mux19~8_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|Mux18~12_combout ),
	.datad(\ula|Mux19~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~8 .lut_mask = 16'h88F5;
defparam \ula|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
fiftyfivenm_lcell_comb \ula|Mux18~9 (
// Equation(s):
// \ula|Mux18~9_combout  = (\ula|Mux19~7_combout  & (((\ula|Mux18~8_combout )))) # (!\ula|Mux19~7_combout  & ((\ula|Mux18~8_combout  & ((\ula|Mux18~3_combout ))) # (!\ula|Mux18~8_combout  & (!\ula|result~25_combout ))))

	.dataa(\ula|Mux19~7_combout ),
	.datab(\ula|result~25_combout ),
	.datac(\ula|Mux18~3_combout ),
	.datad(\ula|Mux18~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~9 .lut_mask = 16'hFA11;
defparam \ula|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
fiftyfivenm_lcell_comb \ula|Mux18~10 (
// Equation(s):
// \ula|Mux18~10_combout  = (\ula|Mux25~20_combout  & (\ula|Mux19~4_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux19~4_combout  & (\ula|Add1~26_combout )) # (!\ula|Mux19~4_combout  & ((\ula|Mux18~9_combout )))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Add1~26_combout ),
	.datad(\ula|Mux18~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~10 .lut_mask = 16'hD9C8;
defparam \ula|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
fiftyfivenm_lcell_comb \ula|Mux18~11 (
// Equation(s):
// \ula|Mux18~11_combout  = (\ula|Mux25~20_combout  & ((\ula|Mux18~10_combout  & (\ula|ShiftRight3~22_combout )) # (!\ula|Mux18~10_combout  & ((\ula|ShiftRight3~20_combout ))))) # (!\ula|Mux25~20_combout  & (((\ula|Mux18~10_combout ))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|ShiftRight3~22_combout ),
	.datac(\ula|ShiftRight3~20_combout ),
	.datad(\ula|Mux18~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~11 .lut_mask = 16'hDDA0;
defparam \ula|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[13]~84 (
// Equation(s):
// \mux_valor_write_data|saida[13]~84_combout  = (\ula|Mux18~11_combout  & ((\pc|PC [6]) # ((!\uc|Decoder0~1_combout ) # (!\pc|PC [7]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\uc|Decoder0~1_combout ),
	.datad(\ula|Mux18~11_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[13]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[13]~84 .lut_mask = 16'hBF00;
defparam \mux_valor_write_data|saida[13]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \regfile|regs[23][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[13]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][13] .is_wysiwyg = "true";
defparam \regfile|regs[23][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~197 (
// Equation(s):
// \regfile|ReadData1[13]~197_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][13]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][13]~q ))))

	.dataa(\regfile|regs[19][13]~q ),
	.datab(\regfile|regs[27][13]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~197_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~197 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[13]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~198 (
// Equation(s):
// \regfile|ReadData1[13]~198_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[13]~197_combout  & ((\regfile|regs[31][13]~q ))) # (!\regfile|ReadData1[13]~197_combout  & (\regfile|regs[23][13]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[13]~197_combout ))))

	.dataa(\regfile|regs[23][13]~q ),
	.datab(\regfile|regs[31][13]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[13]~197_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~198_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~198 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[13]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~190 (
// Equation(s):
// \regfile|ReadData1[13]~190_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[25][13]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[17][13]~q ))))

	.dataa(\regfile|regs[17][13]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[25][13]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~190_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~190 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[13]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~191 (
// Equation(s):
// \regfile|ReadData1[13]~191_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[13]~190_combout  & (\regfile|regs[29][13]~q )) # (!\regfile|ReadData1[13]~190_combout  & ((\regfile|regs[21][13]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[13]~190_combout ))))

	.dataa(\regfile|regs[29][13]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[21][13]~q ),
	.datad(\regfile|ReadData1[13]~190_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~191_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~191 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[13]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~192 (
// Equation(s):
// \regfile|ReadData1[13]~192_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[22][13]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[18][13]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[18][13]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][13]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~192_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~192 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[13]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~193 (
// Equation(s):
// \regfile|ReadData1[13]~193_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[13]~192_combout  & (\regfile|regs[30][13]~q )) # (!\regfile|ReadData1[13]~192_combout  & ((\regfile|regs[26][13]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[13]~192_combout ))))

	.dataa(\regfile|regs[30][13]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[26][13]~q ),
	.datad(\regfile|ReadData1[13]~192_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~193_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~193 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[13]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~194 (
// Equation(s):
// \regfile|ReadData1[13]~194_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[20][13]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[16][13]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[16][13]~q ),
	.datab(\regfile|regs[20][13]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~194_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~194 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[13]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~195 (
// Equation(s):
// \regfile|ReadData1[13]~195_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[13]~194_combout  & ((\regfile|regs[28][13]~q ))) # (!\regfile|ReadData1[13]~194_combout  & (\regfile|regs[24][13]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[13]~194_combout ))))

	.dataa(\regfile|regs[24][13]~q ),
	.datab(\regfile|regs[28][13]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[13]~194_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~195_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~195 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[13]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~196 (
// Equation(s):
// \regfile|ReadData1[13]~196_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[13]~193_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[13]~195_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[13]~193_combout ),
	.datad(\regfile|ReadData1[13]~195_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~196_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~196 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[13]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~199 (
// Equation(s):
// \regfile|ReadData1[13]~199_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[13]~196_combout  & (\regfile|ReadData1[13]~198_combout )) # (!\regfile|ReadData1[13]~196_combout  & ((\regfile|ReadData1[13]~191_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[13]~196_combout ))))

	.dataa(\regfile|ReadData1[13]~198_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[13]~191_combout ),
	.datad(\regfile|ReadData1[13]~196_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~199_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~199 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[13]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[13]~690 (
// Equation(s):
// \regfile|ReadData1[13]~690_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[13]~199_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[13]~209_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[13]~199_combout ),
	.datad(\regfile|ReadData1[13]~209_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[13]~690_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[13]~690 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[13]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
fiftyfivenm_lcell_comb \ula|ShiftRight3~23 (
// Equation(s):
// \ula|ShiftRight3~23_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[17]~630_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[16]~672_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[17]~630_combout ),
	.datad(\regfile|ReadData1[16]~672_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~23 .lut_mask = 16'h3120;
defparam \ula|ShiftRight3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
fiftyfivenm_lcell_comb \ula|ShiftRight3~21 (
// Equation(s):
// \ula|ShiftRight3~21_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[15]~189_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[14]~231_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[14]~231_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[15]~189_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~21 .lut_mask = 16'h5404;
defparam \ula|ShiftRight3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~389 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~389_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][14]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][14]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][14]~q ),
	.datac(\regfile|regs[12][14]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~389_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~389 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[14]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~390 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~390_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[14]~389_combout  & ((\regfile|regs[15][14]~q ))) # (!\mux_in_2_ALU|saida[14]~389_combout  & (\regfile|regs[14][14]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[14]~389_combout ))))

	.dataa(\regfile|regs[14][14]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[15][14]~q ),
	.datad(\mux_in_2_ALU|saida[14]~389_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~390_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~390 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[14]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~384 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~384_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][14]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][14]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][14]~q ),
	.datac(\regfile|regs[4][14]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~384 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~385 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~385_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[14]~384_combout  & ((\regfile|regs[7][14]~q ))) # (!\mux_in_2_ALU|saida[14]~384_combout  & (\regfile|regs[6][14]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[14]~384_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[6][14]~q ),
	.datac(\regfile|regs[7][14]~q ),
	.datad(\mux_in_2_ALU|saida[14]~384_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~385_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~385 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[14]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~386 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~386_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][14]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][14]~q )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[3][14]~q ),
	.datac(\regfile|regs[1][14]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~386_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~386 .lut_mask = 16'h88A0;
defparam \mux_in_2_ALU|saida[14]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~387 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~387_combout  = (\mux_in_2_ALU|saida[14]~386_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][14]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][14]~q ),
	.datad(\mux_in_2_ALU|saida[14]~386_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~387_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~387 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[14]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~388 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~388_combout  = (\imen|memoria_ROM~29_combout  & (\imen|memoria_ROM~23_combout )) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\mux_in_2_ALU|saida[14]~385_combout )) # (!\imen|memoria_ROM~23_combout  & 
// ((\mux_in_2_ALU|saida[14]~387_combout )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[14]~385_combout ),
	.datad(\mux_in_2_ALU|saida[14]~387_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~388_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~388 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[14]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~382 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~382_combout  = (\imen|memoria_ROM~35_combout  & (((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[10][14]~q )) # (!\imen|memoria_ROM~39_combout  & 
// ((\regfile|regs[8][14]~q )))))

	.dataa(\regfile|regs[10][14]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[8][14]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~382 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~383 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~383_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[14]~382_combout  & ((\regfile|regs[11][14]~q ))) # (!\mux_in_2_ALU|saida[14]~382_combout  & (\regfile|regs[9][14]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[14]~382_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[9][14]~q ),
	.datac(\regfile|regs[11][14]~q ),
	.datad(\mux_in_2_ALU|saida[14]~382_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~383 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~391 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~391_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[14]~388_combout  & (\mux_in_2_ALU|saida[14]~390_combout )) # (!\mux_in_2_ALU|saida[14]~388_combout  & ((\mux_in_2_ALU|saida[14]~383_combout ))))) # 
// (!\imen|memoria_ROM~29_combout  & (((\mux_in_2_ALU|saida[14]~388_combout ))))

	.dataa(\mux_in_2_ALU|saida[14]~390_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\mux_in_2_ALU|saida[14]~388_combout ),
	.datad(\mux_in_2_ALU|saida[14]~383_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~391_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~391 .lut_mask = 16'hBCB0;
defparam \mux_in_2_ALU|saida[14]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~392 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~392_combout  = (\mux_in_2_ALU|saida[31]~713_combout  & ((\mux_in_2_ALU|saida[14]~391_combout ) # ((\uc|WideOr0~2_combout  & \imen|memoria_ROM~67_combout )))) # (!\mux_in_2_ALU|saida[31]~713_combout  & (\uc|WideOr0~2_combout  & 
// (\imen|memoria_ROM~67_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\imen|memoria_ROM~67_combout ),
	.datad(\mux_in_2_ALU|saida[14]~391_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~392_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~392 .lut_mask = 16'hEAC0;
defparam \mux_in_2_ALU|saida[14]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
fiftyfivenm_lcell_comb \ula|result~27 (
// Equation(s):
// \ula|result~27_combout  = (\regfile|ReadData1[14]~689_combout ) # ((\mux_in_2_ALU|saida[14]~392_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[14]~402_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[14]~402_combout ),
	.datac(\regfile|ReadData1[14]~689_combout ),
	.datad(\mux_in_2_ALU|saida[14]~392_combout ),
	.cin(gnd),
	.combout(\ula|result~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~27 .lut_mask = 16'hFFF8;
defparam \ula|result~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~19 (
// Equation(s):
// \ula|ShiftRight1~19_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~18_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~5_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight1~5_combout ),
	.datad(\ula|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~19 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~92 (
// Equation(s):
// \ula|ShiftRight0~92_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~30_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~19_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~30_combout ),
	.datac(\ula|ShiftRight1~19_combout ),
	.datad(\mux_in_2_ALU|saida[2]~644_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~92 .lut_mask = 16'h4450;
defparam \ula|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~67 (
// Equation(s):
// \ula|ShiftRight1~67_combout  = (!\regfile|Equal1~1_combout  & ((\ula|Mux31~2_combout  & ((\regfile|ReadData1[30]~42_combout ))) # (!\ula|Mux31~2_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[31]~21_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\ula|Mux31~2_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~67_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~67 .lut_mask = 16'h5044;
defparam \ula|ShiftRight1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
fiftyfivenm_lcell_comb \ula|ShiftRight0~117 (
// Equation(s):
// \ula|ShiftRight0~117_combout  = (!\mux_in_2_ALU|saida[2]~644_combout  & (!\mux_in_2_ALU|saida[1]~666_combout  & (!\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight1~24_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~117_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~117 .lut_mask = 16'h0100;
defparam \ula|ShiftRight0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
fiftyfivenm_lcell_comb \ula|Mux17~2 (
// Equation(s):
// \ula|Mux17~2_combout  = (\ula|Mux19~6_combout  & ((\ula|ShiftRight1~67_combout ) # ((!\ula|Mux19~5_combout )))) # (!\ula|Mux19~6_combout  & (((\ula|Mux19~5_combout  & \ula|ShiftRight0~117_combout ))))

	.dataa(\ula|Mux19~6_combout ),
	.datab(\ula|ShiftRight1~67_combout ),
	.datac(\ula|Mux19~5_combout ),
	.datad(\ula|ShiftRight0~117_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~2 .lut_mask = 16'hDA8A;
defparam \ula|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
fiftyfivenm_lcell_comb \ula|Mux17~3 (
// Equation(s):
// \ula|Mux17~3_combout  = (\ula|Mux17~2_combout  & (((\ula|ShiftRight0~90_combout ) # (!\ula|ShiftLeft0~9_combout )))) # (!\ula|Mux17~2_combout  & (\ula|ShiftRight0~92_combout  & (\ula|ShiftLeft0~9_combout )))

	.dataa(\ula|ShiftRight0~92_combout ),
	.datab(\ula|Mux17~2_combout ),
	.datac(\ula|ShiftLeft0~9_combout ),
	.datad(\ula|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~3 .lut_mask = 16'hEC2C;
defparam \ula|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft1~25 (
// Equation(s):
// \ula|ShiftLeft1~25_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[11]~357_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[12]~252_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[11]~357_combout ),
	.datad(\regfile|ReadData1[12]~252_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~25 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft1~27 (
// Equation(s):
// \ula|ShiftLeft1~27_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[13]~210_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[14]~231_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[14]~231_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[13]~210_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~27 .lut_mask = 16'h5404;
defparam \ula|ShiftLeft1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
fiftyfivenm_lcell_comb \ula|result~28 (
// Equation(s):
// \ula|result~28_combout  = \regfile|ReadData1[14]~689_combout  $ (((\mux_in_2_ALU|saida[14]~392_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[14]~402_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[14]~402_combout ),
	.datac(\regfile|ReadData1[14]~689_combout ),
	.datad(\mux_in_2_ALU|saida[14]~392_combout ),
	.cin(gnd),
	.combout(\ula|result~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~28 .lut_mask = 16'h0F78;
defparam \ula|result~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
fiftyfivenm_lcell_comb \ula|Mux17~4 (
// Equation(s):
// \ula|Mux17~4_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux2~11_combout  & ((\regfile|ReadData1[14]~689_combout  & ((\ula_ctrl|Mux3~12_combout ) # (\mux_in_2_ALU|saida[14]~403_combout ))) # 
// (!\regfile|ReadData1[14]~689_combout  & (\ula_ctrl|Mux3~12_combout  & \mux_in_2_ALU|saida[14]~403_combout ))))

	.dataa(\regfile|ReadData1[14]~689_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\mux_in_2_ALU|saida[14]~403_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~4 .lut_mask = 16'h3E2C;
defparam \ula|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
fiftyfivenm_lcell_comb \ula|Mux17~5 (
// Equation(s):
// \ula|Mux17~5_combout  = (\ula|Mux17~4_combout  & (((\ula|Add0~28_combout )) # (!\ula|Mux25~15_combout ))) # (!\ula|Mux17~4_combout  & (\ula|Mux25~15_combout  & ((\ula|ShiftLeft0~70_combout ))))

	.dataa(\ula|Mux17~4_combout ),
	.datab(\ula|Mux25~15_combout ),
	.datac(\ula|Add0~28_combout ),
	.datad(\ula|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~5 .lut_mask = 16'hE6A2;
defparam \ula|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
fiftyfivenm_lcell_comb \ula|Mux17~6 (
// Equation(s):
// \ula|Mux17~6_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & (\ula|result~28_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux17~5_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|result~28_combout ),
	.datad(\ula|Mux17~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~6 .lut_mask = 16'hD591;
defparam \ula|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
fiftyfivenm_lcell_comb \ula|Mux17~7 (
// Equation(s):
// \ula|Mux17~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux17~6_combout  & ((\ula|ShiftLeft1~27_combout ))) # (!\ula|Mux17~6_combout  & (\ula|ShiftLeft1~25_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux17~6_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~25_combout ),
	.datac(\ula|ShiftLeft1~27_combout ),
	.datad(\ula|Mux17~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~7 .lut_mask = 16'hF588;
defparam \ula|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
fiftyfivenm_lcell_comb \ula|Mux17~12 (
// Equation(s):
// \ula|Mux17~12_combout  = (\ula|Mux17~7_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux2~11_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula|Mux17~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~12 .lut_mask = 16'hFE00;
defparam \ula|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
fiftyfivenm_lcell_comb \ula|Mux17~8 (
// Equation(s):
// \ula|Mux17~8_combout  = (\ula|Mux19~8_combout  & ((\ula|Mux19~9_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula|Mux19~9_combout  & ((\ula|Mux17~12_combout ))))) # (!\ula|Mux19~8_combout  & (((!\ula|Mux19~9_combout ))))

	.dataa(\regfile|ReadData1[31]~20_combout ),
	.datab(\ula|Mux19~8_combout ),
	.datac(\ula|Mux19~9_combout ),
	.datad(\ula|Mux17~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~8 .lut_mask = 16'h8F83;
defparam \ula|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
fiftyfivenm_lcell_comb \ula|Mux17~9 (
// Equation(s):
// \ula|Mux17~9_combout  = (\ula|Mux19~7_combout  & (((\ula|Mux17~8_combout )))) # (!\ula|Mux19~7_combout  & ((\ula|Mux17~8_combout  & ((\ula|Mux17~3_combout ))) # (!\ula|Mux17~8_combout  & (!\ula|result~27_combout ))))

	.dataa(\ula|result~27_combout ),
	.datab(\ula|Mux17~3_combout ),
	.datac(\ula|Mux19~7_combout ),
	.datad(\ula|Mux17~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~9 .lut_mask = 16'hFC05;
defparam \ula|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
fiftyfivenm_lcell_comb \ula|Mux17~10 (
// Equation(s):
// \ula|Mux17~10_combout  = (\ula|Mux19~4_combout  & (((\ula|Mux25~20_combout )))) # (!\ula|Mux19~4_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~21_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux17~9_combout )))))

	.dataa(\ula|ShiftRight3~21_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Mux25~20_combout ),
	.datad(\ula|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~10 .lut_mask = 16'hE3E0;
defparam \ula|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
fiftyfivenm_lcell_comb \ula|Mux17~11 (
// Equation(s):
// \ula|Mux17~11_combout  = (\ula|Mux19~4_combout  & ((\ula|Mux17~10_combout  & ((\ula|ShiftRight3~23_combout ))) # (!\ula|Mux17~10_combout  & (\ula|Add1~28_combout )))) # (!\ula|Mux19~4_combout  & (((\ula|Mux17~10_combout ))))

	.dataa(\ula|Add1~28_combout ),
	.datab(\ula|ShiftRight3~23_combout ),
	.datac(\ula|Mux19~4_combout ),
	.datad(\ula|Mux17~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~11 .lut_mask = 16'hCFA0;
defparam \ula|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[14]~83 (
// Equation(s):
// \mux_valor_write_data|saida[14]~83_combout  = (\ula|Mux17~11_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux17~11_combout ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[14]~83 .lut_mask = 16'hF070;
defparam \mux_valor_write_data|saida[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N29
dffeas \regfile|regs[21][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[14]~83_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[21][14] .is_wysiwyg = "true";
defparam \regfile|regs[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~393 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~393_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[21][14]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[17][14]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[21][14]~q ),
	.datac(\regfile|regs[17][14]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~393_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~393 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[14]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~394 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~394_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[14]~393_combout  & (\regfile|regs[29][14]~q )) # (!\mux_in_2_ALU|saida[14]~393_combout  & ((\regfile|regs[25][14]~q ))))) # (!\imen|memoria_ROM~29_combout  & 
// (\mux_in_2_ALU|saida[14]~393_combout ))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\mux_in_2_ALU|saida[14]~393_combout ),
	.datac(\regfile|regs[29][14]~q ),
	.datad(\regfile|regs[25][14]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~394_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~394 .lut_mask = 16'hE6C4;
defparam \mux_in_2_ALU|saida[14]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~395 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~395_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[26][14]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[18][14]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[26][14]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][14]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~395_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~395 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[14]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~396 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~396_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[14]~395_combout  & ((\regfile|regs[30][14]~q ))) # (!\mux_in_2_ALU|saida[14]~395_combout  & (\regfile|regs[22][14]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[14]~395_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][14]~q ),
	.datac(\regfile|regs[30][14]~q ),
	.datad(\mux_in_2_ALU|saida[14]~395_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~396_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~396 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[14]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~397 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~397_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[24][14]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[16][14]~q )))))

	.dataa(\regfile|regs[24][14]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[16][14]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~397_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~397 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[14]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~398 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~398_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[14]~397_combout  & ((\regfile|regs[28][14]~q ))) # (!\mux_in_2_ALU|saida[14]~397_combout  & (\regfile|regs[20][14]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[14]~397_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[20][14]~q ),
	.datac(\regfile|regs[28][14]~q ),
	.datad(\mux_in_2_ALU|saida[14]~397_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~398_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~398 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[14]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~399 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~399_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\mux_in_2_ALU|saida[14]~396_combout )) # (!\imen|memoria_ROM~39_combout  & 
// ((\mux_in_2_ALU|saida[14]~398_combout )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[14]~396_combout ),
	.datad(\mux_in_2_ALU|saida[14]~398_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~399_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~399 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[14]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~400 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~400_combout  = (\imen|memoria_ROM~23_combout  & (((\regfile|regs[23][14]~q ) # (\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (\regfile|regs[19][14]~q  & ((!\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[19][14]~q ),
	.datab(\regfile|regs[23][14]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~400_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~400 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[14]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~401 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~401_combout  = (\mux_in_2_ALU|saida[14]~400_combout  & (((\regfile|regs[31][14]~q )) # (!\imen|memoria_ROM~29_combout ))) # (!\mux_in_2_ALU|saida[14]~400_combout  & (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][14]~q ))))

	.dataa(\mux_in_2_ALU|saida[14]~400_combout ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[31][14]~q ),
	.datad(\regfile|regs[27][14]~q ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~401_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~401 .lut_mask = 16'hE6A2;
defparam \mux_in_2_ALU|saida[14]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~402 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~402_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[14]~399_combout  & ((\mux_in_2_ALU|saida[14]~401_combout ))) # (!\mux_in_2_ALU|saida[14]~399_combout  & (\mux_in_2_ALU|saida[14]~394_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[14]~399_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[14]~394_combout ),
	.datac(\mux_in_2_ALU|saida[14]~399_combout ),
	.datad(\mux_in_2_ALU|saida[14]~401_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~402_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~402 .lut_mask = 16'hF858;
defparam \mux_in_2_ALU|saida[14]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[14]~403 (
// Equation(s):
// \mux_in_2_ALU|saida[14]~403_combout  = (\mux_in_2_ALU|saida[14]~392_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[14]~402_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[14]~402_combout ),
	.datad(\mux_in_2_ALU|saida[14]~392_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[14]~403_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[14]~403 .lut_mask = 16'hFFA0;
defparam \mux_in_2_ALU|saida[14]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft0~5 (
// Equation(s):
// \ula|ShiftLeft0~5_combout  = (\mux_in_2_ALU|saida[12]~447_combout ) # ((\mux_in_2_ALU|saida[14]~403_combout ) # ((\mux_in_2_ALU|saida[13]~425_combout ) # (\mux_in_2_ALU|saida[15]~381_combout )))

	.dataa(\mux_in_2_ALU|saida[12]~447_combout ),
	.datab(\mux_in_2_ALU|saida[14]~403_combout ),
	.datac(\mux_in_2_ALU|saida[13]~425_combout ),
	.datad(\mux_in_2_ALU|saida[15]~381_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~5 .lut_mask = 16'hFFFE;
defparam \ula|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft0~8 (
// Equation(s):
// \ula|ShiftLeft0~8_combout  = (\ula|ShiftLeft0~6_combout ) # ((\ula|ShiftLeft0~5_combout ) # (\ula|ShiftLeft0~7_combout ))

	.dataa(\ula|ShiftLeft0~6_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~5_combout ),
	.datad(\ula|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~8 .lut_mask = 16'hFFFA;
defparam \ula|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft0~9 (
// Equation(s):
// \ula|ShiftLeft0~9_combout  = (!\mux_in_2_ALU|saida[4]~712_combout  & (!\ula|ShiftLeft0~8_combout  & !\ula|ShiftLeft0~4_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula|ShiftLeft0~8_combout ),
	.datad(\ula|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~9 .lut_mask = 16'h0003;
defparam \ula|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
fiftyfivenm_lcell_comb \ula|Mux31~3 (
// Equation(s):
// \ula|Mux31~3_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|Mux31~2_combout  & \ula|ShiftLeft0~9_combout ))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(gnd),
	.datac(\ula|Mux31~2_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~3 .lut_mask = 16'hA000;
defparam \ula|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
fiftyfivenm_lcell_comb \ula|Mux0~1 (
// Equation(s):
// \ula|Mux0~1_combout  = (\ula|Mux0~0_combout ) # ((\regfile|ReadData1[31]~20_combout  & ((\ula_ctrl|Mux3~12_combout ) # (\ula|Mux31~3_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|Mux0~0_combout ),
	.datad(\ula|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~1 .lut_mask = 16'hFCF8;
defparam \ula|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
fiftyfivenm_lcell_comb \ula|ShiftRight2~25 (
// Equation(s):
// \ula|ShiftRight2~25_combout  = (\regfile|ReadData1[31]~20_combout  & (((\ula|ShiftLeft1~5_combout  & !\imen|memoria_ROM~125_combout )) # (!\pc|PC [6])))

	.dataa(\ula|ShiftLeft1~5_combout ),
	.datab(\pc|PC [6]),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\imen|memoria_ROM~125_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~25 .lut_mask = 16'h30B0;
defparam \ula|ShiftRight2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
fiftyfivenm_lcell_comb \ula|Add0~62 (
// Equation(s):
// \ula|Add0~62_combout  = \mux_in_2_ALU|saida[31]~29_combout  $ (\ula|Add0~61  $ (\regfile|ReadData1[31]~20_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|ReadData1[31]~20_combout ),
	.cin(\ula|Add0~61 ),
	.combout(\ula|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~62 .lut_mask = 16'hA55A;
defparam \ula|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
fiftyfivenm_lcell_comb \ula|Mux0~2 (
// Equation(s):
// \ula|Mux0~2_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\regfile|ReadData1[28]~84_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\regfile|ReadData1[29]~63_combout ))))) # 
// (!\mux_in_2_ALU|saida[1]~666_combout  & (((\mux_in_2_ALU|saida[0]~668_combout ))))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(\regfile|ReadData1[28]~84_combout ),
	.datac(\regfile|ReadData1[29]~63_combout ),
	.datad(\mux_in_2_ALU|saida[0]~668_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~2 .lut_mask = 16'hDDA0;
defparam \ula|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
fiftyfivenm_lcell_comb \ula|Mux0~3 (
// Equation(s):
// \ula|Mux0~3_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (((\ula|Mux0~2_combout )))) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\ula|Mux0~2_combout  & ((\regfile|ReadData1[30]~42_combout ))) # (!\ula|Mux0~2_combout  & 
// (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\regfile|ReadData1[30]~42_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\ula|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~3 .lut_mask = 16'hFC0A;
defparam \ula|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
fiftyfivenm_lcell_comb \ula|Mux0~4 (
// Equation(s):
// \ula|Mux0~4_combout  = (\ula_ctrl|Mux0~9_combout  & (((\ula|Mux0~3_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (\mux_in_2_ALU|saida[31]~29_combout  $ ((\regfile|ReadData1[31]~20_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~29_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~4 .lut_mask = 16'hDE12;
defparam \ula|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
fiftyfivenm_lcell_comb \ula|Mux0~6 (
// Equation(s):
// \ula|Mux0~6_combout  = (\ula|ShiftLeft0~114_combout ) # ((\mux_in_2_ALU|saida[0]~668_combout  & \ula|ShiftLeft0~111_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~114_combout ),
	.datad(\ula|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~6 .lut_mask = 16'hFAF0;
defparam \ula|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
fiftyfivenm_lcell_comb \ula|Mux0~7 (
// Equation(s):
// \ula|Mux0~7_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftLeft0~91_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|Mux0~6_combout )))) # (!\mux_in_2_ALU|saida[2]~644_combout  & 
// (\mux_in_2_ALU|saida[3]~690_combout ))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|Mux0~6_combout ),
	.datad(\ula|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~7 .lut_mask = 16'hEC64;
defparam \ula|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
fiftyfivenm_lcell_comb \ula|Mux0~8 (
// Equation(s):
// \ula|Mux0~8_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & (((\ula|Mux0~7_combout )))) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|Mux0~7_combout  & (\ula|ShiftLeft0~102_combout )) # (!\ula|Mux0~7_combout  & ((\ula|Mux0~4_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftLeft0~102_combout ),
	.datac(\ula|Mux0~4_combout ),
	.datad(\ula|Mux0~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~8 .lut_mask = 16'hEE50;
defparam \ula|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
fiftyfivenm_lcell_comb \ula|Mux0~5 (
// Equation(s):
// \ula|Mux0~5_combout  = (\ula|ShiftLeft0~71_combout ) # (\ula|ShiftLeft0~74_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~71_combout ),
	.datad(\ula|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~5 .lut_mask = 16'hFFF0;
defparam \ula|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~14 (
// Equation(s):
// \ula|ShiftRight0~14_combout  = (!\regfile|Equal1~1_combout  & (!\ula|ShiftLeft0~8_combout  & !\ula|ShiftLeft0~4_combout ))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~8_combout ),
	.datad(\ula|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~14 .lut_mask = 16'h0005;
defparam \ula|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
fiftyfivenm_lcell_comb \ula|Mux0~9 (
// Equation(s):
// \ula|Mux0~9_combout  = (\ula|ShiftRight0~14_combout  & ((\mux_in_2_ALU|saida[4]~712_combout  & ((\ula|Mux0~5_combout ))) # (!\mux_in_2_ALU|saida[4]~712_combout  & (\ula|Mux0~8_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~712_combout ),
	.datab(\ula|Mux0~8_combout ),
	.datac(\ula|Mux0~5_combout ),
	.datad(\ula|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~9 .lut_mask = 16'hE400;
defparam \ula|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
fiftyfivenm_lcell_comb \ula|Mux0~10 (
// Equation(s):
// \ula|Mux0~10_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout  & ((\ula|Mux0~9_combout ))) # (!\ula_ctrl|Mux0~9_combout  & (\ula|Mux0~4_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (\ula_ctrl|Mux0~9_combout ))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Mux0~4_combout ),
	.datad(\ula|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~10 .lut_mask = 16'hEC64;
defparam \ula|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
fiftyfivenm_lcell_comb \ula|Mux0~11 (
// Equation(s):
// \ula|Mux0~11_combout  = (\ula_ctrl|Mux3~12_combout  & (((\ula|Mux0~10_combout )))) # (!\ula_ctrl|Mux3~12_combout  & ((\ula|Mux0~10_combout  & ((\ula|Add0~62_combout ))) # (!\ula|Mux0~10_combout  & (\ula|ShiftRight2~25_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula|ShiftRight2~25_combout ),
	.datac(\ula|Add0~62_combout ),
	.datad(\ula|Mux0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~11 .lut_mask = 16'hFA44;
defparam \ula|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
fiftyfivenm_lcell_comb \ula|Add1~62 (
// Equation(s):
// \ula|Add1~62_combout  = \regfile|ReadData1[31]~20_combout  $ (\ula|Add1~61  $ (!\mux_in_2_ALU|saida[31]~29_combout ))

	.dataa(\regfile|ReadData1[31]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_in_2_ALU|saida[31]~29_combout ),
	.cin(\ula|Add1~61 ),
	.combout(\ula|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add1~62 .lut_mask = 16'h5AA5;
defparam \ula|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
fiftyfivenm_lcell_comb \ula|ShiftLeft1~14 (
// Equation(s):
// \ula|ShiftLeft1~14_combout  = (!\imen|memoria_ROM~95_combout  & ((\imen|memoria_ROM~92_combout  & ((\regfile|ReadData1[1]~105_combout ))) # (!\imen|memoria_ROM~92_combout  & (\regfile|ReadData1[3]~126_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[3]~126_combout ),
	.datad(\regfile|ReadData1[1]~105_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~14 .lut_mask = 16'h5410;
defparam \ula|ShiftLeft1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft1~13 (
// Equation(s):
// \ula|ShiftLeft1~13_combout  = (\imen|memoria_ROM~95_combout  & ((\imen|memoria_ROM~92_combout  & (\regfile|ReadData1[0]~147_combout )) # (!\imen|memoria_ROM~92_combout  & ((\regfile|ReadData1[2]~168_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[0]~147_combout ),
	.datad(\regfile|ReadData1[2]~168_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~13 .lut_mask = 16'hA280;
defparam \ula|ShiftLeft1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft1~61 (
// Equation(s):
// \ula|ShiftLeft1~61_combout  = (\ula|ShiftLeft1~14_combout ) # (\ula|ShiftLeft1~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftLeft1~14_combout ),
	.datad(\ula|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~61_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~61 .lut_mask = 16'hFFF0;
defparam \ula|ShiftLeft1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft1~59 (
// Equation(s):
// \ula|ShiftLeft1~59_combout  = (!\imen|memoria_ROM~92_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[30]~42_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[31]~21_combout )))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\regfile|ReadData1[31]~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~59_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~59 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
fiftyfivenm_lcell_comb \ula|ShiftLeft1~60 (
// Equation(s):
// \ula|ShiftLeft1~60_combout  = (\imen|memoria_ROM~84_combout  & ((\ula|ShiftLeft1~59_combout ) # ((\imen|memoria_ROM~92_combout  & \ula|ShiftLeft1~52_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula|ShiftLeft1~52_combout ),
	.datad(\ula|ShiftLeft1~59_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~60_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~60 .lut_mask = 16'hCC80;
defparam \ula|ShiftLeft1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
fiftyfivenm_lcell_comb \ula|ShiftLeft1~62 (
// Equation(s):
// \ula|ShiftLeft1~62_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftLeft1~60_combout ) # ((!\imen|memoria_ROM~84_combout  & \ula|ShiftLeft1~61_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\ula|ShiftLeft1~61_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\ula|ShiftLeft1~60_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~62 .lut_mask = 16'h0F04;
defparam \ula|ShiftLeft1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
fiftyfivenm_lcell_comb \ula|Mux0~12 (
// Equation(s):
// \ula|Mux0~12_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftLeft1~62_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (\ula|Add1~62_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~62_combout ),
	.datad(\ula|ShiftLeft1~62_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~12 .lut_mask = 16'hBA98;
defparam \ula|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
fiftyfivenm_lcell_comb \ula|Mux0~13 (
// Equation(s):
// \ula|Mux0~13_combout  = (\mux_in_2_ALU|saida[31]~29_combout  & ((\ula|Mux0~12_combout ) # ((\regfile|ReadData1[31]~20_combout  & \ula_ctrl|Mux0~9_combout )))) # (!\mux_in_2_ALU|saida[31]~29_combout  & (\ula|Mux0~12_combout  & 
// ((\regfile|ReadData1[31]~20_combout ) # (!\ula_ctrl|Mux0~9_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~29_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux0~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~13 .lut_mask = 16'hEF80;
defparam \ula|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
fiftyfivenm_lcell_comb \ula|Mux0~14 (
// Equation(s):
// \ula|Mux0~14_combout  = (\ula_ctrl|Mux2~11_combout  & ((\ula_ctrl|Mux1~13_combout ) # ((\ula|Mux0~11_combout )))) # (!\ula_ctrl|Mux2~11_combout  & (!\ula_ctrl|Mux1~13_combout  & ((\ula|Mux0~13_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux1~13_combout ),
	.datac(\ula|Mux0~11_combout ),
	.datad(\ula|Mux0~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~14 .lut_mask = 16'hB9A8;
defparam \ula|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
fiftyfivenm_lcell_comb \ula|Mux0~15 (
// Equation(s):
// \ula|Mux0~15_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|Add1~62_combout  & !\ula_ctrl|Mux3~12_combout ))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~62_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~15 .lut_mask = 16'h00C0;
defparam \ula|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
fiftyfivenm_lcell_comb \ula|Mux0~16 (
// Equation(s):
// \ula|Mux0~16_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux0~14_combout  & ((\ula|Mux0~15_combout ))) # (!\ula|Mux0~14_combout  & (\ula|Mux0~1_combout )))) # (!\ula_ctrl|Mux1~13_combout  & (((\ula|Mux0~14_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula|Mux0~1_combout ),
	.datac(\ula|Mux0~14_combout ),
	.datad(\ula|Mux0~15_combout ),
	.cin(gnd),
	.combout(\ula|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux0~16 .lut_mask = 16'hF858;
defparam \ula|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[31]~66 (
// Equation(s):
// \mux_valor_write_data|saida[31]~66_combout  = (\ula|Mux0~16_combout  & ((\pc|PC [6]) # ((!\uc|Decoder0~1_combout ) # (!\pc|PC [7]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux0~16_combout ),
	.datad(\uc|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[31]~66 .lut_mask = 16'hB0F0;
defparam \mux_valor_write_data|saida[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \regfile|regs[23][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[31]~66_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[23][31] .is_wysiwyg = "true";
defparam \regfile|regs[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~13 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~13_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[27][31]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[19][31]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[27][31]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[19][31]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~13 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~14 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~14_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[31]~13_combout  & ((\regfile|regs[31][31]~q ))) # (!\mux_in_2_ALU|saida[31]~13_combout  & (\regfile|regs[23][31]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[31]~13_combout ))))

	.dataa(\regfile|regs[23][31]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[31][31]~q ),
	.datad(\mux_in_2_ALU|saida[31]~13_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~14 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~6 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~6_combout  = (\imen|memoria_ROM~29_combout  & ((\regfile|regs[25][31]~q ) # ((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (((\regfile|regs[17][31]~q  & !\imen|memoria_ROM~23_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[25][31]~q ),
	.datac(\regfile|regs[17][31]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~6 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~7 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~7_combout  = (\mux_in_2_ALU|saida[31]~6_combout  & (((\regfile|regs[29][31]~q ) # (!\imen|memoria_ROM~23_combout )))) # (!\mux_in_2_ALU|saida[31]~6_combout  & (\regfile|regs[21][31]~q  & ((\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[21][31]~q ),
	.datab(\mux_in_2_ALU|saida[31]~6_combout ),
	.datac(\regfile|regs[29][31]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~7 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~10 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~10_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[20][31]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[16][31]~q )))))

	.dataa(\regfile|regs[20][31]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[16][31]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~10 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~11 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~11_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[31]~10_combout  & ((\regfile|regs[28][31]~q ))) # (!\mux_in_2_ALU|saida[31]~10_combout  & (\regfile|regs[24][31]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[31]~10_combout ))))

	.dataa(\regfile|regs[24][31]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[28][31]~q ),
	.datad(\mux_in_2_ALU|saida[31]~10_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~11 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~8 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~8_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[22][31]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[18][31]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[22][31]~q ),
	.datac(\regfile|regs[18][31]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~8 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~9 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~9_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[31]~8_combout  & ((\regfile|regs[30][31]~q ))) # (!\mux_in_2_ALU|saida[31]~8_combout  & (\regfile|regs[26][31]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[31]~8_combout ))))

	.dataa(\regfile|regs[26][31]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][31]~q ),
	.datad(\mux_in_2_ALU|saida[31]~8_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~9 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~12 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~12_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[31]~9_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & (\mux_in_2_ALU|saida[31]~11_combout 
// )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[31]~11_combout ),
	.datad(\mux_in_2_ALU|saida[31]~9_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~12 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~15 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~15_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[31]~12_combout  & (\mux_in_2_ALU|saida[31]~14_combout )) # (!\mux_in_2_ALU|saida[31]~12_combout  & ((\mux_in_2_ALU|saida[31]~7_combout ))))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[31]~12_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~14_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[31]~7_combout ),
	.datad(\mux_in_2_ALU|saida[31]~12_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~15 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~17 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~17_combout  = (\mux_in_2_ALU|saida[31]~15_combout  & \mux_in_2_ALU|saida[31]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[31]~15_combout ),
	.datad(\mux_in_2_ALU|saida[31]~16_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~17 .lut_mask = 16'hF000;
defparam \mux_in_2_ALU|saida[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~19 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~19_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][31]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][31]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[5][31]~q ),
	.datac(\regfile|regs[4][31]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~19 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~20 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~20_combout  = (\mux_in_2_ALU|saida[31]~19_combout  & (((\regfile|regs[7][31]~q ) # (!\imen|memoria_ROM~39_combout )))) # (!\mux_in_2_ALU|saida[31]~19_combout  & (\regfile|regs[6][31]~q  & ((\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[6][31]~q ),
	.datab(\mux_in_2_ALU|saida[31]~19_combout ),
	.datac(\regfile|regs[7][31]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~20 .lut_mask = 16'hE2CC;
defparam \mux_in_2_ALU|saida[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~23 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~23_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][31]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][31]~q )))))

	.dataa(\regfile|regs[3][31]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[1][31]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~23 .lut_mask = 16'h88C0;
defparam \mux_in_2_ALU|saida[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~24 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~24_combout  = (\mux_in_2_ALU|saida[31]~23_combout ) # ((\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & \regfile|regs[2][31]~q )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[2][31]~q ),
	.datad(\mux_in_2_ALU|saida[31]~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~24 .lut_mask = 16'hFF20;
defparam \mux_in_2_ALU|saida[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~21 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~21_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][31]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][31]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[10][31]~q ),
	.datac(\regfile|regs[8][31]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~21 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~22 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~22_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[31]~21_combout  & ((\regfile|regs[11][31]~q ))) # (!\mux_in_2_ALU|saida[31]~21_combout  & (\regfile|regs[9][31]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[31]~21_combout ))))

	.dataa(\regfile|regs[9][31]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][31]~q ),
	.datad(\mux_in_2_ALU|saida[31]~21_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~22 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~25 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~25_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[31]~22_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & (\mux_in_2_ALU|saida[31]~24_combout 
// )))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[31]~24_combout ),
	.datad(\mux_in_2_ALU|saida[31]~22_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~25 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~26 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~26_combout  = (\imen|memoria_ROM~35_combout  & (((\regfile|regs[13][31]~q ) # (\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (\regfile|regs[12][31]~q  & ((!\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[12][31]~q ),
	.datab(\regfile|regs[13][31]~q ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~26 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~27 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~27_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[31]~26_combout  & ((\regfile|regs[15][31]~q ))) # (!\mux_in_2_ALU|saida[31]~26_combout  & (\regfile|regs[14][31]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[31]~26_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[14][31]~q ),
	.datac(\regfile|regs[15][31]~q ),
	.datad(\mux_in_2_ALU|saida[31]~26_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~27 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~28 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~28_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[31]~25_combout  & ((\mux_in_2_ALU|saida[31]~27_combout ))) # (!\mux_in_2_ALU|saida[31]~25_combout  & (\mux_in_2_ALU|saida[31]~20_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[31]~25_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~20_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[31]~25_combout ),
	.datad(\mux_in_2_ALU|saida[31]~27_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~28 .lut_mask = 16'hF838;
defparam \mux_in_2_ALU|saida[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[31]~29 (
// Equation(s):
// \mux_in_2_ALU|saida[31]~29_combout  = (\mux_in_2_ALU|saida[31]~18_combout ) # ((\mux_in_2_ALU|saida[31]~17_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[31]~28_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~18_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\mux_in_2_ALU|saida[31]~17_combout ),
	.datad(\mux_in_2_ALU|saida[31]~28_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[31]~29 .lut_mask = 16'hFEFA;
defparam \mux_in_2_ALU|saida[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
fiftyfivenm_lcell_comb \ula|LessThan1~1 (
// Equation(s):
// \ula|LessThan1~1_cout  = CARRY((!\ula|ShiftLeft1~4_combout  & \mux_in_2_ALU|saida[0]~668_combout ))

	.dataa(\ula|ShiftLeft1~4_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula|LessThan1~1_cout ));
// synopsys translate_off
defparam \ula|LessThan1~1 .lut_mask = 16'h0044;
defparam \ula|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
fiftyfivenm_lcell_comb \ula|LessThan1~3 (
// Equation(s):
// \ula|LessThan1~3_cout  = CARRY((\regfile|ReadData1[1]~702_combout  & ((!\ula|LessThan1~1_cout ) # (!\mux_in_2_ALU|saida[1]~666_combout ))) # (!\regfile|ReadData1[1]~702_combout  & (!\mux_in_2_ALU|saida[1]~666_combout  & !\ula|LessThan1~1_cout )))

	.dataa(\regfile|ReadData1[1]~702_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~1_cout ),
	.combout(),
	.cout(\ula|LessThan1~3_cout ));
// synopsys translate_off
defparam \ula|LessThan1~3 .lut_mask = 16'h002B;
defparam \ula|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
fiftyfivenm_lcell_comb \ula|LessThan1~5 (
// Equation(s):
// \ula|LessThan1~5_cout  = CARRY((\mux_in_2_ALU|saida[2]~644_combout  & ((!\ula|LessThan1~3_cout ) # (!\regfile|ReadData1[2]~701_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (!\regfile|ReadData1[2]~701_combout  & !\ula|LessThan1~3_cout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|ReadData1[2]~701_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~3_cout ),
	.combout(),
	.cout(\ula|LessThan1~5_cout ));
// synopsys translate_off
defparam \ula|LessThan1~5 .lut_mask = 16'h002B;
defparam \ula|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
fiftyfivenm_lcell_comb \ula|LessThan1~7 (
// Equation(s):
// \ula|LessThan1~7_cout  = CARRY((\regfile|ReadData1[3]~700_combout  & ((!\ula|LessThan1~5_cout ) # (!\mux_in_2_ALU|saida[3]~690_combout ))) # (!\regfile|ReadData1[3]~700_combout  & (!\mux_in_2_ALU|saida[3]~690_combout  & !\ula|LessThan1~5_cout )))

	.dataa(\regfile|ReadData1[3]~700_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~5_cout ),
	.combout(),
	.cout(\ula|LessThan1~7_cout ));
// synopsys translate_off
defparam \ula|LessThan1~7 .lut_mask = 16'h002B;
defparam \ula|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
fiftyfivenm_lcell_comb \ula|LessThan1~9 (
// Equation(s):
// \ula|LessThan1~9_cout  = CARRY((\regfile|ReadData1[4]~699_combout  & (\mux_in_2_ALU|saida[4]~712_combout  & !\ula|LessThan1~7_cout )) # (!\regfile|ReadData1[4]~699_combout  & ((\mux_in_2_ALU|saida[4]~712_combout ) # (!\ula|LessThan1~7_cout ))))

	.dataa(\regfile|ReadData1[4]~699_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~7_cout ),
	.combout(),
	.cout(\ula|LessThan1~9_cout ));
// synopsys translate_off
defparam \ula|LessThan1~9 .lut_mask = 16'h004D;
defparam \ula|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
fiftyfivenm_lcell_comb \ula|LessThan1~11 (
// Equation(s):
// \ula|LessThan1~11_cout  = CARRY((\mux_in_2_ALU|saida[5]~557_combout  & (\regfile|ReadData1[5]~698_combout  & !\ula|LessThan1~9_cout )) # (!\mux_in_2_ALU|saida[5]~557_combout  & ((\regfile|ReadData1[5]~698_combout ) # (!\ula|LessThan1~9_cout ))))

	.dataa(\mux_in_2_ALU|saida[5]~557_combout ),
	.datab(\regfile|ReadData1[5]~698_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~9_cout ),
	.combout(),
	.cout(\ula|LessThan1~11_cout ));
// synopsys translate_off
defparam \ula|LessThan1~11 .lut_mask = 16'h004D;
defparam \ula|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
fiftyfivenm_lcell_comb \ula|LessThan1~13 (
// Equation(s):
// \ula|LessThan1~13_cout  = CARRY((\regfile|ReadData1[6]~697_combout  & (\mux_in_2_ALU|saida[6]~601_combout  & !\ula|LessThan1~11_cout )) # (!\regfile|ReadData1[6]~697_combout  & ((\mux_in_2_ALU|saida[6]~601_combout ) # (!\ula|LessThan1~11_cout ))))

	.dataa(\regfile|ReadData1[6]~697_combout ),
	.datab(\mux_in_2_ALU|saida[6]~601_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~11_cout ),
	.combout(),
	.cout(\ula|LessThan1~13_cout ));
// synopsys translate_off
defparam \ula|LessThan1~13 .lut_mask = 16'h004D;
defparam \ula|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
fiftyfivenm_lcell_comb \ula|LessThan1~15 (
// Equation(s):
// \ula|LessThan1~15_cout  = CARRY((\regfile|ReadData1[7]~696_combout  & ((!\ula|LessThan1~13_cout ) # (!\mux_in_2_ALU|saida[7]~579_combout ))) # (!\regfile|ReadData1[7]~696_combout  & (!\mux_in_2_ALU|saida[7]~579_combout  & !\ula|LessThan1~13_cout )))

	.dataa(\regfile|ReadData1[7]~696_combout ),
	.datab(\mux_in_2_ALU|saida[7]~579_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~13_cout ),
	.combout(),
	.cout(\ula|LessThan1~15_cout ));
// synopsys translate_off
defparam \ula|LessThan1~15 .lut_mask = 16'h002B;
defparam \ula|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
fiftyfivenm_lcell_comb \ula|LessThan1~17 (
// Equation(s):
// \ula|LessThan1~17_cout  = CARRY((\mux_in_2_ALU|saida[8]~535_combout  & ((!\ula|LessThan1~15_cout ) # (!\regfile|ReadData1[8]~695_combout ))) # (!\mux_in_2_ALU|saida[8]~535_combout  & (!\regfile|ReadData1[8]~695_combout  & !\ula|LessThan1~15_cout )))

	.dataa(\mux_in_2_ALU|saida[8]~535_combout ),
	.datab(\regfile|ReadData1[8]~695_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~15_cout ),
	.combout(),
	.cout(\ula|LessThan1~17_cout ));
// synopsys translate_off
defparam \ula|LessThan1~17 .lut_mask = 16'h002B;
defparam \ula|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
fiftyfivenm_lcell_comb \ula|LessThan1~19 (
// Equation(s):
// \ula|LessThan1~19_cout  = CARRY((\regfile|ReadData1[9]~694_combout  & ((!\ula|LessThan1~17_cout ) # (!\mux_in_2_ALU|saida[9]~513_combout ))) # (!\regfile|ReadData1[9]~694_combout  & (!\mux_in_2_ALU|saida[9]~513_combout  & !\ula|LessThan1~17_cout )))

	.dataa(\regfile|ReadData1[9]~694_combout ),
	.datab(\mux_in_2_ALU|saida[9]~513_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~17_cout ),
	.combout(),
	.cout(\ula|LessThan1~19_cout ));
// synopsys translate_off
defparam \ula|LessThan1~19 .lut_mask = 16'h002B;
defparam \ula|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
fiftyfivenm_lcell_comb \ula|LessThan1~21 (
// Equation(s):
// \ula|LessThan1~21_cout  = CARRY((\mux_in_2_ALU|saida[10]~491_combout  & ((!\ula|LessThan1~19_cout ) # (!\regfile|ReadData1[10]~693_combout ))) # (!\mux_in_2_ALU|saida[10]~491_combout  & (!\regfile|ReadData1[10]~693_combout  & !\ula|LessThan1~19_cout )))

	.dataa(\mux_in_2_ALU|saida[10]~491_combout ),
	.datab(\regfile|ReadData1[10]~693_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~19_cout ),
	.combout(),
	.cout(\ula|LessThan1~21_cout ));
// synopsys translate_off
defparam \ula|LessThan1~21 .lut_mask = 16'h002B;
defparam \ula|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
fiftyfivenm_lcell_comb \ula|LessThan1~23 (
// Equation(s):
// \ula|LessThan1~23_cout  = CARRY((\regfile|ReadData1[11]~692_combout  & ((!\ula|LessThan1~21_cout ) # (!\mux_in_2_ALU|saida[11]~469_combout ))) # (!\regfile|ReadData1[11]~692_combout  & (!\mux_in_2_ALU|saida[11]~469_combout  & !\ula|LessThan1~21_cout )))

	.dataa(\regfile|ReadData1[11]~692_combout ),
	.datab(\mux_in_2_ALU|saida[11]~469_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~21_cout ),
	.combout(),
	.cout(\ula|LessThan1~23_cout ));
// synopsys translate_off
defparam \ula|LessThan1~23 .lut_mask = 16'h002B;
defparam \ula|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
fiftyfivenm_lcell_comb \ula|LessThan1~25 (
// Equation(s):
// \ula|LessThan1~25_cout  = CARRY((\mux_in_2_ALU|saida[12]~447_combout  & ((!\ula|LessThan1~23_cout ) # (!\regfile|ReadData1[12]~691_combout ))) # (!\mux_in_2_ALU|saida[12]~447_combout  & (!\regfile|ReadData1[12]~691_combout  & !\ula|LessThan1~23_cout )))

	.dataa(\mux_in_2_ALU|saida[12]~447_combout ),
	.datab(\regfile|ReadData1[12]~691_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~23_cout ),
	.combout(),
	.cout(\ula|LessThan1~25_cout ));
// synopsys translate_off
defparam \ula|LessThan1~25 .lut_mask = 16'h002B;
defparam \ula|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
fiftyfivenm_lcell_comb \ula|LessThan1~27 (
// Equation(s):
// \ula|LessThan1~27_cout  = CARRY((\mux_in_2_ALU|saida[13]~425_combout  & (\regfile|ReadData1[13]~690_combout  & !\ula|LessThan1~25_cout )) # (!\mux_in_2_ALU|saida[13]~425_combout  & ((\regfile|ReadData1[13]~690_combout ) # (!\ula|LessThan1~25_cout ))))

	.dataa(\mux_in_2_ALU|saida[13]~425_combout ),
	.datab(\regfile|ReadData1[13]~690_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~25_cout ),
	.combout(),
	.cout(\ula|LessThan1~27_cout ));
// synopsys translate_off
defparam \ula|LessThan1~27 .lut_mask = 16'h004D;
defparam \ula|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
fiftyfivenm_lcell_comb \ula|LessThan1~29 (
// Equation(s):
// \ula|LessThan1~29_cout  = CARRY((\mux_in_2_ALU|saida[14]~403_combout  & ((!\ula|LessThan1~27_cout ) # (!\regfile|ReadData1[14]~689_combout ))) # (!\mux_in_2_ALU|saida[14]~403_combout  & (!\regfile|ReadData1[14]~689_combout  & !\ula|LessThan1~27_cout )))

	.dataa(\mux_in_2_ALU|saida[14]~403_combout ),
	.datab(\regfile|ReadData1[14]~689_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~27_cout ),
	.combout(),
	.cout(\ula|LessThan1~29_cout ));
// synopsys translate_off
defparam \ula|LessThan1~29 .lut_mask = 16'h002B;
defparam \ula|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
fiftyfivenm_lcell_comb \ula|LessThan1~31 (
// Equation(s):
// \ula|LessThan1~31_cout  = CARRY((\mux_in_2_ALU|saida[15]~381_combout  & (\regfile|ReadData1[15]~688_combout  & !\ula|LessThan1~29_cout )) # (!\mux_in_2_ALU|saida[15]~381_combout  & ((\regfile|ReadData1[15]~688_combout ) # (!\ula|LessThan1~29_cout ))))

	.dataa(\mux_in_2_ALU|saida[15]~381_combout ),
	.datab(\regfile|ReadData1[15]~688_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~29_cout ),
	.combout(),
	.cout(\ula|LessThan1~31_cout ));
// synopsys translate_off
defparam \ula|LessThan1~31 .lut_mask = 16'h004D;
defparam \ula|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
fiftyfivenm_lcell_comb \ula|LessThan1~33 (
// Equation(s):
// \ula|LessThan1~33_cout  = CARRY((\regfile|ReadData1[16]~687_combout  & (\mux_in_2_ALU|saida[16]~359_combout  & !\ula|LessThan1~31_cout )) # (!\regfile|ReadData1[16]~687_combout  & ((\mux_in_2_ALU|saida[16]~359_combout ) # (!\ula|LessThan1~31_cout ))))

	.dataa(\regfile|ReadData1[16]~687_combout ),
	.datab(\mux_in_2_ALU|saida[16]~359_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~31_cout ),
	.combout(),
	.cout(\ula|LessThan1~33_cout ));
// synopsys translate_off
defparam \ula|LessThan1~33 .lut_mask = 16'h004D;
defparam \ula|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
fiftyfivenm_lcell_comb \ula|LessThan1~35 (
// Equation(s):
// \ula|LessThan1~35_cout  = CARRY((\regfile|ReadData1[17]~686_combout  & ((!\ula|LessThan1~33_cout ) # (!\mux_in_2_ALU|saida[17]~337_combout ))) # (!\regfile|ReadData1[17]~686_combout  & (!\mux_in_2_ALU|saida[17]~337_combout  & !\ula|LessThan1~33_cout )))

	.dataa(\regfile|ReadData1[17]~686_combout ),
	.datab(\mux_in_2_ALU|saida[17]~337_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~33_cout ),
	.combout(),
	.cout(\ula|LessThan1~35_cout ));
// synopsys translate_off
defparam \ula|LessThan1~35 .lut_mask = 16'h002B;
defparam \ula|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
fiftyfivenm_lcell_comb \ula|LessThan1~37 (
// Equation(s):
// \ula|LessThan1~37_cout  = CARRY((\mux_in_2_ALU|saida[18]~315_combout  & ((!\ula|LessThan1~35_cout ) # (!\regfile|ReadData1[18]~685_combout ))) # (!\mux_in_2_ALU|saida[18]~315_combout  & (!\regfile|ReadData1[18]~685_combout  & !\ula|LessThan1~35_cout )))

	.dataa(\mux_in_2_ALU|saida[18]~315_combout ),
	.datab(\regfile|ReadData1[18]~685_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~35_cout ),
	.combout(),
	.cout(\ula|LessThan1~37_cout ));
// synopsys translate_off
defparam \ula|LessThan1~37 .lut_mask = 16'h002B;
defparam \ula|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
fiftyfivenm_lcell_comb \ula|LessThan1~39 (
// Equation(s):
// \ula|LessThan1~39_cout  = CARRY((\mux_in_2_ALU|saida[19]~293_combout  & (\regfile|ReadData1[19]~684_combout  & !\ula|LessThan1~37_cout )) # (!\mux_in_2_ALU|saida[19]~293_combout  & ((\regfile|ReadData1[19]~684_combout ) # (!\ula|LessThan1~37_cout ))))

	.dataa(\mux_in_2_ALU|saida[19]~293_combout ),
	.datab(\regfile|ReadData1[19]~684_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~37_cout ),
	.combout(),
	.cout(\ula|LessThan1~39_cout ));
// synopsys translate_off
defparam \ula|LessThan1~39 .lut_mask = 16'h004D;
defparam \ula|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
fiftyfivenm_lcell_comb \ula|LessThan1~41 (
// Equation(s):
// \ula|LessThan1~41_cout  = CARRY((\regfile|ReadData1[20]~683_combout  & (\mux_in_2_ALU|saida[20]~271_combout  & !\ula|LessThan1~39_cout )) # (!\regfile|ReadData1[20]~683_combout  & ((\mux_in_2_ALU|saida[20]~271_combout ) # (!\ula|LessThan1~39_cout ))))

	.dataa(\regfile|ReadData1[20]~683_combout ),
	.datab(\mux_in_2_ALU|saida[20]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~39_cout ),
	.combout(),
	.cout(\ula|LessThan1~41_cout ));
// synopsys translate_off
defparam \ula|LessThan1~41 .lut_mask = 16'h004D;
defparam \ula|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
fiftyfivenm_lcell_comb \ula|LessThan1~43 (
// Equation(s):
// \ula|LessThan1~43_cout  = CARRY((\regfile|ReadData1[21]~682_combout  & ((!\ula|LessThan1~41_cout ) # (!\mux_in_2_ALU|saida[21]~249_combout ))) # (!\regfile|ReadData1[21]~682_combout  & (!\mux_in_2_ALU|saida[21]~249_combout  & !\ula|LessThan1~41_cout )))

	.dataa(\regfile|ReadData1[21]~682_combout ),
	.datab(\mux_in_2_ALU|saida[21]~249_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~41_cout ),
	.combout(),
	.cout(\ula|LessThan1~43_cout ));
// synopsys translate_off
defparam \ula|LessThan1~43 .lut_mask = 16'h002B;
defparam \ula|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
fiftyfivenm_lcell_comb \ula|LessThan1~45 (
// Equation(s):
// \ula|LessThan1~45_cout  = CARRY((\mux_in_2_ALU|saida[22]~227_combout  & ((!\ula|LessThan1~43_cout ) # (!\regfile|ReadData1[22]~681_combout ))) # (!\mux_in_2_ALU|saida[22]~227_combout  & (!\regfile|ReadData1[22]~681_combout  & !\ula|LessThan1~43_cout )))

	.dataa(\mux_in_2_ALU|saida[22]~227_combout ),
	.datab(\regfile|ReadData1[22]~681_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~43_cout ),
	.combout(),
	.cout(\ula|LessThan1~45_cout ));
// synopsys translate_off
defparam \ula|LessThan1~45 .lut_mask = 16'h002B;
defparam \ula|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
fiftyfivenm_lcell_comb \ula|LessThan1~47 (
// Equation(s):
// \ula|LessThan1~47_cout  = CARRY((\regfile|ReadData1[23]~680_combout  & ((!\ula|LessThan1~45_cout ) # (!\mux_in_2_ALU|saida[23]~205_combout ))) # (!\regfile|ReadData1[23]~680_combout  & (!\mux_in_2_ALU|saida[23]~205_combout  & !\ula|LessThan1~45_cout )))

	.dataa(\regfile|ReadData1[23]~680_combout ),
	.datab(\mux_in_2_ALU|saida[23]~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~45_cout ),
	.combout(),
	.cout(\ula|LessThan1~47_cout ));
// synopsys translate_off
defparam \ula|LessThan1~47 .lut_mask = 16'h002B;
defparam \ula|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
fiftyfivenm_lcell_comb \ula|LessThan1~49 (
// Equation(s):
// \ula|LessThan1~49_cout  = CARRY((\regfile|ReadData1[24]~679_combout  & (\mux_in_2_ALU|saida[24]~183_combout  & !\ula|LessThan1~47_cout )) # (!\regfile|ReadData1[24]~679_combout  & ((\mux_in_2_ALU|saida[24]~183_combout ) # (!\ula|LessThan1~47_cout ))))

	.dataa(\regfile|ReadData1[24]~679_combout ),
	.datab(\mux_in_2_ALU|saida[24]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~47_cout ),
	.combout(),
	.cout(\ula|LessThan1~49_cout ));
// synopsys translate_off
defparam \ula|LessThan1~49 .lut_mask = 16'h004D;
defparam \ula|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
fiftyfivenm_lcell_comb \ula|LessThan1~51 (
// Equation(s):
// \ula|LessThan1~51_cout  = CARRY((\mux_in_2_ALU|saida[25]~161_combout  & (\regfile|ReadData1[25]~678_combout  & !\ula|LessThan1~49_cout )) # (!\mux_in_2_ALU|saida[25]~161_combout  & ((\regfile|ReadData1[25]~678_combout ) # (!\ula|LessThan1~49_cout ))))

	.dataa(\mux_in_2_ALU|saida[25]~161_combout ),
	.datab(\regfile|ReadData1[25]~678_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~49_cout ),
	.combout(),
	.cout(\ula|LessThan1~51_cout ));
// synopsys translate_off
defparam \ula|LessThan1~51 .lut_mask = 16'h004D;
defparam \ula|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
fiftyfivenm_lcell_comb \ula|LessThan1~53 (
// Equation(s):
// \ula|LessThan1~53_cout  = CARRY((\regfile|ReadData1[26]~677_combout  & (\mux_in_2_ALU|saida[26]~139_combout  & !\ula|LessThan1~51_cout )) # (!\regfile|ReadData1[26]~677_combout  & ((\mux_in_2_ALU|saida[26]~139_combout ) # (!\ula|LessThan1~51_cout ))))

	.dataa(\regfile|ReadData1[26]~677_combout ),
	.datab(\mux_in_2_ALU|saida[26]~139_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~51_cout ),
	.combout(),
	.cout(\ula|LessThan1~53_cout ));
// synopsys translate_off
defparam \ula|LessThan1~53 .lut_mask = 16'h004D;
defparam \ula|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
fiftyfivenm_lcell_comb \ula|LessThan1~55 (
// Equation(s):
// \ula|LessThan1~55_cout  = CARRY((\regfile|ReadData1[27]~676_combout  & ((!\ula|LessThan1~53_cout ) # (!\mux_in_2_ALU|saida[27]~117_combout ))) # (!\regfile|ReadData1[27]~676_combout  & (!\mux_in_2_ALU|saida[27]~117_combout  & !\ula|LessThan1~53_cout )))

	.dataa(\regfile|ReadData1[27]~676_combout ),
	.datab(\mux_in_2_ALU|saida[27]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~53_cout ),
	.combout(),
	.cout(\ula|LessThan1~55_cout ));
// synopsys translate_off
defparam \ula|LessThan1~55 .lut_mask = 16'h002B;
defparam \ula|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
fiftyfivenm_lcell_comb \ula|LessThan1~57 (
// Equation(s):
// \ula|LessThan1~57_cout  = CARRY((\mux_in_2_ALU|saida[28]~95_combout  & ((!\ula|LessThan1~55_cout ) # (!\regfile|ReadData1[28]~675_combout ))) # (!\mux_in_2_ALU|saida[28]~95_combout  & (!\regfile|ReadData1[28]~675_combout  & !\ula|LessThan1~55_cout )))

	.dataa(\mux_in_2_ALU|saida[28]~95_combout ),
	.datab(\regfile|ReadData1[28]~675_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~55_cout ),
	.combout(),
	.cout(\ula|LessThan1~57_cout ));
// synopsys translate_off
defparam \ula|LessThan1~57 .lut_mask = 16'h002B;
defparam \ula|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
fiftyfivenm_lcell_comb \ula|LessThan1~59 (
// Equation(s):
// \ula|LessThan1~59_cout  = CARRY((\regfile|ReadData1[29]~674_combout  & ((!\ula|LessThan1~57_cout ) # (!\mux_in_2_ALU|saida[29]~73_combout ))) # (!\regfile|ReadData1[29]~674_combout  & (!\mux_in_2_ALU|saida[29]~73_combout  & !\ula|LessThan1~57_cout )))

	.dataa(\regfile|ReadData1[29]~674_combout ),
	.datab(\mux_in_2_ALU|saida[29]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~57_cout ),
	.combout(),
	.cout(\ula|LessThan1~59_cout ));
// synopsys translate_off
defparam \ula|LessThan1~59 .lut_mask = 16'h002B;
defparam \ula|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
fiftyfivenm_lcell_comb \ula|LessThan1~61 (
// Equation(s):
// \ula|LessThan1~61_cout  = CARRY((\regfile|ReadData1[30]~673_combout  & (\mux_in_2_ALU|saida[30]~51_combout  & !\ula|LessThan1~59_cout )) # (!\regfile|ReadData1[30]~673_combout  & ((\mux_in_2_ALU|saida[30]~51_combout ) # (!\ula|LessThan1~59_cout ))))

	.dataa(\regfile|ReadData1[30]~673_combout ),
	.datab(\mux_in_2_ALU|saida[30]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan1~59_cout ),
	.combout(),
	.cout(\ula|LessThan1~61_cout ));
// synopsys translate_off
defparam \ula|LessThan1~61 .lut_mask = 16'h004D;
defparam \ula|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
fiftyfivenm_lcell_comb \ula|LessThan1~62 (
// Equation(s):
// \ula|LessThan1~62_combout  = (\mux_in_2_ALU|saida[31]~29_combout  & ((\ula|LessThan1~61_cout ) # (!\regfile|ReadData1[31]~20_combout ))) # (!\mux_in_2_ALU|saida[31]~29_combout  & (\ula|LessThan1~61_cout  & !\regfile|ReadData1[31]~20_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[31]~29_combout ),
	.datac(gnd),
	.datad(\regfile|ReadData1[31]~20_combout ),
	.cin(\ula|LessThan1~61_cout ),
	.combout(\ula|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|LessThan1~62 .lut_mask = 16'hC0FC;
defparam \ula|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
fiftyfivenm_lcell_comb \ula|LessThan0~1 (
// Equation(s):
// \ula|LessThan0~1_cout  = CARRY((!\ula|ShiftLeft1~4_combout  & \mux_in_2_ALU|saida[0]~668_combout ))

	.dataa(\ula|ShiftLeft1~4_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula|LessThan0~1_cout ));
// synopsys translate_off
defparam \ula|LessThan0~1 .lut_mask = 16'h0044;
defparam \ula|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
fiftyfivenm_lcell_comb \ula|LessThan0~3 (
// Equation(s):
// \ula|LessThan0~3_cout  = CARRY((\regfile|ReadData1[1]~702_combout  & ((!\ula|LessThan0~1_cout ) # (!\mux_in_2_ALU|saida[1]~666_combout ))) # (!\regfile|ReadData1[1]~702_combout  & (!\mux_in_2_ALU|saida[1]~666_combout  & !\ula|LessThan0~1_cout )))

	.dataa(\regfile|ReadData1[1]~702_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~1_cout ),
	.combout(),
	.cout(\ula|LessThan0~3_cout ));
// synopsys translate_off
defparam \ula|LessThan0~3 .lut_mask = 16'h002B;
defparam \ula|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
fiftyfivenm_lcell_comb \ula|LessThan0~5 (
// Equation(s):
// \ula|LessThan0~5_cout  = CARRY((\regfile|ReadData1[2]~701_combout  & (\mux_in_2_ALU|saida[2]~644_combout  & !\ula|LessThan0~3_cout )) # (!\regfile|ReadData1[2]~701_combout  & ((\mux_in_2_ALU|saida[2]~644_combout ) # (!\ula|LessThan0~3_cout ))))

	.dataa(\regfile|ReadData1[2]~701_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~3_cout ),
	.combout(),
	.cout(\ula|LessThan0~5_cout ));
// synopsys translate_off
defparam \ula|LessThan0~5 .lut_mask = 16'h004D;
defparam \ula|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
fiftyfivenm_lcell_comb \ula|LessThan0~7 (
// Equation(s):
// \ula|LessThan0~7_cout  = CARRY((\mux_in_2_ALU|saida[3]~690_combout  & (\regfile|ReadData1[3]~700_combout  & !\ula|LessThan0~5_cout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\regfile|ReadData1[3]~700_combout ) # (!\ula|LessThan0~5_cout ))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\regfile|ReadData1[3]~700_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~5_cout ),
	.combout(),
	.cout(\ula|LessThan0~7_cout ));
// synopsys translate_off
defparam \ula|LessThan0~7 .lut_mask = 16'h004D;
defparam \ula|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
fiftyfivenm_lcell_comb \ula|LessThan0~9 (
// Equation(s):
// \ula|LessThan0~9_cout  = CARRY((\regfile|ReadData1[4]~699_combout  & (\mux_in_2_ALU|saida[4]~712_combout  & !\ula|LessThan0~7_cout )) # (!\regfile|ReadData1[4]~699_combout  & ((\mux_in_2_ALU|saida[4]~712_combout ) # (!\ula|LessThan0~7_cout ))))

	.dataa(\regfile|ReadData1[4]~699_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~7_cout ),
	.combout(),
	.cout(\ula|LessThan0~9_cout ));
// synopsys translate_off
defparam \ula|LessThan0~9 .lut_mask = 16'h004D;
defparam \ula|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
fiftyfivenm_lcell_comb \ula|LessThan0~11 (
// Equation(s):
// \ula|LessThan0~11_cout  = CARRY((\mux_in_2_ALU|saida[5]~557_combout  & (\regfile|ReadData1[5]~698_combout  & !\ula|LessThan0~9_cout )) # (!\mux_in_2_ALU|saida[5]~557_combout  & ((\regfile|ReadData1[5]~698_combout ) # (!\ula|LessThan0~9_cout ))))

	.dataa(\mux_in_2_ALU|saida[5]~557_combout ),
	.datab(\regfile|ReadData1[5]~698_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~9_cout ),
	.combout(),
	.cout(\ula|LessThan0~11_cout ));
// synopsys translate_off
defparam \ula|LessThan0~11 .lut_mask = 16'h004D;
defparam \ula|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
fiftyfivenm_lcell_comb \ula|LessThan0~13 (
// Equation(s):
// \ula|LessThan0~13_cout  = CARRY((\regfile|ReadData1[6]~697_combout  & (\mux_in_2_ALU|saida[6]~601_combout  & !\ula|LessThan0~11_cout )) # (!\regfile|ReadData1[6]~697_combout  & ((\mux_in_2_ALU|saida[6]~601_combout ) # (!\ula|LessThan0~11_cout ))))

	.dataa(\regfile|ReadData1[6]~697_combout ),
	.datab(\mux_in_2_ALU|saida[6]~601_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~11_cout ),
	.combout(),
	.cout(\ula|LessThan0~13_cout ));
// synopsys translate_off
defparam \ula|LessThan0~13 .lut_mask = 16'h004D;
defparam \ula|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
fiftyfivenm_lcell_comb \ula|LessThan0~15 (
// Equation(s):
// \ula|LessThan0~15_cout  = CARRY((\mux_in_2_ALU|saida[7]~579_combout  & (\regfile|ReadData1[7]~696_combout  & !\ula|LessThan0~13_cout )) # (!\mux_in_2_ALU|saida[7]~579_combout  & ((\regfile|ReadData1[7]~696_combout ) # (!\ula|LessThan0~13_cout ))))

	.dataa(\mux_in_2_ALU|saida[7]~579_combout ),
	.datab(\regfile|ReadData1[7]~696_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~13_cout ),
	.combout(),
	.cout(\ula|LessThan0~15_cout ));
// synopsys translate_off
defparam \ula|LessThan0~15 .lut_mask = 16'h004D;
defparam \ula|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
fiftyfivenm_lcell_comb \ula|LessThan0~17 (
// Equation(s):
// \ula|LessThan0~17_cout  = CARRY((\regfile|ReadData1[8]~695_combout  & (\mux_in_2_ALU|saida[8]~535_combout  & !\ula|LessThan0~15_cout )) # (!\regfile|ReadData1[8]~695_combout  & ((\mux_in_2_ALU|saida[8]~535_combout ) # (!\ula|LessThan0~15_cout ))))

	.dataa(\regfile|ReadData1[8]~695_combout ),
	.datab(\mux_in_2_ALU|saida[8]~535_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~15_cout ),
	.combout(),
	.cout(\ula|LessThan0~17_cout ));
// synopsys translate_off
defparam \ula|LessThan0~17 .lut_mask = 16'h004D;
defparam \ula|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
fiftyfivenm_lcell_comb \ula|LessThan0~19 (
// Equation(s):
// \ula|LessThan0~19_cout  = CARRY((\mux_in_2_ALU|saida[9]~513_combout  & (\regfile|ReadData1[9]~694_combout  & !\ula|LessThan0~17_cout )) # (!\mux_in_2_ALU|saida[9]~513_combout  & ((\regfile|ReadData1[9]~694_combout ) # (!\ula|LessThan0~17_cout ))))

	.dataa(\mux_in_2_ALU|saida[9]~513_combout ),
	.datab(\regfile|ReadData1[9]~694_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~17_cout ),
	.combout(),
	.cout(\ula|LessThan0~19_cout ));
// synopsys translate_off
defparam \ula|LessThan0~19 .lut_mask = 16'h004D;
defparam \ula|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
fiftyfivenm_lcell_comb \ula|LessThan0~21 (
// Equation(s):
// \ula|LessThan0~21_cout  = CARRY((\regfile|ReadData1[10]~693_combout  & (\mux_in_2_ALU|saida[10]~491_combout  & !\ula|LessThan0~19_cout )) # (!\regfile|ReadData1[10]~693_combout  & ((\mux_in_2_ALU|saida[10]~491_combout ) # (!\ula|LessThan0~19_cout ))))

	.dataa(\regfile|ReadData1[10]~693_combout ),
	.datab(\mux_in_2_ALU|saida[10]~491_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~19_cout ),
	.combout(),
	.cout(\ula|LessThan0~21_cout ));
// synopsys translate_off
defparam \ula|LessThan0~21 .lut_mask = 16'h004D;
defparam \ula|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
fiftyfivenm_lcell_comb \ula|LessThan0~23 (
// Equation(s):
// \ula|LessThan0~23_cout  = CARRY((\regfile|ReadData1[11]~692_combout  & ((!\ula|LessThan0~21_cout ) # (!\mux_in_2_ALU|saida[11]~469_combout ))) # (!\regfile|ReadData1[11]~692_combout  & (!\mux_in_2_ALU|saida[11]~469_combout  & !\ula|LessThan0~21_cout )))

	.dataa(\regfile|ReadData1[11]~692_combout ),
	.datab(\mux_in_2_ALU|saida[11]~469_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~21_cout ),
	.combout(),
	.cout(\ula|LessThan0~23_cout ));
// synopsys translate_off
defparam \ula|LessThan0~23 .lut_mask = 16'h002B;
defparam \ula|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
fiftyfivenm_lcell_comb \ula|LessThan0~25 (
// Equation(s):
// \ula|LessThan0~25_cout  = CARRY((\mux_in_2_ALU|saida[12]~447_combout  & ((!\ula|LessThan0~23_cout ) # (!\regfile|ReadData1[12]~691_combout ))) # (!\mux_in_2_ALU|saida[12]~447_combout  & (!\regfile|ReadData1[12]~691_combout  & !\ula|LessThan0~23_cout )))

	.dataa(\mux_in_2_ALU|saida[12]~447_combout ),
	.datab(\regfile|ReadData1[12]~691_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~23_cout ),
	.combout(),
	.cout(\ula|LessThan0~25_cout ));
// synopsys translate_off
defparam \ula|LessThan0~25 .lut_mask = 16'h002B;
defparam \ula|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
fiftyfivenm_lcell_comb \ula|LessThan0~27 (
// Equation(s):
// \ula|LessThan0~27_cout  = CARRY((\regfile|ReadData1[13]~690_combout  & ((!\ula|LessThan0~25_cout ) # (!\mux_in_2_ALU|saida[13]~425_combout ))) # (!\regfile|ReadData1[13]~690_combout  & (!\mux_in_2_ALU|saida[13]~425_combout  & !\ula|LessThan0~25_cout )))

	.dataa(\regfile|ReadData1[13]~690_combout ),
	.datab(\mux_in_2_ALU|saida[13]~425_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~25_cout ),
	.combout(),
	.cout(\ula|LessThan0~27_cout ));
// synopsys translate_off
defparam \ula|LessThan0~27 .lut_mask = 16'h002B;
defparam \ula|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
fiftyfivenm_lcell_comb \ula|LessThan0~29 (
// Equation(s):
// \ula|LessThan0~29_cout  = CARRY((\regfile|ReadData1[14]~689_combout  & (\mux_in_2_ALU|saida[14]~403_combout  & !\ula|LessThan0~27_cout )) # (!\regfile|ReadData1[14]~689_combout  & ((\mux_in_2_ALU|saida[14]~403_combout ) # (!\ula|LessThan0~27_cout ))))

	.dataa(\regfile|ReadData1[14]~689_combout ),
	.datab(\mux_in_2_ALU|saida[14]~403_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~27_cout ),
	.combout(),
	.cout(\ula|LessThan0~29_cout ));
// synopsys translate_off
defparam \ula|LessThan0~29 .lut_mask = 16'h004D;
defparam \ula|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
fiftyfivenm_lcell_comb \ula|LessThan0~31 (
// Equation(s):
// \ula|LessThan0~31_cout  = CARRY((\regfile|ReadData1[15]~688_combout  & ((!\ula|LessThan0~29_cout ) # (!\mux_in_2_ALU|saida[15]~381_combout ))) # (!\regfile|ReadData1[15]~688_combout  & (!\mux_in_2_ALU|saida[15]~381_combout  & !\ula|LessThan0~29_cout )))

	.dataa(\regfile|ReadData1[15]~688_combout ),
	.datab(\mux_in_2_ALU|saida[15]~381_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~29_cout ),
	.combout(),
	.cout(\ula|LessThan0~31_cout ));
// synopsys translate_off
defparam \ula|LessThan0~31 .lut_mask = 16'h002B;
defparam \ula|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
fiftyfivenm_lcell_comb \ula|LessThan0~33 (
// Equation(s):
// \ula|LessThan0~33_cout  = CARRY((\regfile|ReadData1[16]~687_combout  & (\mux_in_2_ALU|saida[16]~359_combout  & !\ula|LessThan0~31_cout )) # (!\regfile|ReadData1[16]~687_combout  & ((\mux_in_2_ALU|saida[16]~359_combout ) # (!\ula|LessThan0~31_cout ))))

	.dataa(\regfile|ReadData1[16]~687_combout ),
	.datab(\mux_in_2_ALU|saida[16]~359_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~31_cout ),
	.combout(),
	.cout(\ula|LessThan0~33_cout ));
// synopsys translate_off
defparam \ula|LessThan0~33 .lut_mask = 16'h004D;
defparam \ula|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
fiftyfivenm_lcell_comb \ula|LessThan0~35 (
// Equation(s):
// \ula|LessThan0~35_cout  = CARRY((\mux_in_2_ALU|saida[17]~337_combout  & (\regfile|ReadData1[17]~686_combout  & !\ula|LessThan0~33_cout )) # (!\mux_in_2_ALU|saida[17]~337_combout  & ((\regfile|ReadData1[17]~686_combout ) # (!\ula|LessThan0~33_cout ))))

	.dataa(\mux_in_2_ALU|saida[17]~337_combout ),
	.datab(\regfile|ReadData1[17]~686_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~33_cout ),
	.combout(),
	.cout(\ula|LessThan0~35_cout ));
// synopsys translate_off
defparam \ula|LessThan0~35 .lut_mask = 16'h004D;
defparam \ula|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
fiftyfivenm_lcell_comb \ula|LessThan0~37 (
// Equation(s):
// \ula|LessThan0~37_cout  = CARRY((\mux_in_2_ALU|saida[18]~315_combout  & ((!\ula|LessThan0~35_cout ) # (!\regfile|ReadData1[18]~685_combout ))) # (!\mux_in_2_ALU|saida[18]~315_combout  & (!\regfile|ReadData1[18]~685_combout  & !\ula|LessThan0~35_cout )))

	.dataa(\mux_in_2_ALU|saida[18]~315_combout ),
	.datab(\regfile|ReadData1[18]~685_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~35_cout ),
	.combout(),
	.cout(\ula|LessThan0~37_cout ));
// synopsys translate_off
defparam \ula|LessThan0~37 .lut_mask = 16'h002B;
defparam \ula|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
fiftyfivenm_lcell_comb \ula|LessThan0~39 (
// Equation(s):
// \ula|LessThan0~39_cout  = CARRY((\regfile|ReadData1[19]~684_combout  & ((!\ula|LessThan0~37_cout ) # (!\mux_in_2_ALU|saida[19]~293_combout ))) # (!\regfile|ReadData1[19]~684_combout  & (!\mux_in_2_ALU|saida[19]~293_combout  & !\ula|LessThan0~37_cout )))

	.dataa(\regfile|ReadData1[19]~684_combout ),
	.datab(\mux_in_2_ALU|saida[19]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~37_cout ),
	.combout(),
	.cout(\ula|LessThan0~39_cout ));
// synopsys translate_off
defparam \ula|LessThan0~39 .lut_mask = 16'h002B;
defparam \ula|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
fiftyfivenm_lcell_comb \ula|LessThan0~41 (
// Equation(s):
// \ula|LessThan0~41_cout  = CARRY((\mux_in_2_ALU|saida[20]~271_combout  & ((!\ula|LessThan0~39_cout ) # (!\regfile|ReadData1[20]~683_combout ))) # (!\mux_in_2_ALU|saida[20]~271_combout  & (!\regfile|ReadData1[20]~683_combout  & !\ula|LessThan0~39_cout )))

	.dataa(\mux_in_2_ALU|saida[20]~271_combout ),
	.datab(\regfile|ReadData1[20]~683_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~39_cout ),
	.combout(),
	.cout(\ula|LessThan0~41_cout ));
// synopsys translate_off
defparam \ula|LessThan0~41 .lut_mask = 16'h002B;
defparam \ula|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
fiftyfivenm_lcell_comb \ula|LessThan0~43 (
// Equation(s):
// \ula|LessThan0~43_cout  = CARRY((\regfile|ReadData1[21]~682_combout  & ((!\ula|LessThan0~41_cout ) # (!\mux_in_2_ALU|saida[21]~249_combout ))) # (!\regfile|ReadData1[21]~682_combout  & (!\mux_in_2_ALU|saida[21]~249_combout  & !\ula|LessThan0~41_cout )))

	.dataa(\regfile|ReadData1[21]~682_combout ),
	.datab(\mux_in_2_ALU|saida[21]~249_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~41_cout ),
	.combout(),
	.cout(\ula|LessThan0~43_cout ));
// synopsys translate_off
defparam \ula|LessThan0~43 .lut_mask = 16'h002B;
defparam \ula|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
fiftyfivenm_lcell_comb \ula|LessThan0~45 (
// Equation(s):
// \ula|LessThan0~45_cout  = CARRY((\mux_in_2_ALU|saida[22]~227_combout  & ((!\ula|LessThan0~43_cout ) # (!\regfile|ReadData1[22]~681_combout ))) # (!\mux_in_2_ALU|saida[22]~227_combout  & (!\regfile|ReadData1[22]~681_combout  & !\ula|LessThan0~43_cout )))

	.dataa(\mux_in_2_ALU|saida[22]~227_combout ),
	.datab(\regfile|ReadData1[22]~681_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~43_cout ),
	.combout(),
	.cout(\ula|LessThan0~45_cout ));
// synopsys translate_off
defparam \ula|LessThan0~45 .lut_mask = 16'h002B;
defparam \ula|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
fiftyfivenm_lcell_comb \ula|LessThan0~47 (
// Equation(s):
// \ula|LessThan0~47_cout  = CARRY((\regfile|ReadData1[23]~680_combout  & ((!\ula|LessThan0~45_cout ) # (!\mux_in_2_ALU|saida[23]~205_combout ))) # (!\regfile|ReadData1[23]~680_combout  & (!\mux_in_2_ALU|saida[23]~205_combout  & !\ula|LessThan0~45_cout )))

	.dataa(\regfile|ReadData1[23]~680_combout ),
	.datab(\mux_in_2_ALU|saida[23]~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~45_cout ),
	.combout(),
	.cout(\ula|LessThan0~47_cout ));
// synopsys translate_off
defparam \ula|LessThan0~47 .lut_mask = 16'h002B;
defparam \ula|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
fiftyfivenm_lcell_comb \ula|LessThan0~49 (
// Equation(s):
// \ula|LessThan0~49_cout  = CARRY((\mux_in_2_ALU|saida[24]~183_combout  & ((!\ula|LessThan0~47_cout ) # (!\regfile|ReadData1[24]~679_combout ))) # (!\mux_in_2_ALU|saida[24]~183_combout  & (!\regfile|ReadData1[24]~679_combout  & !\ula|LessThan0~47_cout )))

	.dataa(\mux_in_2_ALU|saida[24]~183_combout ),
	.datab(\regfile|ReadData1[24]~679_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~47_cout ),
	.combout(),
	.cout(\ula|LessThan0~49_cout ));
// synopsys translate_off
defparam \ula|LessThan0~49 .lut_mask = 16'h002B;
defparam \ula|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
fiftyfivenm_lcell_comb \ula|LessThan0~51 (
// Equation(s):
// \ula|LessThan0~51_cout  = CARRY((\regfile|ReadData1[25]~678_combout  & ((!\ula|LessThan0~49_cout ) # (!\mux_in_2_ALU|saida[25]~161_combout ))) # (!\regfile|ReadData1[25]~678_combout  & (!\mux_in_2_ALU|saida[25]~161_combout  & !\ula|LessThan0~49_cout )))

	.dataa(\regfile|ReadData1[25]~678_combout ),
	.datab(\mux_in_2_ALU|saida[25]~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~49_cout ),
	.combout(),
	.cout(\ula|LessThan0~51_cout ));
// synopsys translate_off
defparam \ula|LessThan0~51 .lut_mask = 16'h002B;
defparam \ula|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
fiftyfivenm_lcell_comb \ula|LessThan0~53 (
// Equation(s):
// \ula|LessThan0~53_cout  = CARRY((\mux_in_2_ALU|saida[26]~139_combout  & ((!\ula|LessThan0~51_cout ) # (!\regfile|ReadData1[26]~677_combout ))) # (!\mux_in_2_ALU|saida[26]~139_combout  & (!\regfile|ReadData1[26]~677_combout  & !\ula|LessThan0~51_cout )))

	.dataa(\mux_in_2_ALU|saida[26]~139_combout ),
	.datab(\regfile|ReadData1[26]~677_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~51_cout ),
	.combout(),
	.cout(\ula|LessThan0~53_cout ));
// synopsys translate_off
defparam \ula|LessThan0~53 .lut_mask = 16'h002B;
defparam \ula|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
fiftyfivenm_lcell_comb \ula|LessThan0~55 (
// Equation(s):
// \ula|LessThan0~55_cout  = CARRY((\regfile|ReadData1[27]~676_combout  & ((!\ula|LessThan0~53_cout ) # (!\mux_in_2_ALU|saida[27]~117_combout ))) # (!\regfile|ReadData1[27]~676_combout  & (!\mux_in_2_ALU|saida[27]~117_combout  & !\ula|LessThan0~53_cout )))

	.dataa(\regfile|ReadData1[27]~676_combout ),
	.datab(\mux_in_2_ALU|saida[27]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~53_cout ),
	.combout(),
	.cout(\ula|LessThan0~55_cout ));
// synopsys translate_off
defparam \ula|LessThan0~55 .lut_mask = 16'h002B;
defparam \ula|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
fiftyfivenm_lcell_comb \ula|LessThan0~57 (
// Equation(s):
// \ula|LessThan0~57_cout  = CARRY((\mux_in_2_ALU|saida[28]~95_combout  & ((!\ula|LessThan0~55_cout ) # (!\regfile|ReadData1[28]~675_combout ))) # (!\mux_in_2_ALU|saida[28]~95_combout  & (!\regfile|ReadData1[28]~675_combout  & !\ula|LessThan0~55_cout )))

	.dataa(\mux_in_2_ALU|saida[28]~95_combout ),
	.datab(\regfile|ReadData1[28]~675_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~55_cout ),
	.combout(),
	.cout(\ula|LessThan0~57_cout ));
// synopsys translate_off
defparam \ula|LessThan0~57 .lut_mask = 16'h002B;
defparam \ula|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
fiftyfivenm_lcell_comb \ula|LessThan0~59 (
// Equation(s):
// \ula|LessThan0~59_cout  = CARRY((\regfile|ReadData1[29]~674_combout  & ((!\ula|LessThan0~57_cout ) # (!\mux_in_2_ALU|saida[29]~73_combout ))) # (!\regfile|ReadData1[29]~674_combout  & (!\mux_in_2_ALU|saida[29]~73_combout  & !\ula|LessThan0~57_cout )))

	.dataa(\regfile|ReadData1[29]~674_combout ),
	.datab(\mux_in_2_ALU|saida[29]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~57_cout ),
	.combout(),
	.cout(\ula|LessThan0~59_cout ));
// synopsys translate_off
defparam \ula|LessThan0~59 .lut_mask = 16'h002B;
defparam \ula|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
fiftyfivenm_lcell_comb \ula|LessThan0~61 (
// Equation(s):
// \ula|LessThan0~61_cout  = CARRY((\mux_in_2_ALU|saida[30]~51_combout  & ((!\ula|LessThan0~59_cout ) # (!\regfile|ReadData1[30]~673_combout ))) # (!\mux_in_2_ALU|saida[30]~51_combout  & (!\regfile|ReadData1[30]~673_combout  & !\ula|LessThan0~59_cout )))

	.dataa(\mux_in_2_ALU|saida[30]~51_combout ),
	.datab(\regfile|ReadData1[30]~673_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|LessThan0~59_cout ),
	.combout(),
	.cout(\ula|LessThan0~61_cout ));
// synopsys translate_off
defparam \ula|LessThan0~61 .lut_mask = 16'h002B;
defparam \ula|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
fiftyfivenm_lcell_comb \ula|LessThan0~62 (
// Equation(s):
// \ula|LessThan0~62_combout  = (\mux_in_2_ALU|saida[31]~29_combout  & (\ula|LessThan0~61_cout  & \regfile|ReadData1[31]~20_combout )) # (!\mux_in_2_ALU|saida[31]~29_combout  & ((\ula|LessThan0~61_cout ) # (\regfile|ReadData1[31]~20_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[31]~29_combout ),
	.datac(gnd),
	.datad(\regfile|ReadData1[31]~20_combout ),
	.cin(\ula|LessThan0~61_cout ),
	.combout(\ula|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|LessThan0~62 .lut_mask = 16'hF330;
defparam \ula|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
fiftyfivenm_lcell_comb \ula|Mux31~10 (
// Equation(s):
// \ula|Mux31~10_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula|Mux31~9_combout  & (\ula|LessThan1~62_combout )) # (!\ula|Mux31~9_combout  & ((\ula|LessThan0~62_combout ))))) # (!\ula_ctrl|Mux3~12_combout  & (\ula|Mux31~9_combout ))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula|Mux31~9_combout ),
	.datac(\ula|LessThan1~62_combout ),
	.datad(\ula|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~10 .lut_mask = 16'hE6C4;
defparam \ula|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
fiftyfivenm_lcell_comb \ula|ShiftLeft1~6 (
// Equation(s):
// \ula|ShiftLeft1~6_combout  = (\ula|ShiftLeft1~4_combout  & (((\ula|ShiftLeft1~5_combout  & !\imen|memoria_ROM~125_combout )) # (!\pc|PC [6])))

	.dataa(\ula|ShiftLeft1~5_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|ShiftLeft1~4_combout ),
	.datad(\imen|memoria_ROM~125_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~6 .lut_mask = 16'h30B0;
defparam \ula|ShiftLeft1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
fiftyfivenm_lcell_comb \ula|Mux31~6 (
// Equation(s):
// \ula|Mux31~6_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftLeft1~6_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (\ula|Add1~0_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~0_combout ),
	.datad(\ula|ShiftLeft1~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~6 .lut_mask = 16'hBA98;
defparam \ula|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
fiftyfivenm_lcell_comb \ula|Mux31~7 (
// Equation(s):
// \ula|Mux31~7_combout  = (\ula|ShiftLeft1~4_combout  & ((\ula|Mux31~6_combout ) # ((\ula_ctrl|Mux0~9_combout  & \mux_in_2_ALU|saida[0]~668_combout )))) # (!\ula|ShiftLeft1~4_combout  & (\ula|Mux31~6_combout  & ((\mux_in_2_ALU|saida[0]~668_combout ) # 
// (!\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula|ShiftLeft1~4_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|Mux31~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~7 .lut_mask = 16'hFB80;
defparam \ula|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
fiftyfivenm_lcell_comb \ula|ShiftRight2~3 (
// Equation(s):
// \ula|ShiftRight2~3_combout  = (\imen|memoria_ROM~95_combout  & (\imen|memoria_ROM~92_combout )) # (!\imen|memoria_ROM~95_combout  & ((\imen|memoria_ROM~92_combout  & ((\regfile|ReadData1[2]~168_combout ))) # (!\imen|memoria_ROM~92_combout  & 
// (\regfile|ReadData1[0]~147_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[0]~147_combout ),
	.datad(\regfile|ReadData1[2]~168_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~3 .lut_mask = 16'hDC98;
defparam \ula|ShiftRight2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
fiftyfivenm_lcell_comb \ula|ShiftRight2~4 (
// Equation(s):
// \ula|ShiftRight2~4_combout  = (\imen|memoria_ROM~95_combout  & ((\ula|ShiftRight2~3_combout  & (\regfile|ReadData1[3]~126_combout )) # (!\ula|ShiftRight2~3_combout  & ((\regfile|ReadData1[1]~105_combout ))))) # (!\imen|memoria_ROM~95_combout  & 
// (((\ula|ShiftRight2~3_combout ))))

	.dataa(\regfile|ReadData1[3]~126_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[1]~105_combout ),
	.datad(\ula|ShiftRight2~3_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~4 .lut_mask = 16'hBBC0;
defparam \ula|ShiftRight2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
fiftyfivenm_lcell_comb \ula|ShiftRight2~5 (
// Equation(s):
// \ula|ShiftRight2~5_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~84_combout  & (\ula|ShiftRight2~4_combout )) # (!\imen|memoria_ROM~84_combout  & ((\ula|ShiftRight2~2_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula|ShiftRight2~4_combout ),
	.datad(\ula|ShiftRight2~2_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~5 .lut_mask = 16'h5140;
defparam \ula|ShiftRight2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
fiftyfivenm_lcell_comb \ula|Mux31~4 (
// Equation(s):
// \ula|Mux31~4_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|ShiftLeft1~4_combout  & ((\ula|Mux31~3_combout )))) # (!\ula_ctrl|Mux0~9_combout  & ((\ula|ShiftRight2~5_combout ) # ((\ula|ShiftLeft1~4_combout  & \ula|Mux31~3_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula|ShiftLeft1~4_combout ),
	.datac(\ula|ShiftRight2~5_combout ),
	.datad(\ula|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~4 .lut_mask = 16'hDC50;
defparam \ula|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
fiftyfivenm_lcell_comb \ula|Mux31~5 (
// Equation(s):
// \ula|Mux31~5_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\ula|Mux31~4_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (\ula|Add0~0_combout )))) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & (\ula|Add0~0_combout 
// )) # (!\ula_ctrl|Mux3~12_combout  & ((\ula|Mux31~4_combout )))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|Add0~0_combout ),
	.datad(\ula|Mux31~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~5 .lut_mask = 16'hF960;
defparam \ula|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
fiftyfivenm_lcell_comb \ula|Mux31~8 (
// Equation(s):
// \ula|Mux31~8_combout  = (\ula_ctrl|Mux2~11_combout  & (((\ula_ctrl|Mux1~13_combout ) # (\ula|Mux31~5_combout )))) # (!\ula_ctrl|Mux2~11_combout  & (\ula|Mux31~7_combout  & (!\ula_ctrl|Mux1~13_combout )))

	.dataa(\ula|Mux31~7_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula_ctrl|Mux1~13_combout ),
	.datad(\ula|Mux31~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~8 .lut_mask = 16'hCEC2;
defparam \ula|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~4 (
// Equation(s):
// \ula|ShiftRight1~4_combout  = (\regfile|ReadData1[31]~20_combout  & ((\ula|ShiftLeft0~4_combout ) # (\ula|ShiftLeft0~8_combout )))

	.dataa(\ula|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~8_combout ),
	.datad(\regfile|ReadData1[31]~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~4 .lut_mask = 16'hFA00;
defparam \ula|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~25 (
// Equation(s):
// \ula|ShiftRight0~25_combout  = (!\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[2]~168_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[0]~147_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\regfile|ReadData1[0]~147_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[2]~168_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~25 .lut_mask = 16'h5404;
defparam \ula|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~22 (
// Equation(s):
// \ula|ShiftRight0~22_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[11]~357_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[9]~378_combout ))

	.dataa(\regfile|ReadData1[9]~378_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[11]~357_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~22 .lut_mask = 16'hFA0A;
defparam \ula|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
fiftyfivenm_lcell_comb \ula|ShiftRight0~23 (
// Equation(s):
// \ula|ShiftRight0~23_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[10]~399_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[8]~420_combout ))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(\regfile|ReadData1[8]~420_combout ),
	.datac(gnd),
	.datad(\regfile|ReadData1[10]~399_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~23 .lut_mask = 16'hEE44;
defparam \ula|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~24 (
// Equation(s):
// \ula|ShiftRight0~24_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~22_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~23_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftRight0~22_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~24 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~26 (
// Equation(s):
// \ula|ShiftRight0~26_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[3]~126_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[1]~105_combout ))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\regfile|ReadData1[1]~105_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[3]~126_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~26 .lut_mask = 16'hA808;
defparam \ula|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
fiftyfivenm_lcell_comb \ula|ShiftRight0~27 (
// Equation(s):
// \ula|ShiftRight0~27_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & (((\ula|ShiftRight0~24_combout )))) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~25_combout ) # ((\ula|ShiftRight0~26_combout ))))

	.dataa(\ula|ShiftRight0~25_combout ),
	.datab(\ula|ShiftRight0~24_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~27 .lut_mask = 16'hCFCA;
defparam \ula|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~19 (
// Equation(s):
// \ula|ShiftRight0~19_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[6]~315_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[4]~336_combout )))

	.dataa(gnd),
	.datab(\regfile|ReadData1[6]~315_combout ),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[4]~336_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~19 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~18 (
// Equation(s):
// \ula|ShiftRight0~18_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[7]~273_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[5]~294_combout ))

	.dataa(\regfile|ReadData1[5]~294_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[7]~273_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~18 .lut_mask = 16'hF0AA;
defparam \ula|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~20 (
// Equation(s):
// \ula|ShiftRight0~20_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~18_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~19_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight0~19_combout ),
	.datad(\ula|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~20 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~16 (
// Equation(s):
// \ula|ShiftRight0~16_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[14]~231_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[12]~252_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[14]~231_combout ),
	.datad(\regfile|ReadData1[12]~252_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~16 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~17 (
// Equation(s):
// \ula|ShiftRight0~17_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~15_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~16_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftRight0~15_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~17 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~21 (
// Equation(s):
// \ula|ShiftRight0~21_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~17_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~20_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftRight0~20_combout ),
	.datad(\ula|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~21 .lut_mask = 16'hA820;
defparam \ula|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~28 (
// Equation(s):
// \ula|ShiftRight0~28_combout  = (!\mux_in_2_ALU|saida[4]~712_combout  & ((\ula|ShiftRight0~21_combout ) # ((!\mux_in_2_ALU|saida[2]~644_combout  & \ula|ShiftRight0~27_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula|ShiftRight0~27_combout ),
	.datad(\ula|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~28 .lut_mask = 16'h3310;
defparam \ula|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~43 (
// Equation(s):
// \ula|ShiftRight0~43_combout  = (\ula|ShiftRight0~14_combout  & ((\ula|ShiftRight0~28_combout ) # ((\mux_in_2_ALU|saida[4]~712_combout  & \ula|ShiftRight0~42_combout ))))

	.dataa(\mux_in_2_ALU|saida[4]~712_combout ),
	.datab(\ula|ShiftRight0~28_combout ),
	.datac(\ula|ShiftRight0~42_combout ),
	.datad(\ula|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~43 .lut_mask = 16'hEC00;
defparam \ula|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[0]~612 (
// Equation(s):
// \mux_in_2_ALU|saida[0]~612_combout  = (\mux_in_2_ALU|saida[0]~611_combout  & ((\mux_in_2_ALU|saida[31]~713_combout ) # ((\imen|memoria_ROM~117_combout  & \uc|WideOr0~2_combout )))) # (!\mux_in_2_ALU|saida[0]~611_combout  & (\imen|memoria_ROM~117_combout  
// & (\uc|WideOr0~2_combout )))

	.dataa(\mux_in_2_ALU|saida[0]~611_combout ),
	.datab(\imen|memoria_ROM~117_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\mux_in_2_ALU|saida[31]~713_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[0]~612_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[0]~612 .lut_mask = 16'hEAC0;
defparam \mux_in_2_ALU|saida[0]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
fiftyfivenm_lcell_comb \ula|result~0 (
// Equation(s):
// \ula|result~0_combout  = (\mux_in_2_ALU|saida[0]~612_combout ) # ((\ula|ShiftLeft1~4_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[0]~622_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[0]~622_combout ),
	.datac(\mux_in_2_ALU|saida[0]~612_combout ),
	.datad(\ula|ShiftLeft1~4_combout ),
	.cin(gnd),
	.combout(\ula|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~0 .lut_mask = 16'hFFF8;
defparam \ula|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
fiftyfivenm_lcell_comb \ula|Mux31~0 (
// Equation(s):
// \ula|Mux31~0_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftRight2~5_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & ((!\ula|result~0_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight2~5_combout ),
	.datad(\ula|result~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~0 .lut_mask = 16'hA8B9;
defparam \ula|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
fiftyfivenm_lcell_comb \ula|Mux31~1 (
// Equation(s):
// \ula|Mux31~1_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|ShiftRight0~43_combout ) # ((\ula|ShiftRight1~4_combout  & \ula|Mux31~0_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux31~0_combout ))))

	.dataa(\ula|ShiftRight1~4_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight0~43_combout ),
	.datad(\ula|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~1 .lut_mask = 16'hFBC0;
defparam \ula|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
fiftyfivenm_lcell_comb \ula|Mux31~11 (
// Equation(s):
// \ula|Mux31~11_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux31~8_combout  & (\ula|Mux31~10_combout )) # (!\ula|Mux31~8_combout  & ((\ula|Mux31~1_combout ))))) # (!\ula_ctrl|Mux1~13_combout  & (((\ula|Mux31~8_combout ))))

	.dataa(\ula|Mux31~10_combout ),
	.datab(\ula_ctrl|Mux1~13_combout ),
	.datac(\ula|Mux31~8_combout ),
	.datad(\ula|Mux31~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~11 .lut_mask = 16'hBCB0;
defparam \ula|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[0]~95 (
// Equation(s):
// \mux_valor_write_data|saida[0]~95_combout  = (\ula|Mux31~11_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux31~11_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[0]~95 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N15
dffeas \regfile|regs[19][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[0]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[19][0] .is_wysiwyg = "true";
defparam \regfile|regs[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~134 (
// Equation(s):
// \regfile|ReadData1[0]~134_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[31][0]~q ))) # (!\imen|memoria_ROM~7_combout  & (\regfile|regs[23][0]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[23][0]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[31][0]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~134_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~134 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[0]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~135 (
// Equation(s):
// \regfile|ReadData1[0]~135_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[0]~134_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[0]~134_combout  & ((\regfile|regs[27][0]~q ))) # (!\regfile|ReadData1[0]~134_combout  & 
// (\regfile|regs[19][0]~q ))))

	.dataa(\regfile|regs[19][0]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[27][0]~q ),
	.datad(\regfile|ReadData1[0]~134_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~135_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~135 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[0]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~129 (
// Equation(s):
// \regfile|ReadData1[0]~129_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][0]~q ) # ((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (((\regfile|regs[18][0]~q  & !\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[26][0]~q ),
	.datab(\regfile|regs[18][0]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~129_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~129 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[0]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~130 (
// Equation(s):
// \regfile|ReadData1[0]~130_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[0]~129_combout  & (\regfile|regs[30][0]~q )) # (!\regfile|ReadData1[0]~129_combout  & ((\regfile|regs[22][0]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[0]~129_combout ))))

	.dataa(\regfile|regs[30][0]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][0]~q ),
	.datad(\regfile|ReadData1[0]~129_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~130_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~130 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[0]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~131 (
// Equation(s):
// \regfile|ReadData1[0]~131_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout ) # (\regfile|regs[24][0]~q )))) # (!\imen|memoria_ROM~7_combout  & (\regfile|regs[16][0]~q  & (!\imen|memoria_ROM~2_combout )))

	.dataa(\regfile|regs[16][0]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|regs[24][0]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~131_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~131 .lut_mask = 16'hCEC2;
defparam \regfile|ReadData1[0]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~132 (
// Equation(s):
// \regfile|ReadData1[0]~132_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[0]~131_combout  & ((\regfile|regs[28][0]~q ))) # (!\regfile|ReadData1[0]~131_combout  & (\regfile|regs[20][0]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[0]~131_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[20][0]~q ),
	.datac(\regfile|regs[28][0]~q ),
	.datad(\regfile|ReadData1[0]~131_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~132_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~132 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[0]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~133 (
// Equation(s):
// \regfile|ReadData1[0]~133_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[0]~130_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[0]~132_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[0]~130_combout ),
	.datad(\regfile|ReadData1[0]~132_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~133_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~133 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[0]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~127 (
// Equation(s):
// \regfile|ReadData1[0]~127_combout  = (\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[29][0]~q )) # (!\imen|memoria_ROM~7_combout  & ((\regfile|regs[21][0]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[29][0]~q ),
	.datab(\regfile|regs[21][0]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~127_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~127 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[0]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~128 (
// Equation(s):
// \regfile|ReadData1[0]~128_combout  = (\regfile|ReadData1[0]~127_combout  & ((\regfile|regs[25][0]~q ) # ((\imen|memoria_ROM~2_combout )))) # (!\regfile|ReadData1[0]~127_combout  & (((!\imen|memoria_ROM~2_combout  & \regfile|regs[17][0]~q ))))

	.dataa(\regfile|ReadData1[0]~127_combout ),
	.datab(\regfile|regs[25][0]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|regs[17][0]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~128_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~128 .lut_mask = 16'hADA8;
defparam \regfile|ReadData1[0]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~136 (
// Equation(s):
// \regfile|ReadData1[0]~136_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[0]~133_combout  & (\regfile|ReadData1[0]~135_combout )) # (!\regfile|ReadData1[0]~133_combout  & ((\regfile|ReadData1[0]~128_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[0]~133_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|ReadData1[0]~135_combout ),
	.datac(\regfile|ReadData1[0]~133_combout ),
	.datad(\regfile|ReadData1[0]~128_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~136_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~136 .lut_mask = 16'hDAD0;
defparam \regfile|ReadData1[0]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft1~4 (
// Equation(s):
// \ula|ShiftLeft1~4_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[0]~136_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[0]~146_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[0]~136_combout ),
	.datad(\regfile|ReadData1[0]~146_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~4 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
fiftyfivenm_lcell_comb \ula|Add1~2 (
// Equation(s):
// \ula|Add1~2_combout  = (\regfile|ReadData1[1]~702_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & (!\ula|Add1~1 )) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\ula|Add1~1  & VCC)))) # (!\regfile|ReadData1[1]~702_combout  & 
// ((\mux_in_2_ALU|saida[1]~666_combout  & ((\ula|Add1~1 ) # (GND))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (!\ula|Add1~1 ))))
// \ula|Add1~3  = CARRY((\regfile|ReadData1[1]~702_combout  & (\mux_in_2_ALU|saida[1]~666_combout  & !\ula|Add1~1 )) # (!\regfile|ReadData1[1]~702_combout  & ((\mux_in_2_ALU|saida[1]~666_combout ) # (!\ula|Add1~1 ))))

	.dataa(\regfile|ReadData1[1]~702_combout ),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~1 ),
	.combout(\ula|Add1~2_combout ),
	.cout(\ula|Add1~3 ));
// synopsys translate_off
defparam \ula|Add1~2 .lut_mask = 16'h694D;
defparam \ula|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
fiftyfivenm_lcell_comb \ula|Mux30~7 (
// Equation(s):
// \ula|Mux30~7_combout  = (!\ula_ctrl|Mux3~12_combout  & (\ula|Add1~2_combout  & \ula_ctrl|Mux0~9_combout ))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|Add1~2_combout ),
	.datad(\ula_ctrl|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~7 .lut_mask = 16'h3000;
defparam \ula|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
fiftyfivenm_lcell_comb \ula|result~1 (
// Equation(s):
// \ula|result~1_combout  = (\regfile|ReadData1[1]~702_combout ) # ((\mux_in_2_ALU|saida[1]~655_combout ) # ((\mux_in_2_ALU|saida[1]~665_combout  & \mux_in_2_ALU|saida[31]~16_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~665_combout ),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\regfile|ReadData1[1]~702_combout ),
	.datad(\mux_in_2_ALU|saida[1]~655_combout ),
	.cin(gnd),
	.combout(\ula|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~1 .lut_mask = 16'hFFF8;
defparam \ula|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
fiftyfivenm_lcell_comb \ula|ShiftRight3~1 (
// Equation(s):
// \ula|ShiftRight3~1_combout  = (!\imen|memoria_ROM~84_combout  & ((\imen|memoria_ROM~92_combout  & ((\regfile|ReadData1[31]~21_combout ))) # (!\imen|memoria_ROM~92_combout  & (\ula|ShiftRight3~0_combout ))))

	.dataa(\ula|ShiftRight3~0_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\regfile|ReadData1[31]~21_combout ),
	.datad(\imen|memoria_ROM~92_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~1 .lut_mask = 16'h3022;
defparam \ula|ShiftRight3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
fiftyfivenm_lcell_comb \ula|ShiftRight2~6 (
// Equation(s):
// \ula|ShiftRight2~6_combout  = (\imen|memoria_ROM~95_combout  & (((\imen|memoria_ROM~92_combout )))) # (!\imen|memoria_ROM~95_combout  & ((\imen|memoria_ROM~92_combout  & (\regfile|ReadData1[3]~126_combout )) # (!\imen|memoria_ROM~92_combout  & 
// ((\regfile|ReadData1[1]~105_combout )))))

	.dataa(\regfile|ReadData1[3]~126_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[1]~105_combout ),
	.datad(\imen|memoria_ROM~92_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~6 .lut_mask = 16'hEE30;
defparam \ula|ShiftRight2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
fiftyfivenm_lcell_comb \ula|ShiftRight2~7 (
// Equation(s):
// \ula|ShiftRight2~7_combout  = (\ula|ShiftRight2~6_combout  & (((\regfile|ReadData1[4]~336_combout )) # (!\imen|memoria_ROM~95_combout ))) # (!\ula|ShiftRight2~6_combout  & (\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[2]~168_combout ))))

	.dataa(\ula|ShiftRight2~6_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[4]~336_combout ),
	.datad(\regfile|ReadData1[2]~168_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~7 .lut_mask = 16'hE6A2;
defparam \ula|ShiftRight2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
fiftyfivenm_lcell_comb \ula|ShiftRight3~2 (
// Equation(s):
// \ula|ShiftRight3~2_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight3~1_combout ) # ((\imen|memoria_ROM~84_combout  & \ula|ShiftRight2~7_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight3~1_combout ),
	.datad(\ula|ShiftRight2~7_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~2 .lut_mask = 16'h3230;
defparam \ula|ShiftRight3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
fiftyfivenm_lcell_comb \ula|Mux30~0 (
// Equation(s):
// \ula|Mux30~0_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight3~2_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|result~1_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~1_combout ),
	.datad(\ula|ShiftRight3~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~0 .lut_mask = 16'hCD89;
defparam \ula|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
fiftyfivenm_lcell_comb \ula|ShiftRight1~7 (
// Equation(s):
// \ula|ShiftRight1~7_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[12]~252_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[10]~399_combout ))

	.dataa(\regfile|ReadData1[10]~399_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[1]~666_combout ),
	.datad(\regfile|ReadData1[12]~252_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~7 .lut_mask = 16'hFA0A;
defparam \ula|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~50 (
// Equation(s):
// \ula|ShiftRight0~50_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~7_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~22_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftRight1~7_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~50 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~48 (
// Equation(s):
// \ula|ShiftRight0~48_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[4]~336_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[2]~168_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\regfile|ReadData1[4]~336_combout ),
	.datad(\regfile|ReadData1[2]~168_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~48 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~47 (
// Equation(s):
// \ula|ShiftRight0~47_combout  = (!\mux_in_2_ALU|saida[0]~668_combout  & ((\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[3]~126_combout ))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[1]~105_combout ))))

	.dataa(\regfile|ReadData1[1]~105_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\regfile|ReadData1[3]~126_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~47 .lut_mask = 16'h3022;
defparam \ula|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~49 (
// Equation(s):
// \ula|ShiftRight0~49_combout  = (\ula|ShiftRight1~75_combout  & ((\ula|ShiftRight0~47_combout ) # ((\ula|ShiftRight0~48_combout  & \mux_in_2_ALU|saida[0]~668_combout ))))

	.dataa(\ula|ShiftRight0~48_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight0~47_combout ),
	.datad(\ula|ShiftRight1~75_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~49 .lut_mask = 16'hF800;
defparam \ula|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~51 (
// Equation(s):
// \ula|ShiftRight0~51_combout  = (\ula|ShiftRight0~49_combout ) # ((!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~50_combout  & \mux_in_2_ALU|saida[3]~690_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftRight0~50_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~51 .lut_mask = 16'hFF40;
defparam \ula|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
fiftyfivenm_lcell_comb \ula|ShiftRight1~6 (
// Equation(s):
// \ula|ShiftRight1~6_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[8]~420_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[6]~315_combout )))

	.dataa(\regfile|ReadData1[8]~420_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[6]~315_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~6 .lut_mask = 16'hAAF0;
defparam \ula|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~45 (
// Equation(s):
// \ula|ShiftRight0~45_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~6_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~18_combout )))

	.dataa(gnd),
	.datab(\ula|ShiftRight1~6_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~45 .lut_mask = 16'hCFC0;
defparam \ula|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~46 (
// Equation(s):
// \ula|ShiftRight0~46_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight0~44_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight0~45_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftRight0~45_combout ),
	.datad(\ula|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~46 .lut_mask = 16'hA820;
defparam \ula|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
fiftyfivenm_lcell_comb \ula|ShiftRight0~52 (
// Equation(s):
// \ula|ShiftRight0~52_combout  = (!\regfile|Equal1~1_combout  & (\ula|ShiftLeft0~9_combout  & ((\ula|ShiftRight0~51_combout ) # (\ula|ShiftRight0~46_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftLeft0~9_combout ),
	.datac(\ula|ShiftRight0~51_combout ),
	.datad(\ula|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~52 .lut_mask = 16'h4440;
defparam \ula|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~62 (
// Equation(s):
// \ula|ShiftRight0~62_combout  = (\ula|ShiftRight0~52_combout ) # ((!\ula|ShiftLeft0~10_combout  & (\mux_in_2_ALU|saida[4]~712_combout  & \ula|ShiftRight0~61_combout )))

	.dataa(\ula|ShiftLeft0~10_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula|ShiftRight0~61_combout ),
	.datad(\ula|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~62 .lut_mask = 16'hFF40;
defparam \ula|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
fiftyfivenm_lcell_comb \ula|ShiftRight1~16 (
// Equation(s):
// \ula|ShiftRight1~16_combout  = (!\ula|ShiftLeft0~8_combout  & (\mux_in_2_ALU|saida[4]~712_combout  & (!\ula|ShiftLeft0~4_combout  & !\regfile|Equal1~1_combout )))

	.dataa(\ula|ShiftLeft0~8_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula|ShiftLeft0~4_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~16 .lut_mask = 16'h0004;
defparam \ula|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
fiftyfivenm_lcell_comb \ula|ShiftRight1~15 (
// Equation(s):
// \ula|ShiftRight1~15_combout  = (\ula|ShiftRight1~12_combout ) # ((\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight1~14_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftRight1~12_combout ),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftRight1~14_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~15 .lut_mask = 16'hFCCC;
defparam \ula|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
fiftyfivenm_lcell_comb \ula|ShiftRight1~17 (
// Equation(s):
// \ula|ShiftRight1~17_combout  = (\ula|ShiftRight0~52_combout ) # ((\ula|ShiftRight1~4_combout ) # ((\ula|ShiftRight1~16_combout  & \ula|ShiftRight1~15_combout )))

	.dataa(\ula|ShiftRight0~52_combout ),
	.datab(\ula|ShiftRight1~4_combout ),
	.datac(\ula|ShiftRight1~16_combout ),
	.datad(\ula|ShiftRight1~15_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~17 .lut_mask = 16'hFEEE;
defparam \ula|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
fiftyfivenm_lcell_comb \ula|Mux30~1 (
// Equation(s):
// \ula|Mux30~1_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux30~0_combout  & ((\ula|ShiftRight1~17_combout ))) # (!\ula|Mux30~0_combout  & (\ula|ShiftRight0~62_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (\ula|Mux30~0_combout ))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula|Mux30~0_combout ),
	.datac(\ula|ShiftRight0~62_combout ),
	.datad(\ula|ShiftRight1~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~1 .lut_mask = 16'hEC64;
defparam \ula|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft1~9 (
// Equation(s):
// \ula|ShiftLeft1~9_combout  = (!\ula|ShiftLeft1~8_combout  & ((\imen|memoria_ROM~95_combout  & ((\ula|ShiftLeft1~4_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[1]~702_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\ula|ShiftLeft1~8_combout ),
	.datac(\regfile|ReadData1[1]~702_combout ),
	.datad(\ula|ShiftLeft1~4_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~9 .lut_mask = 16'h3210;
defparam \ula|ShiftLeft1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
fiftyfivenm_lcell_comb \ula|Mux30~4 (
// Equation(s):
// \ula|Mux30~4_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftLeft1~9_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & ((\ula|Add1~2_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftLeft1~9_combout ),
	.datad(\ula|Add1~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~4 .lut_mask = 16'hB9A8;
defparam \ula|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
fiftyfivenm_lcell_comb \ula|Mux30~5 (
// Equation(s):
// \ula|Mux30~5_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & ((\ula|Mux30~4_combout ) # ((\ula_ctrl|Mux0~9_combout  & \regfile|ReadData1[1]~702_combout )))) # (!\mux_in_2_ALU|saida[1]~666_combout  & (\ula|Mux30~4_combout  & 
// ((\regfile|ReadData1[1]~702_combout ) # (!\ula_ctrl|Mux0~9_combout ))))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\regfile|ReadData1[1]~702_combout ),
	.datad(\ula|Mux30~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~5 .lut_mask = 16'hFB80;
defparam \ula|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~13 (
// Equation(s):
// \ula|ShiftLeft0~13_combout  = (!\ula|ShiftLeft0~12_combout  & (\ula|ShiftLeft0~9_combout  & \ula|ShiftLeft0~11_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftLeft0~12_combout ),
	.datac(\ula|ShiftLeft0~9_combout ),
	.datad(\ula|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~13 .lut_mask = 16'h3000;
defparam \ula|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
fiftyfivenm_lcell_comb \ula|result~2 (
// Equation(s):
// \ula|result~2_combout  = \regfile|ReadData1[1]~702_combout  $ (((\mux_in_2_ALU|saida[1]~655_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[1]~665_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\regfile|ReadData1[1]~702_combout ),
	.datac(\mux_in_2_ALU|saida[1]~655_combout ),
	.datad(\mux_in_2_ALU|saida[1]~665_combout ),
	.cin(gnd),
	.combout(\ula|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~2 .lut_mask = 16'h363C;
defparam \ula|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
fiftyfivenm_lcell_comb \ula|ShiftRight2~8 (
// Equation(s):
// \ula|ShiftRight2~8_combout  = (\imen|memoria_ROM~92_combout  & !\imen|memoria_ROM~95_combout )

	.dataa(gnd),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~95_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~8 .lut_mask = 16'h00CC;
defparam \ula|ShiftRight2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
fiftyfivenm_lcell_comb \ula|ShiftRight2~9 (
// Equation(s):
// \ula|ShiftRight2~9_combout  = (!\imen|memoria_ROM~84_combout  & \regfile|ReadData1[31]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\regfile|ReadData1[31]~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~9 .lut_mask = 16'h0F00;
defparam \ula|ShiftRight2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
fiftyfivenm_lcell_comb \ula|ShiftRight2~10 (
// Equation(s):
// \ula|ShiftRight2~10_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftRight2~7_combout ) # ((\ula|ShiftRight2~8_combout  & \ula|ShiftRight2~9_combout )))) # (!\ula|ShiftLeft1~7_combout  & (\ula|ShiftRight2~8_combout  & (\ula|ShiftRight2~9_combout )))

	.dataa(\ula|ShiftLeft1~7_combout ),
	.datab(\ula|ShiftRight2~8_combout ),
	.datac(\ula|ShiftRight2~9_combout ),
	.datad(\ula|ShiftRight2~7_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~10 .lut_mask = 16'hEAC0;
defparam \ula|ShiftRight2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
fiftyfivenm_lcell_comb \ula|ShiftRight2~11 (
// Equation(s):
// \ula|ShiftRight2~11_combout  = (\ula|ShiftRight2~10_combout ) # ((\ula|ShiftRight3~3_combout  & (!\imen|memoria_ROM~92_combout  & !\imen|memoria_ROM~84_combout )))

	.dataa(\ula|ShiftRight3~3_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|ShiftRight2~10_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~11 .lut_mask = 16'hFF02;
defparam \ula|ShiftRight2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
fiftyfivenm_lcell_comb \ula|Mux30~2 (
// Equation(s):
// \ula|Mux30~2_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & (\ula|result~2_combout )) # (!\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight2~11_combout )))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~2_combout ),
	.datad(\ula|ShiftRight2~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~2 .lut_mask = 16'hD9C8;
defparam \ula|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
fiftyfivenm_lcell_comb \ula|Mux30~3 (
// Equation(s):
// \ula|Mux30~3_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux30~2_combout  & (\ula|ShiftLeft0~13_combout )) # (!\ula|Mux30~2_combout  & ((\ula|Add0~2_combout ))))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux30~2_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula|ShiftLeft0~13_combout ),
	.datac(\ula|Add0~2_combout ),
	.datad(\ula|Mux30~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~3 .lut_mask = 16'hDDA0;
defparam \ula|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
fiftyfivenm_lcell_comb \ula|Mux30~6 (
// Equation(s):
// \ula|Mux30~6_combout  = (\ula_ctrl|Mux1~13_combout  & (\ula_ctrl|Mux2~11_combout )) # (!\ula_ctrl|Mux1~13_combout  & ((\ula_ctrl|Mux2~11_combout  & ((\ula|Mux30~3_combout ))) # (!\ula_ctrl|Mux2~11_combout  & (\ula|Mux30~5_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula|Mux30~5_combout ),
	.datad(\ula|Mux30~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~6 .lut_mask = 16'hDC98;
defparam \ula|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
fiftyfivenm_lcell_comb \ula|Mux30~8 (
// Equation(s):
// \ula|Mux30~8_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux30~6_combout  & (\ula|Mux30~7_combout )) # (!\ula|Mux30~6_combout  & ((\ula|Mux30~1_combout ))))) # (!\ula_ctrl|Mux1~13_combout  & (((\ula|Mux30~6_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula|Mux30~7_combout ),
	.datac(\ula|Mux30~1_combout ),
	.datad(\ula|Mux30~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~8 .lut_mask = 16'hDDA0;
defparam \ula|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[1]~93 (
// Equation(s):
// \mux_valor_write_data|saida[1]~93_combout  = (\ula|Mux30~8_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux30~8_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[1]~93 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \regfile|regs[15][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[1]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][1] .is_wysiwyg = "true";
defparam \regfile|regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~102 (
// Equation(s):
// \regfile|ReadData1[1]~102_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][1]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][1]~q ))))

	.dataa(\regfile|regs[12][1]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][1]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~102_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~102 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[1]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~103 (
// Equation(s):
// \regfile|ReadData1[1]~103_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[1]~102_combout  & (\regfile|regs[15][1]~q )) # (!\regfile|ReadData1[1]~102_combout  & ((\regfile|regs[14][1]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[1]~102_combout ))))

	.dataa(\regfile|regs[15][1]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[14][1]~q ),
	.datad(\regfile|ReadData1[1]~102_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~103_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~103 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[1]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~95 (
// Equation(s):
// \regfile|ReadData1[1]~95_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & (\regfile|regs[5][1]~q )) # (!\imen|memoria_ROM~11_combout  & 
// ((\regfile|regs[4][1]~q )))))

	.dataa(\regfile|regs[5][1]~q ),
	.datab(\regfile|regs[4][1]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~95 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~96 (
// Equation(s):
// \regfile|ReadData1[1]~96_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[1]~95_combout  & ((\regfile|regs[7][1]~q ))) # (!\regfile|ReadData1[1]~95_combout  & (\regfile|regs[6][1]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[1]~95_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[6][1]~q ),
	.datac(\regfile|regs[7][1]~q ),
	.datad(\regfile|ReadData1[1]~95_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~96 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~99 (
// Equation(s):
// \regfile|ReadData1[1]~99_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][1]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][1]~q ))

	.dataa(\regfile|regs[1][1]~q ),
	.datab(gnd),
	.datac(\regfile|regs[3][1]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~99 .lut_mask = 16'hF0AA;
defparam \regfile|ReadData1[1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~100 (
// Equation(s):
// \regfile|ReadData1[1]~100_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[1]~99_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][1]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][1]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[1]~99_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~100_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~100 .lut_mask = 16'hF088;
defparam \regfile|ReadData1[1]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~97 (
// Equation(s):
// \regfile|ReadData1[1]~97_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & (\regfile|regs[11][1]~q )) # (!\imen|memoria_ROM~11_combout  & ((\regfile|regs[10][1]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[11][1]~q ),
	.datac(\regfile|regs[10][1]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~97 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~98 (
// Equation(s):
// \regfile|ReadData1[1]~98_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|ReadData1[1]~97_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[1]~97_combout  & ((\regfile|regs[9][1]~q ))) # (!\regfile|ReadData1[1]~97_combout  & 
// (\regfile|regs[8][1]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[8][1]~q ),
	.datac(\regfile|regs[9][1]~q ),
	.datad(\regfile|ReadData1[1]~97_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~98 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~101 (
// Equation(s):
// \regfile|ReadData1[1]~101_combout  = (\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout ) # ((\regfile|ReadData1[1]~98_combout )))) # (!\imen|memoria_ROM~7_combout  & (!\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[1]~100_combout )))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[1]~100_combout ),
	.datad(\regfile|ReadData1[1]~98_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~101_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~101 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[1]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~104 (
// Equation(s):
// \regfile|ReadData1[1]~104_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[1]~101_combout  & (\regfile|ReadData1[1]~103_combout )) # (!\regfile|ReadData1[1]~101_combout  & ((\regfile|ReadData1[1]~96_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[1]~101_combout ))))

	.dataa(\regfile|ReadData1[1]~103_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[1]~96_combout ),
	.datad(\regfile|ReadData1[1]~101_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~104_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~104 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[1]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[1]~702 (
// Equation(s):
// \regfile|ReadData1[1]~702_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[1]~94_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[1]~104_combout ))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[1]~104_combout ),
	.datad(\regfile|ReadData1[1]~94_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[1]~702_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[1]~702 .lut_mask = 16'h3210;
defparam \regfile|ReadData1[1]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
fiftyfivenm_lcell_comb \ula|Add1~4 (
// Equation(s):
// \ula|Add1~4_combout  = ((\regfile|ReadData1[2]~701_combout  $ (\mux_in_2_ALU|saida[2]~644_combout  $ (\ula|Add1~3 )))) # (GND)
// \ula|Add1~5  = CARRY((\regfile|ReadData1[2]~701_combout  & ((!\ula|Add1~3 ) # (!\mux_in_2_ALU|saida[2]~644_combout ))) # (!\regfile|ReadData1[2]~701_combout  & (!\mux_in_2_ALU|saida[2]~644_combout  & !\ula|Add1~3 )))

	.dataa(\regfile|ReadData1[2]~701_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~3 ),
	.combout(\ula|Add1~4_combout ),
	.cout(\ula|Add1~5 ));
// synopsys translate_off
defparam \ula|Add1~4 .lut_mask = 16'h962B;
defparam \ula|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft1~63 (
// Equation(s):
// \ula|ShiftLeft1~63_combout  = (!\imen|memoria_ROM~95_combout  & (\ula|ShiftLeft1~4_combout  & (\imen|memoria_ROM~92_combout  & \imen|memoria_ROM~84_combout )))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\ula|ShiftLeft1~4_combout ),
	.datac(\imen|memoria_ROM~92_combout ),
	.datad(\imen|memoria_ROM~84_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~63_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~63 .lut_mask = 16'h4000;
defparam \ula|ShiftLeft1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
fiftyfivenm_lcell_comb \ula|ShiftLeft1~12 (
// Equation(s):
// \ula|ShiftLeft1~12_combout  = (\ula|ShiftLeft1~63_combout ) # ((!\imen|memoria_ROM~92_combout  & (\imen|memoria_ROM~84_combout  & \ula|ShiftLeft1~11_combout )))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula|ShiftLeft1~63_combout ),
	.datad(\ula|ShiftLeft1~11_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~12 .lut_mask = 16'hF4F0;
defparam \ula|ShiftLeft1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
fiftyfivenm_lcell_comb \ula|Mux29~4 (
// Equation(s):
// \ula|Mux29~4_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftLeft1~12_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (\ula|Add1~4_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|Add1~4_combout ),
	.datad(\ula|ShiftLeft1~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~4 .lut_mask = 16'hDC98;
defparam \ula|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
fiftyfivenm_lcell_comb \ula|Mux29~5 (
// Equation(s):
// \ula|Mux29~5_combout  = (\ula_ctrl|Mux0~9_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\regfile|ReadData1[2]~701_combout ) # (\ula|Mux29~4_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\regfile|ReadData1[2]~701_combout  & 
// \ula|Mux29~4_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux29~4_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\regfile|ReadData1[2]~701_combout ),
	.datad(\ula|Mux29~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~5 .lut_mask = 16'hFD80;
defparam \ula|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
fiftyfivenm_lcell_comb \ula|result~4 (
// Equation(s):
// \ula|result~4_combout  = \regfile|ReadData1[2]~701_combout  $ (((\mux_in_2_ALU|saida[2]~633_combout ) # ((\mux_in_2_ALU|saida[2]~643_combout  & \mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~643_combout ),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\regfile|ReadData1[2]~701_combout ),
	.datad(\mux_in_2_ALU|saida[2]~633_combout ),
	.cin(gnd),
	.combout(\ula|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~4 .lut_mask = 16'h0F78;
defparam \ula|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
fiftyfivenm_lcell_comb \ula|ShiftRight3~5 (
// Equation(s):
// \ula|ShiftRight3~5_combout  = (\imen|memoria_ROM~95_combout  & (((\regfile|ReadData1[5]~294_combout )) # (!\imen|memoria_ROM~92_combout ))) # (!\imen|memoria_ROM~95_combout  & (\imen|memoria_ROM~92_combout  & ((\regfile|ReadData1[4]~336_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[5]~294_combout ),
	.datad(\regfile|ReadData1[4]~336_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~5 .lut_mask = 16'hE6A2;
defparam \ula|ShiftRight3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
fiftyfivenm_lcell_comb \ula|ShiftRight3~6 (
// Equation(s):
// \ula|ShiftRight3~6_combout  = (\imen|memoria_ROM~92_combout  & (((\ula|ShiftRight3~5_combout )))) # (!\imen|memoria_ROM~92_combout  & ((\ula|ShiftRight3~5_combout  & ((\regfile|ReadData1[3]~126_combout ))) # (!\ula|ShiftRight3~5_combout  & 
// (\regfile|ReadData1[2]~168_combout ))))

	.dataa(\regfile|ReadData1[2]~168_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[3]~126_combout ),
	.datad(\ula|ShiftRight3~5_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~6 .lut_mask = 16'hFC22;
defparam \ula|ShiftRight3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
fiftyfivenm_lcell_comb \ula|ShiftRight2~12 (
// Equation(s):
// \ula|ShiftRight2~12_combout  = (!\imen|memoria_ROM~84_combout  & ((\ula|ShiftRight3~5_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula|ShiftRight3~5_combout  & ((\regfile|ReadData1[30]~673_combout )))))

	.dataa(\regfile|ReadData1[31]~20_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\regfile|ReadData1[30]~673_combout ),
	.datad(\ula|ShiftRight3~5_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~12 .lut_mask = 16'h2230;
defparam \ula|ShiftRight2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
fiftyfivenm_lcell_comb \ula|ShiftRight2~13 (
// Equation(s):
// \ula|ShiftRight2~13_combout  = (\ula|ShiftRight3~6_combout  & ((\ula|ShiftLeft1~7_combout ) # ((!\imen|memoria_ROM~92_combout  & \ula|ShiftRight2~12_combout )))) # (!\ula|ShiftRight3~6_combout  & (((!\imen|memoria_ROM~92_combout  & 
// \ula|ShiftRight2~12_combout ))))

	.dataa(\ula|ShiftRight3~6_combout ),
	.datab(\ula|ShiftLeft1~7_combout ),
	.datac(\imen|memoria_ROM~92_combout ),
	.datad(\ula|ShiftRight2~12_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~13 .lut_mask = 16'h8F88;
defparam \ula|ShiftRight2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
fiftyfivenm_lcell_comb \ula|Mux29~2 (
// Equation(s):
// \ula|Mux29~2_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & (\ula|result~4_combout )) # (!\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight2~13_combout )))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~4_combout ),
	.datad(\ula|ShiftRight2~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~2 .lut_mask = 16'hD9C8;
defparam \ula|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
fiftyfivenm_lcell_comb \ula|ShiftLeft0~16 (
// Equation(s):
// \ula|ShiftLeft0~16_combout  = (\ula|ShiftRight1~75_combout  & (\ula|ShiftLeft0~15_combout  & \ula|ShiftLeft0~9_combout ))

	.dataa(\ula|ShiftRight1~75_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~15_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~16 .lut_mask = 16'hA000;
defparam \ula|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
fiftyfivenm_lcell_comb \ula|Mux29~3 (
// Equation(s):
// \ula|Mux29~3_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux29~2_combout  & ((\ula|ShiftLeft0~16_combout ))) # (!\ula|Mux29~2_combout  & (\ula|Add0~4_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (\ula|Mux29~2_combout ))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula|Mux29~2_combout ),
	.datac(\ula|Add0~4_combout ),
	.datad(\ula|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~3 .lut_mask = 16'hEC64;
defparam \ula|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
fiftyfivenm_lcell_comb \ula|Mux29~6 (
// Equation(s):
// \ula|Mux29~6_combout  = (\ula_ctrl|Mux1~13_combout  & (\ula_ctrl|Mux2~11_combout )) # (!\ula_ctrl|Mux1~13_combout  & ((\ula_ctrl|Mux2~11_combout  & ((\ula|Mux29~3_combout ))) # (!\ula_ctrl|Mux2~11_combout  & (\ula|Mux29~5_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula|Mux29~5_combout ),
	.datad(\ula|Mux29~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~6 .lut_mask = 16'hDC98;
defparam \ula|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
fiftyfivenm_lcell_comb \ula|Mux29~7 (
// Equation(s):
// \ula|Mux29~7_combout  = (!\ula_ctrl|Mux3~12_combout  & (\ula_ctrl|Mux0~9_combout  & \ula|Add1~4_combout ))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(gnd),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Add1~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~7 .lut_mask = 16'h5000;
defparam \ula|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
fiftyfivenm_lcell_comb \ula|result~3 (
// Equation(s):
// \ula|result~3_combout  = (\mux_in_2_ALU|saida[2]~633_combout ) # ((\regfile|ReadData1[2]~701_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[2]~643_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[2]~643_combout ),
	.datac(\mux_in_2_ALU|saida[2]~633_combout ),
	.datad(\regfile|ReadData1[2]~701_combout ),
	.cin(gnd),
	.combout(\ula|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~3 .lut_mask = 16'hFFF8;
defparam \ula|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
fiftyfivenm_lcell_comb \ula|ShiftRight3~4 (
// Equation(s):
// \ula|ShiftRight3~4_combout  = (!\imen|memoria_ROM~84_combout  & ((\ula|ShiftLeft1~10_combout  & ((\regfile|ReadData1[31]~21_combout ))) # (!\ula|ShiftLeft1~10_combout  & (\regfile|ReadData1[30]~42_combout ))))

	.dataa(\ula|ShiftLeft1~10_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\regfile|ReadData1[30]~42_combout ),
	.datad(\regfile|ReadData1[31]~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~4 .lut_mask = 16'h3210;
defparam \ula|ShiftRight3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
fiftyfivenm_lcell_comb \ula|ShiftRight3~7 (
// Equation(s):
// \ula|ShiftRight3~7_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight3~4_combout ) # ((\imen|memoria_ROM~84_combout  & \ula|ShiftRight3~6_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula|ShiftRight3~6_combout ),
	.datad(\ula|ShiftRight3~4_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~7 .lut_mask = 16'h5540;
defparam \ula|ShiftRight3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N18
fiftyfivenm_lcell_comb \ula|Mux29~0 (
// Equation(s):
// \ula|Mux29~0_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight3~7_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|result~3_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~3_combout ),
	.datad(\ula|ShiftRight3~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~0 .lut_mask = 16'hCD89;
defparam \ula|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
fiftyfivenm_lcell_comb \ula|Mux19~2 (
// Equation(s):
// \ula|Mux19~2_combout  = (!\ula|ShiftLeft0~4_combout  & (\mux_in_2_ALU|saida[4]~712_combout  & !\ula|ShiftLeft0~8_combout ))

	.dataa(\ula|ShiftLeft0~4_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\ula|ShiftLeft0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~2 .lut_mask = 16'h0404;
defparam \ula|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
fiftyfivenm_lcell_comb \ula|ShiftRight1~20 (
// Equation(s):
// \ula|ShiftRight1~20_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[9]~378_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[7]~273_combout )))

	.dataa(\mux_in_2_ALU|saida[1]~666_combout ),
	.datab(gnd),
	.datac(\regfile|ReadData1[9]~378_combout ),
	.datad(\regfile|ReadData1[7]~273_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~20 .lut_mask = 16'hF5A0;
defparam \ula|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~21 (
// Equation(s):
// \ula|ShiftRight1~21_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~20_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~6_combout ))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~6_combout ),
	.datad(\ula|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~21 .lut_mask = 16'hFA50;
defparam \ula|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~63 (
// Equation(s):
// \ula|ShiftRight0~63_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight1~19_combout )) # (!\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight1~21_combout )))))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight1~19_combout ),
	.datad(\ula|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~63 .lut_mask = 16'hC480;
defparam \ula|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~64 (
// Equation(s):
// \ula|ShiftRight0~64_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[5]~294_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[3]~126_combout )))

	.dataa(gnd),
	.datab(\regfile|ReadData1[5]~294_combout ),
	.datac(\regfile|ReadData1[3]~126_combout ),
	.datad(\mux_in_2_ALU|saida[1]~666_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~64 .lut_mask = 16'hCCF0;
defparam \ula|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~65 (
// Equation(s):
// \ula|ShiftRight0~65_combout  = (\ula|ShiftRight1~75_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~64_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~48_combout )))))

	.dataa(\ula|ShiftRight0~64_combout ),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight0~48_combout ),
	.datad(\ula|ShiftRight1~75_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~65 .lut_mask = 16'hB800;
defparam \ula|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~22 (
// Equation(s):
// \ula|ShiftRight1~22_combout  = (\mux_in_2_ALU|saida[1]~666_combout  & (\regfile|ReadData1[13]~210_combout )) # (!\mux_in_2_ALU|saida[1]~666_combout  & ((\regfile|ReadData1[11]~357_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[1]~666_combout ),
	.datac(\regfile|ReadData1[13]~210_combout ),
	.datad(\regfile|ReadData1[11]~357_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~22 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
fiftyfivenm_lcell_comb \ula|ShiftRight1~23 (
// Equation(s):
// \ula|ShiftRight1~23_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~22_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~7_combout )))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight1~22_combout ),
	.datad(\ula|ShiftRight1~7_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~23 .lut_mask = 16'hF3C0;
defparam \ula|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
fiftyfivenm_lcell_comb \ula|ShiftRight0~66 (
// Equation(s):
// \ula|ShiftRight0~66_combout  = (\ula|ShiftRight0~65_combout ) # ((\mux_in_2_ALU|saida[3]~690_combout  & (!\mux_in_2_ALU|saida[2]~644_combout  & \ula|ShiftRight1~23_combout )))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight0~65_combout ),
	.datad(\ula|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~66 .lut_mask = 16'hF2F0;
defparam \ula|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
fiftyfivenm_lcell_comb \ula|ShiftRight0~67 (
// Equation(s):
// \ula|ShiftRight0~67_combout  = (!\regfile|Equal1~1_combout  & (\ula|ShiftLeft0~9_combout  & ((\ula|ShiftRight0~63_combout ) # (\ula|ShiftRight0~66_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftLeft0~9_combout ),
	.datac(\ula|ShiftRight0~63_combout ),
	.datad(\ula|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~67 .lut_mask = 16'h4440;
defparam \ula|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
fiftyfivenm_lcell_comb \ula|ShiftRight0~71 (
// Equation(s):
// \ula|ShiftRight0~71_combout  = (\ula|ShiftRight0~67_combout ) # ((\ula|Mux19~2_combout  & \ula|ShiftRight0~70_combout ))

	.dataa(\ula|Mux19~2_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight0~70_combout ),
	.datad(\ula|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~71 .lut_mask = 16'hFFA0;
defparam \ula|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
fiftyfivenm_lcell_comb \ula|ShiftRight1~34 (
// Equation(s):
// \ula|ShiftRight1~34_combout  = (\ula|ShiftRight1~31_combout ) # ((\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight1~33_combout ))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(gnd),
	.datac(\ula|ShiftRight1~33_combout ),
	.datad(\ula|ShiftRight1~31_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~34 .lut_mask = 16'hFFA0;
defparam \ula|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
fiftyfivenm_lcell_comb \ula|ShiftRight1~35 (
// Equation(s):
// \ula|ShiftRight1~35_combout  = (\ula|ShiftRight1~4_combout ) # ((\ula|ShiftRight0~67_combout ) # ((\ula|ShiftRight1~16_combout  & \ula|ShiftRight1~34_combout )))

	.dataa(\ula|ShiftRight1~4_combout ),
	.datab(\ula|ShiftRight1~16_combout ),
	.datac(\ula|ShiftRight1~34_combout ),
	.datad(\ula|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~35 .lut_mask = 16'hFFEA;
defparam \ula|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
fiftyfivenm_lcell_comb \ula|Mux29~1 (
// Equation(s):
// \ula|Mux29~1_combout  = (\ula|Mux29~0_combout  & (((\ula|ShiftRight1~35_combout )) # (!\ula_ctrl|Mux0~9_combout ))) # (!\ula|Mux29~0_combout  & (\ula_ctrl|Mux0~9_combout  & (\ula|ShiftRight0~71_combout )))

	.dataa(\ula|Mux29~0_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight0~71_combout ),
	.datad(\ula|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~1 .lut_mask = 16'hEA62;
defparam \ula|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
fiftyfivenm_lcell_comb \ula|Mux29~8 (
// Equation(s):
// \ula|Mux29~8_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux29~6_combout  & (\ula|Mux29~7_combout )) # (!\ula|Mux29~6_combout  & ((\ula|Mux29~1_combout ))))) # (!\ula_ctrl|Mux1~13_combout  & (\ula|Mux29~6_combout ))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula|Mux29~6_combout ),
	.datac(\ula|Mux29~7_combout ),
	.datad(\ula|Mux29~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~8 .lut_mask = 16'hE6C4;
defparam \ula|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[2]~96 (
// Equation(s):
// \mux_valor_write_data|saida[2]~96_combout  = (\ula|Mux29~8_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux29~8_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[2]~96 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
fiftyfivenm_lcell_comb \regfile|regs[25][2]~feeder (
// Equation(s):
// \regfile|regs[25][2]~feeder_combout  = \mux_valor_write_data|saida[2]~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[2]~96_combout ),
	.cin(gnd),
	.combout(\regfile|regs[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[25][2]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N21
dffeas \regfile|regs[25][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[25][2] .is_wysiwyg = "true";
defparam \regfile|regs[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~148 (
// Equation(s):
// \regfile|ReadData1[2]~148_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[21][2]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[17][2]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[21][2]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[17][2]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~148_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~148 .lut_mask = 16'hCCB8;
defparam \regfile|ReadData1[2]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~149 (
// Equation(s):
// \regfile|ReadData1[2]~149_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[2]~148_combout  & ((\regfile|regs[29][2]~q ))) # (!\regfile|ReadData1[2]~148_combout  & (\regfile|regs[25][2]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[2]~148_combout ))))

	.dataa(\regfile|regs[25][2]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[29][2]~q ),
	.datad(\regfile|ReadData1[2]~148_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~149_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~149 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[2]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~155 (
// Equation(s):
// \regfile|ReadData1[2]~155_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|regs[23][2]~q ) # ((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (((\regfile|regs[19][2]~q  & !\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[23][2]~q ),
	.datab(\regfile|regs[19][2]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~155_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~155 .lut_mask = 16'hF0AC;
defparam \regfile|ReadData1[2]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~156 (
// Equation(s):
// \regfile|ReadData1[2]~156_combout  = (\regfile|ReadData1[2]~155_combout  & ((\regfile|regs[31][2]~q ) # ((!\imen|memoria_ROM~7_combout )))) # (!\regfile|ReadData1[2]~155_combout  & (((\regfile|regs[27][2]~q  & \imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[31][2]~q ),
	.datab(\regfile|regs[27][2]~q ),
	.datac(\regfile|ReadData1[2]~155_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~156_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~156 .lut_mask = 16'hACF0;
defparam \regfile|ReadData1[2]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~150 (
// Equation(s):
// \regfile|ReadData1[2]~150_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[26][2]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[18][2]~q )))))

	.dataa(\regfile|regs[26][2]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[18][2]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~150 .lut_mask = 16'hEE30;
defparam \regfile|ReadData1[2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~151 (
// Equation(s):
// \regfile|ReadData1[2]~151_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[2]~150_combout  & (\regfile|regs[30][2]~q )) # (!\regfile|ReadData1[2]~150_combout  & ((\regfile|regs[22][2]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[2]~150_combout ))))

	.dataa(\regfile|regs[30][2]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][2]~q ),
	.datad(\regfile|ReadData1[2]~150_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~151_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~151 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[2]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~152 (
// Equation(s):
// \regfile|ReadData1[2]~152_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[24][2]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[16][2]~q ))))

	.dataa(\regfile|regs[16][2]~q ),
	.datab(\regfile|regs[24][2]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~152_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~152 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[2]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~153 (
// Equation(s):
// \regfile|ReadData1[2]~153_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[2]~152_combout  & ((\regfile|regs[28][2]~q ))) # (!\regfile|ReadData1[2]~152_combout  & (\regfile|regs[20][2]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[2]~152_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[20][2]~q ),
	.datac(\regfile|regs[28][2]~q ),
	.datad(\regfile|ReadData1[2]~152_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~153_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~153 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[2]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~154 (
// Equation(s):
// \regfile|ReadData1[2]~154_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[2]~151_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[2]~153_combout 
// ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[2]~151_combout ),
	.datad(\regfile|ReadData1[2]~153_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~154_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~154 .lut_mask = 16'hB9A8;
defparam \regfile|ReadData1[2]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~157 (
// Equation(s):
// \regfile|ReadData1[2]~157_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[2]~154_combout  & ((\regfile|ReadData1[2]~156_combout ))) # (!\regfile|ReadData1[2]~154_combout  & (\regfile|ReadData1[2]~149_combout )))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[2]~154_combout ))))

	.dataa(\regfile|ReadData1[2]~149_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[2]~156_combout ),
	.datad(\regfile|ReadData1[2]~154_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~157_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~157 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[2]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[2]~701 (
// Equation(s):
// \regfile|ReadData1[2]~701_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[2]~157_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[2]~167_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[2]~157_combout ),
	.datad(\regfile|ReadData1[2]~167_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[2]~701_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[2]~701 .lut_mask = 16'h5140;
defparam \regfile|ReadData1[2]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
fiftyfivenm_lcell_comb \ula|Add1~6 (
// Equation(s):
// \ula|Add1~6_combout  = (\mux_in_2_ALU|saida[3]~690_combout  & ((\regfile|ReadData1[3]~700_combout  & (!\ula|Add1~5 )) # (!\regfile|ReadData1[3]~700_combout  & ((\ula|Add1~5 ) # (GND))))) # (!\mux_in_2_ALU|saida[3]~690_combout  & 
// ((\regfile|ReadData1[3]~700_combout  & (\ula|Add1~5  & VCC)) # (!\regfile|ReadData1[3]~700_combout  & (!\ula|Add1~5 ))))
// \ula|Add1~7  = CARRY((\mux_in_2_ALU|saida[3]~690_combout  & ((!\ula|Add1~5 ) # (!\regfile|ReadData1[3]~700_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (!\regfile|ReadData1[3]~700_combout  & !\ula|Add1~5 )))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\regfile|ReadData1[3]~700_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~5 ),
	.combout(\ula|Add1~6_combout ),
	.cout(\ula|Add1~7 ));
// synopsys translate_off
defparam \ula|Add1~6 .lut_mask = 16'h692B;
defparam \ula|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
fiftyfivenm_lcell_comb \ula|Mux28~7 (
// Equation(s):
// \ula|Mux28~7_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula|Add1~6_combout  & !\ula_ctrl|Mux3~12_combout ))

	.dataa(gnd),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~6_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~7 .lut_mask = 16'h00C0;
defparam \ula|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft1~15 (
// Equation(s):
// \ula|ShiftLeft1~15_combout  = (\ula|ShiftLeft1~7_combout  & ((\ula|ShiftLeft1~14_combout ) # (\ula|ShiftLeft1~13_combout )))

	.dataa(\ula|ShiftLeft1~7_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft1~14_combout ),
	.datad(\ula|ShiftLeft1~13_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~15 .lut_mask = 16'hAAA0;
defparam \ula|ShiftLeft1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
fiftyfivenm_lcell_comb \ula|Mux28~4 (
// Equation(s):
// \ula|Mux28~4_combout  = (\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\ula|ShiftLeft1~15_combout )))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux0~9_combout  & (\ula|Add1~6_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|Add1~6_combout ),
	.datad(\ula|ShiftLeft1~15_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~4 .lut_mask = 16'hBA98;
defparam \ula|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
fiftyfivenm_lcell_comb \ula|Mux28~5 (
// Equation(s):
// \ula|Mux28~5_combout  = (\regfile|ReadData1[3]~700_combout  & ((\ula|Mux28~4_combout ) # ((\mux_in_2_ALU|saida[3]~690_combout  & \ula_ctrl|Mux0~9_combout )))) # (!\regfile|ReadData1[3]~700_combout  & (\ula|Mux28~4_combout  & 
// ((\mux_in_2_ALU|saida[3]~690_combout ) # (!\ula_ctrl|Mux0~9_combout ))))

	.dataa(\regfile|ReadData1[3]~700_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux28~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~5 .lut_mask = 16'hEF80;
defparam \ula|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft0~21 (
// Equation(s):
// \ula|ShiftLeft0~21_combout  = (\ula|ShiftLeft0~20_combout  & (\ula|ShiftLeft0~9_combout  & (\ula|ShiftRight1~75_combout  & !\regfile|Equal1~1_combout )))

	.dataa(\ula|ShiftLeft0~20_combout ),
	.datab(\ula|ShiftLeft0~9_combout ),
	.datac(\ula|ShiftRight1~75_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft0~21 .lut_mask = 16'h0080;
defparam \ula|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
fiftyfivenm_lcell_comb \ula|result~6 (
// Equation(s):
// \ula|result~6_combout  = \regfile|ReadData1[3]~700_combout  $ (((\mux_in_2_ALU|saida[3]~679_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[3]~689_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[3]~679_combout ),
	.datac(\mux_in_2_ALU|saida[3]~689_combout ),
	.datad(\regfile|ReadData1[3]~700_combout ),
	.cin(gnd),
	.combout(\ula|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~6 .lut_mask = 16'h13EC;
defparam \ula|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N16
fiftyfivenm_lcell_comb \ula|ShiftRight3~8 (
// Equation(s):
// \ula|ShiftRight3~8_combout  = (\imen|memoria_ROM~95_combout  & (((\regfile|ReadData1[6]~315_combout )) # (!\imen|memoria_ROM~92_combout ))) # (!\imen|memoria_ROM~95_combout  & (\imen|memoria_ROM~92_combout  & ((\regfile|ReadData1[5]~294_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[6]~315_combout ),
	.datad(\regfile|ReadData1[5]~294_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~8 .lut_mask = 16'hE6A2;
defparam \ula|ShiftRight3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
fiftyfivenm_lcell_comb \ula|ShiftRight3~9 (
// Equation(s):
// \ula|ShiftRight3~9_combout  = (\imen|memoria_ROM~92_combout  & (((\ula|ShiftRight3~8_combout )))) # (!\imen|memoria_ROM~92_combout  & ((\ula|ShiftRight3~8_combout  & (\regfile|ReadData1[4]~336_combout )) # (!\ula|ShiftRight3~8_combout  & 
// ((\regfile|ReadData1[3]~126_combout )))))

	.dataa(\regfile|ReadData1[4]~336_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\regfile|ReadData1[3]~126_combout ),
	.datad(\ula|ShiftRight3~8_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~9 .lut_mask = 16'hEE30;
defparam \ula|ShiftRight3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
fiftyfivenm_lcell_comb \ula|ShiftRight2~14 (
// Equation(s):
// \ula|ShiftRight2~14_combout  = (\ula|ShiftLeft1~10_combout  & (\ula|ShiftLeft1~7_combout  & (\ula|ShiftRight3~9_combout ))) # (!\ula|ShiftLeft1~10_combout  & ((\ula|ShiftRight2~9_combout ) # ((\ula|ShiftLeft1~7_combout  & \ula|ShiftRight3~9_combout ))))

	.dataa(\ula|ShiftLeft1~10_combout ),
	.datab(\ula|ShiftLeft1~7_combout ),
	.datac(\ula|ShiftRight3~9_combout ),
	.datad(\ula|ShiftRight2~9_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight2~14 .lut_mask = 16'hD5C0;
defparam \ula|ShiftRight2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
fiftyfivenm_lcell_comb \ula|Mux28~2 (
// Equation(s):
// \ula|Mux28~2_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & (\ula|result~6_combout )) # (!\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight2~14_combout )))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~6_combout ),
	.datad(\ula|ShiftRight2~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~2 .lut_mask = 16'hD9C8;
defparam \ula|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
fiftyfivenm_lcell_comb \ula|Mux28~3 (
// Equation(s):
// \ula|Mux28~3_combout  = (\ula_ctrl|Mux0~9_combout  & ((\ula|Mux28~2_combout  & ((\ula|ShiftLeft0~21_combout ))) # (!\ula|Mux28~2_combout  & (\ula|Add0~6_combout )))) # (!\ula_ctrl|Mux0~9_combout  & (((\ula|Mux28~2_combout ))))

	.dataa(\ula|Add0~6_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftLeft0~21_combout ),
	.datad(\ula|Mux28~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~3 .lut_mask = 16'hF388;
defparam \ula|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
fiftyfivenm_lcell_comb \ula|Mux28~6 (
// Equation(s):
// \ula|Mux28~6_combout  = (\ula_ctrl|Mux1~13_combout  & (\ula_ctrl|Mux2~11_combout )) # (!\ula_ctrl|Mux1~13_combout  & ((\ula_ctrl|Mux2~11_combout  & ((\ula|Mux28~3_combout ))) # (!\ula_ctrl|Mux2~11_combout  & (\ula|Mux28~5_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula|Mux28~5_combout ),
	.datad(\ula|Mux28~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~6 .lut_mask = 16'hDC98;
defparam \ula|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
fiftyfivenm_lcell_comb \ula|result~5 (
// Equation(s):
// \ula|result~5_combout  = (\mux_in_2_ALU|saida[3]~679_combout ) # ((\regfile|ReadData1[3]~700_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[3]~689_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[3]~679_combout ),
	.datac(\mux_in_2_ALU|saida[3]~689_combout ),
	.datad(\regfile|ReadData1[3]~700_combout ),
	.cin(gnd),
	.combout(\ula|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~5 .lut_mask = 16'hFFEC;
defparam \ula|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
fiftyfivenm_lcell_comb \ula|ShiftRight3~10 (
// Equation(s):
// \ula|ShiftRight3~10_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~84_combout  & (\ula|ShiftRight3~9_combout )) # (!\imen|memoria_ROM~84_combout  & ((\regfile|ReadData1[31]~21_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula|ShiftRight3~9_combout ),
	.datad(\regfile|ReadData1[31]~21_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~10 .lut_mask = 16'h5140;
defparam \ula|ShiftRight3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N0
fiftyfivenm_lcell_comb \ula|Mux28~0 (
// Equation(s):
// \ula|Mux28~0_combout  = (\ula_ctrl|Mux0~9_combout  & (\ula_ctrl|Mux3~12_combout )) # (!\ula_ctrl|Mux0~9_combout  & ((\ula_ctrl|Mux3~12_combout  & ((\ula|ShiftRight3~10_combout ))) # (!\ula_ctrl|Mux3~12_combout  & (!\ula|result~5_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula|result~5_combout ),
	.datad(\ula|ShiftRight3~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~0 .lut_mask = 16'hCD89;
defparam \ula|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~45 (
// Equation(s):
// \ula|ShiftRight1~45_combout  = (\ula|ShiftRight1~44_combout ) # (\ula|ShiftRight1~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|ShiftRight1~44_combout ),
	.datad(\ula|ShiftRight1~43_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~45 .lut_mask = 16'hFFF0;
defparam \ula|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~73 (
// Equation(s):
// \ula|ShiftRight0~73_combout  = (\ula|ShiftRight1~75_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~19_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~64_combout )))))

	.dataa(\mux_in_2_ALU|saida[0]~668_combout ),
	.datab(\ula|ShiftRight0~19_combout ),
	.datac(\ula|ShiftRight0~64_combout ),
	.datad(\ula|ShiftRight1~75_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~73 .lut_mask = 16'hD800;
defparam \ula|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
fiftyfivenm_lcell_comb \ula|ShiftRight1~38 (
// Equation(s):
// \ula|ShiftRight1~38_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~16_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~22_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[0]~668_combout ),
	.datac(\ula|ShiftRight1~22_combout ),
	.datad(\ula|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~38 .lut_mask = 16'hFC30;
defparam \ula|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
fiftyfivenm_lcell_comb \ula|ShiftRight0~74 (
// Equation(s):
// \ula|ShiftRight0~74_combout  = (\ula|ShiftRight0~73_combout ) # ((!\mux_in_2_ALU|saida[2]~644_combout  & (\mux_in_2_ALU|saida[3]~690_combout  & \ula|ShiftRight1~38_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftRight0~73_combout ),
	.datad(\ula|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~74 .lut_mask = 16'hF4F0;
defparam \ula|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
fiftyfivenm_lcell_comb \ula|ShiftRight1~37 (
// Equation(s):
// \ula|ShiftRight1~37_combout  = (\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~23_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~20_combout ))

	.dataa(gnd),
	.datab(\ula|ShiftRight1~20_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~37 .lut_mask = 16'hFC0C;
defparam \ula|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
fiftyfivenm_lcell_comb \ula|ShiftRight0~72 (
// Equation(s):
// \ula|ShiftRight0~72_combout  = (\mux_in_2_ALU|saida[2]~644_combout  & ((\mux_in_2_ALU|saida[3]~690_combout  & ((\ula|ShiftRight1~36_combout ))) # (!\mux_in_2_ALU|saida[3]~690_combout  & (\ula|ShiftRight1~37_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\mux_in_2_ALU|saida[3]~690_combout ),
	.datac(\ula|ShiftRight1~37_combout ),
	.datad(\ula|ShiftRight1~36_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~72 .lut_mask = 16'hA820;
defparam \ula|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~75 (
// Equation(s):
// \ula|ShiftRight0~75_combout  = (!\regfile|Equal1~1_combout  & (\ula|ShiftLeft0~9_combout  & ((\ula|ShiftRight0~74_combout ) # (\ula|ShiftRight0~72_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftLeft0~9_combout ),
	.datac(\ula|ShiftRight0~74_combout ),
	.datad(\ula|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~75 .lut_mask = 16'h4440;
defparam \ula|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
fiftyfivenm_lcell_comb \ula|ShiftRight1~46 (
// Equation(s):
// \ula|ShiftRight1~46_combout  = (\ula|ShiftRight1~4_combout ) # ((\ula|ShiftRight0~75_combout ) # ((\ula|ShiftRight1~16_combout  & \ula|ShiftRight1~45_combout )))

	.dataa(\ula|ShiftRight1~4_combout ),
	.datab(\ula|ShiftRight1~16_combout ),
	.datac(\ula|ShiftRight1~45_combout ),
	.datad(\ula|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~46 .lut_mask = 16'hFFEA;
defparam \ula|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
fiftyfivenm_lcell_comb \ula|ShiftRight0~79 (
// Equation(s):
// \ula|ShiftRight0~79_combout  = (\ula|ShiftRight0~75_combout ) # ((\ula|Mux19~2_combout  & \ula|ShiftRight0~78_combout ))

	.dataa(\ula|ShiftRight0~75_combout ),
	.datab(gnd),
	.datac(\ula|Mux19~2_combout ),
	.datad(\ula|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~79 .lut_mask = 16'hFAAA;
defparam \ula|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
fiftyfivenm_lcell_comb \ula|Mux28~1 (
// Equation(s):
// \ula|Mux28~1_combout  = (\ula|Mux28~0_combout  & (((\ula|ShiftRight1~46_combout )) # (!\ula_ctrl|Mux0~9_combout ))) # (!\ula|Mux28~0_combout  & (\ula_ctrl|Mux0~9_combout  & ((\ula|ShiftRight0~79_combout ))))

	.dataa(\ula|Mux28~0_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftRight1~46_combout ),
	.datad(\ula|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~1 .lut_mask = 16'hE6A2;
defparam \ula|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
fiftyfivenm_lcell_comb \ula|Mux28~8 (
// Equation(s):
// \ula|Mux28~8_combout  = (\ula_ctrl|Mux1~13_combout  & ((\ula|Mux28~6_combout  & (\ula|Mux28~7_combout )) # (!\ula|Mux28~6_combout  & ((\ula|Mux28~1_combout ))))) # (!\ula_ctrl|Mux1~13_combout  & (((\ula|Mux28~6_combout ))))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(\ula|Mux28~7_combout ),
	.datac(\ula|Mux28~6_combout ),
	.datad(\ula|Mux28~1_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~8 .lut_mask = 16'hDAD0;
defparam \ula|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[3]~94 (
// Equation(s):
// \mux_valor_write_data|saida[3]~94_combout  = (\ula|Mux28~8_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux28~8_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[3]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[3]~94 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[3]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \regfile|regs[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[3]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[7][3] .is_wysiwyg = "true";
defparam \regfile|regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~669 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~669_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][3]~q ))) # (!\imen|memoria_ROM~35_combout  & 
// (\regfile|regs[4][3]~q ))))

	.dataa(\regfile|regs[4][3]~q ),
	.datab(\regfile|regs[5][3]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~669_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~669 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[3]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~670 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~670_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[3]~669_combout  & (\regfile|regs[7][3]~q )) # (!\mux_in_2_ALU|saida[3]~669_combout  & ((\regfile|regs[6][3]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[3]~669_combout ))))

	.dataa(\regfile|regs[7][3]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[6][3]~q ),
	.datad(\mux_in_2_ALU|saida[3]~669_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~670_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~670 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[3]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~676 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~676_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][3]~q ))) # (!\imen|memoria_ROM~35_combout  & 
// (\regfile|regs[12][3]~q ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[12][3]~q ),
	.datac(\regfile|regs[13][3]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~676_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~676 .lut_mask = 16'hFA44;
defparam \mux_in_2_ALU|saida[3]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~677 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~677_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[3]~676_combout  & ((\regfile|regs[15][3]~q ))) # (!\mux_in_2_ALU|saida[3]~676_combout  & (\regfile|regs[14][3]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[3]~676_combout ))))

	.dataa(\regfile|regs[14][3]~q ),
	.datab(\regfile|regs[15][3]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_in_2_ALU|saida[3]~676_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~677_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~677 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[3]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~671 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~671_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[11][3]~q )) # (!\imen|memoria_ROM~35_combout  & ((\regfile|regs[10][3]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\imen|memoria_ROM~35_combout ))))

	.dataa(\regfile|regs[11][3]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[10][3]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~671_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~671 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[3]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~672 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~672_combout  = (\imen|memoria_ROM~39_combout  & (((\mux_in_2_ALU|saida[3]~671_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[3]~671_combout  & ((\regfile|regs[9][3]~q ))) # 
// (!\mux_in_2_ALU|saida[3]~671_combout  & (\regfile|regs[8][3]~q ))))

	.dataa(\regfile|regs[8][3]~q ),
	.datab(\regfile|regs[9][3]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\mux_in_2_ALU|saida[3]~671_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~672_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~672 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[3]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~673 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~673_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][3]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][3]~q )))))

	.dataa(\regfile|regs[3][3]~q ),
	.datab(\regfile|regs[1][3]~q ),
	.datac(\imen|memoria_ROM~39_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~673_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~673 .lut_mask = 16'hAC00;
defparam \mux_in_2_ALU|saida[3]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~674 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~674_combout  = (\mux_in_2_ALU|saida[3]~673_combout ) # ((\regfile|regs[2][3]~q  & (\imen|memoria_ROM~39_combout  & !\imen|memoria_ROM~35_combout )))

	.dataa(\regfile|regs[2][3]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[3]~673_combout ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~674_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~674 .lut_mask = 16'hF0F8;
defparam \mux_in_2_ALU|saida[3]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~675 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~675_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[3]~672_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[3]~674_combout 
// ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[3]~672_combout ),
	.datad(\mux_in_2_ALU|saida[3]~674_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~675_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~675 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[3]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~678 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~678_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[3]~675_combout  & ((\mux_in_2_ALU|saida[3]~677_combout ))) # (!\mux_in_2_ALU|saida[3]~675_combout  & (\mux_in_2_ALU|saida[3]~670_combout )))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[3]~675_combout ))))

	.dataa(\mux_in_2_ALU|saida[3]~670_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[3]~677_combout ),
	.datad(\mux_in_2_ALU|saida[3]~675_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~678_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~678 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[3]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~679 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~679_combout  = (\imen|memoria_ROM~106_combout  & ((\uc|WideOr0~2_combout ) # ((\mux_in_2_ALU|saida[31]~713_combout  & \mux_in_2_ALU|saida[3]~678_combout )))) # (!\imen|memoria_ROM~106_combout  & (\mux_in_2_ALU|saida[31]~713_combout  
// & ((\mux_in_2_ALU|saida[3]~678_combout ))))

	.dataa(\imen|memoria_ROM~106_combout ),
	.datab(\mux_in_2_ALU|saida[31]~713_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\mux_in_2_ALU|saida[3]~678_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~679_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~679 .lut_mask = 16'hECA0;
defparam \mux_in_2_ALU|saida[3]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~690 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~690_combout  = (\mux_in_2_ALU|saida[3]~679_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[3]~689_combout ))

	.dataa(gnd),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\mux_in_2_ALU|saida[3]~679_combout ),
	.datad(\mux_in_2_ALU|saida[3]~689_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~690_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~690 .lut_mask = 16'hFCF0;
defparam \mux_in_2_ALU|saida[3]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
fiftyfivenm_lcell_comb \ula|Add1~8 (
// Equation(s):
// \ula|Add1~8_combout  = ((\regfile|ReadData1[4]~699_combout  $ (\mux_in_2_ALU|saida[4]~712_combout  $ (\ula|Add1~7 )))) # (GND)
// \ula|Add1~9  = CARRY((\regfile|ReadData1[4]~699_combout  & ((!\ula|Add1~7 ) # (!\mux_in_2_ALU|saida[4]~712_combout ))) # (!\regfile|ReadData1[4]~699_combout  & (!\mux_in_2_ALU|saida[4]~712_combout  & !\ula|Add1~7 )))

	.dataa(\regfile|ReadData1[4]~699_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~7 ),
	.combout(\ula|Add1~8_combout ),
	.cout(\ula|Add1~9 ));
// synopsys translate_off
defparam \ula|Add1~8 .lut_mask = 16'h962B;
defparam \ula|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
fiftyfivenm_lcell_comb \ula|Add1~10 (
// Equation(s):
// \ula|Add1~10_combout  = (\regfile|ReadData1[5]~698_combout  & ((\mux_in_2_ALU|saida[5]~557_combout  & (!\ula|Add1~9 )) # (!\mux_in_2_ALU|saida[5]~557_combout  & (\ula|Add1~9  & VCC)))) # (!\regfile|ReadData1[5]~698_combout  & 
// ((\mux_in_2_ALU|saida[5]~557_combout  & ((\ula|Add1~9 ) # (GND))) # (!\mux_in_2_ALU|saida[5]~557_combout  & (!\ula|Add1~9 ))))
// \ula|Add1~11  = CARRY((\regfile|ReadData1[5]~698_combout  & (\mux_in_2_ALU|saida[5]~557_combout  & !\ula|Add1~9 )) # (!\regfile|ReadData1[5]~698_combout  & ((\mux_in_2_ALU|saida[5]~557_combout ) # (!\ula|Add1~9 ))))

	.dataa(\regfile|ReadData1[5]~698_combout ),
	.datab(\mux_in_2_ALU|saida[5]~557_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~9 ),
	.combout(\ula|Add1~10_combout ),
	.cout(\ula|Add1~11 ));
// synopsys translate_off
defparam \ula|Add1~10 .lut_mask = 16'h694D;
defparam \ula|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
fiftyfivenm_lcell_comb \ula|ShiftRight3~14 (
// Equation(s):
// \ula|ShiftRight3~14_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[6]~315_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[5]~294_combout ))))

	.dataa(\regfile|ReadData1[5]~294_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[6]~315_combout ),
	.datad(\imen|memoria_ROM~95_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~14 .lut_mask = 16'h3022;
defparam \ula|ShiftRight3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
fiftyfivenm_lcell_comb \ula|Mux26~10 (
// Equation(s):
// \ula|Mux26~10_combout  = (\ula|Mux25~35_combout  & (((!\ula|Mux25~33_combout )))) # (!\ula|Mux25~35_combout  & ((\ula|Mux25~33_combout  & ((\ula|ShiftRight3~14_combout ))) # (!\ula|Mux25~33_combout  & (\ula|Add1~10_combout ))))

	.dataa(\ula|Mux25~35_combout ),
	.datab(\ula|Add1~10_combout ),
	.datac(\ula|Mux25~33_combout ),
	.datad(\ula|ShiftRight3~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~10 .lut_mask = 16'h5E0E;
defparam \ula|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft1~17 (
// Equation(s):
// \ula|ShiftLeft1~17_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[2]~168_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[3]~126_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[2]~168_combout ),
	.datad(\regfile|ReadData1[3]~126_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~17 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
fiftyfivenm_lcell_comb \ula|result~10 (
// Equation(s):
// \ula|result~10_combout  = \regfile|ReadData1[5]~698_combout  $ (((\mux_in_2_ALU|saida[5]~546_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[5]~556_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[5]~556_combout ),
	.datac(\mux_in_2_ALU|saida[5]~546_combout ),
	.datad(\regfile|ReadData1[5]~698_combout ),
	.cin(gnd),
	.combout(\ula|result~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~10 .lut_mask = 16'h07F8;
defparam \ula|result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
fiftyfivenm_lcell_comb \ula|Mux26~6 (
// Equation(s):
// \ula|Mux26~6_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux2~11_combout  & ((\mux_in_2_ALU|saida[5]~557_combout  & ((\ula_ctrl|Mux3~12_combout ) # (\regfile|ReadData1[5]~698_combout ))) # 
// (!\mux_in_2_ALU|saida[5]~557_combout  & (\ula_ctrl|Mux3~12_combout  & \regfile|ReadData1[5]~698_combout ))))

	.dataa(\mux_in_2_ALU|saida[5]~557_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\regfile|ReadData1[5]~698_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~6 .lut_mask = 16'h3E2C;
defparam \ula|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
fiftyfivenm_lcell_comb \ula|Mux26~7 (
// Equation(s):
// \ula|Mux26~7_combout  = (\ula|Mux26~6_combout  & (((\ula|Add0~10_combout )) # (!\ula|Mux25~15_combout ))) # (!\ula|Mux26~6_combout  & (\ula|Mux25~15_combout  & (\ula|ShiftLeft0~29_combout )))

	.dataa(\ula|Mux26~6_combout ),
	.datab(\ula|Mux25~15_combout ),
	.datac(\ula|ShiftLeft0~29_combout ),
	.datad(\ula|Add0~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~7 .lut_mask = 16'hEA62;
defparam \ula|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
fiftyfivenm_lcell_comb \ula|Mux26~8 (
// Equation(s):
// \ula|Mux26~8_combout  = (\ula|Mux25~17_combout  & (\ula|result~10_combout  & ((\ula|Mux25~16_combout )))) # (!\ula|Mux25~17_combout  & (((\ula|Mux26~7_combout ) # (!\ula|Mux25~16_combout ))))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|result~10_combout ),
	.datac(\ula|Mux26~7_combout ),
	.datad(\ula|Mux25~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~8 .lut_mask = 16'hD855;
defparam \ula|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
fiftyfivenm_lcell_comb \ula|ShiftLeft1~18 (
// Equation(s):
// \ula|ShiftLeft1~18_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[4]~336_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[5]~294_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[4]~336_combout ),
	.datad(\regfile|ReadData1[5]~294_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~18 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
fiftyfivenm_lcell_comb \ula|Mux26~9 (
// Equation(s):
// \ula|Mux26~9_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux26~8_combout  & ((\ula|ShiftLeft1~18_combout ))) # (!\ula|Mux26~8_combout  & (\ula|ShiftLeft1~17_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux26~8_combout ))))

	.dataa(\ula|ShiftLeft1~17_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|Mux26~8_combout ),
	.datad(\ula|ShiftLeft1~18_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~9 .lut_mask = 16'hF838;
defparam \ula|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
fiftyfivenm_lcell_comb \ula|Mux26~13 (
// Equation(s):
// \ula|Mux26~13_combout  = (\ula|Mux26~9_combout  & ((\imen|memoria_ROM~84_combout ) # ((\ula_ctrl|Mux2~11_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux26~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~13 .lut_mask = 16'hFE00;
defparam \ula|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
fiftyfivenm_lcell_comb \ula|Mux25~14 (
// Equation(s):
// \ula|Mux25~14_combout  = (\ula_ctrl|Mux3~12_combout  & ((!\ula|ShiftLeft0~9_combout ) # (!\ula_ctrl|Mux0~9_combout )))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(gnd),
	.datac(\ula|ShiftLeft0~9_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~14 .lut_mask = 16'h5F00;
defparam \ula|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
fiftyfivenm_lcell_comb \ula|result~9 (
// Equation(s):
// \ula|result~9_combout  = (\mux_in_2_ALU|saida[5]~546_combout ) # ((\regfile|ReadData1[5]~698_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[5]~556_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[5]~556_combout ),
	.datac(\mux_in_2_ALU|saida[5]~546_combout ),
	.datad(\regfile|ReadData1[5]~698_combout ),
	.cin(gnd),
	.combout(\ula|result~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~9 .lut_mask = 16'hFFF8;
defparam \ula|result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
fiftyfivenm_lcell_comb \ula|Mux25~13 (
// Equation(s):
// \ula|Mux25~13_combout  = (\ula_ctrl|Mux0~9_combout  & (((!\ula|ShiftLeft0~4_combout  & !\ula|ShiftLeft0~8_combout )) # (!\ula_ctrl|Mux3~12_combout )))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula|ShiftLeft0~4_combout ),
	.datad(\ula|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~13 .lut_mask = 16'h444C;
defparam \ula|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~86 (
// Equation(s):
// \ula|ShiftRight0~86_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~7_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~22_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~7_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~86 .lut_mask = 16'h4540;
defparam \ula|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
fiftyfivenm_lcell_comb \ula|Mux25~10 (
// Equation(s):
// \ula|Mux25~10_combout  = (\mux_in_2_ALU|saida[3]~690_combout ) # ((\ula|ShiftLeft0~4_combout ) # ((\ula|ShiftLeft0~8_combout ) # (\mux_in_2_ALU|saida[4]~712_combout )))

	.dataa(\mux_in_2_ALU|saida[3]~690_combout ),
	.datab(\ula|ShiftLeft0~4_combout ),
	.datac(\ula|ShiftLeft0~8_combout ),
	.datad(\mux_in_2_ALU|saida[4]~712_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~10 .lut_mask = 16'hFFFE;
defparam \ula|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~85 (
// Equation(s):
// \ula|ShiftRight0~85_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~6_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~18_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight0~18_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight1~6_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~85 .lut_mask = 16'h5404;
defparam \ula|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
fiftyfivenm_lcell_comb \ula|Mux25~11 (
// Equation(s):
// \ula|Mux25~11_combout  = (\ula|ShiftLeft0~9_combout  & ((\mux_in_2_ALU|saida[3]~690_combout ))) # (!\ula|ShiftLeft0~9_combout  & (!\ula|ShiftLeft0~10_combout ))

	.dataa(\ula|ShiftLeft0~10_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~11 .lut_mask = 16'hF055;
defparam \ula|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
fiftyfivenm_lcell_comb \ula|Mux25~12 (
// Equation(s):
// \ula|Mux25~12_combout  = (\ula|ShiftLeft0~9_combout  & ((\mux_in_2_ALU|saida[2]~644_combout ) # (\mux_in_2_ALU|saida[3]~690_combout )))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[3]~690_combout ),
	.datad(\ula|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~12 .lut_mask = 16'hFA00;
defparam \ula|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
fiftyfivenm_lcell_comb \ula|Mux26~2 (
// Equation(s):
// \ula|Mux26~2_combout  = (\ula|Mux25~11_combout  & ((\ula|Mux25~12_combout  & ((\ula|ShiftRight0~89_combout ))) # (!\ula|Mux25~12_combout  & (\ula|ShiftRight0~88_combout )))) # (!\ula|Mux25~11_combout  & (\ula|Mux25~12_combout ))

	.dataa(\ula|Mux25~11_combout ),
	.datab(\ula|Mux25~12_combout ),
	.datac(\ula|ShiftRight0~88_combout ),
	.datad(\ula|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~2 .lut_mask = 16'hEC64;
defparam \ula|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
fiftyfivenm_lcell_comb \ula|Mux26~3 (
// Equation(s):
// \ula|Mux26~3_combout  = (\ula|Mux25~10_combout  & (((\ula|Mux26~2_combout )))) # (!\ula|Mux25~10_combout  & ((\ula|Mux26~2_combout  & (\ula|ShiftRight0~86_combout )) # (!\ula|Mux26~2_combout  & ((\ula|ShiftRight0~85_combout )))))

	.dataa(\ula|ShiftRight0~86_combout ),
	.datab(\ula|Mux25~10_combout ),
	.datac(\ula|ShiftRight0~85_combout ),
	.datad(\ula|Mux26~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~3 .lut_mask = 16'hEE30;
defparam \ula|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
fiftyfivenm_lcell_comb \ula|Mux26~4 (
// Equation(s):
// \ula|Mux26~4_combout  = (\ula|Mux25~14_combout  & (((\ula|Mux25~13_combout )))) # (!\ula|Mux25~14_combout  & ((\ula|Mux25~13_combout  & ((\ula|Mux26~3_combout ))) # (!\ula|Mux25~13_combout  & (!\ula|result~9_combout ))))

	.dataa(\ula|Mux25~14_combout ),
	.datab(\ula|result~9_combout ),
	.datac(\ula|Mux25~13_combout ),
	.datad(\ula|Mux26~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~4 .lut_mask = 16'hF1A1;
defparam \ula|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
fiftyfivenm_lcell_comb \ula|Mux26~5 (
// Equation(s):
// \ula|Mux26~5_combout  = (\ula|Mux25~14_combout  & ((\ula|Mux26~4_combout  & ((\ula|ShiftRight1~52_combout ))) # (!\ula|Mux26~4_combout  & (\regfile|ReadData1[31]~20_combout )))) # (!\ula|Mux25~14_combout  & (((\ula|Mux26~4_combout ))))

	.dataa(\ula|Mux25~14_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|ShiftRight1~52_combout ),
	.datad(\ula|Mux26~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~5 .lut_mask = 16'hF588;
defparam \ula|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
fiftyfivenm_lcell_comb \ula|Mux26~11 (
// Equation(s):
// \ula|Mux26~11_combout  = (\ula|Mux26~10_combout  & (((\ula|Mux26~13_combout )) # (!\ula|Mux25~18_combout ))) # (!\ula|Mux26~10_combout  & (\ula|Mux25~18_combout  & ((\ula|Mux26~5_combout ))))

	.dataa(\ula|Mux26~10_combout ),
	.datab(\ula|Mux25~18_combout ),
	.datac(\ula|Mux26~13_combout ),
	.datad(\ula|Mux26~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~11 .lut_mask = 16'hE6A2;
defparam \ula|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
fiftyfivenm_lcell_comb \ula|Mux26~12 (
// Equation(s):
// \ula|Mux26~12_combout  = (\ula|Mux25~20_combout  & ((\imen|memoria_ROM~92_combout  & (\ula|ShiftRight3~13_combout )) # (!\imen|memoria_ROM~92_combout  & ((\ula|Mux26~11_combout ))))) # (!\ula|Mux25~20_combout  & (((\ula|Mux26~11_combout ))))

	.dataa(\ula|ShiftRight3~13_combout ),
	.datab(\ula|Mux25~20_combout ),
	.datac(\ula|Mux26~11_combout ),
	.datad(\imen|memoria_ROM~92_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~12 .lut_mask = 16'hB8F0;
defparam \ula|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[5]~90 (
// Equation(s):
// \mux_valor_write_data|saida[5]~90_combout  = (\ula|Mux26~12_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [7]),
	.datad(\ula|Mux26~12_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[5]~90 .lut_mask = 16'hDF00;
defparam \mux_valor_write_data|saida[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
fiftyfivenm_lcell_comb \regfile|regs[31][5]~feeder (
// Equation(s):
// \regfile|regs[31][5]~feeder_combout  = \mux_valor_write_data|saida[5]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[5]~90_combout ),
	.cin(gnd),
	.combout(\regfile|regs[31][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[31][5]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[31][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N11
dffeas \regfile|regs[31][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[31][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][5] .is_wysiwyg = "true";
defparam \regfile|regs[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~281 (
// Equation(s):
// \regfile|ReadData1[5]~281_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[27][5]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[19][5]~q ))))

	.dataa(\regfile|regs[19][5]~q ),
	.datab(\regfile|regs[27][5]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~281_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~281 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[5]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~282 (
// Equation(s):
// \regfile|ReadData1[5]~282_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[5]~281_combout  & (\regfile|regs[31][5]~q )) # (!\regfile|ReadData1[5]~281_combout  & ((\regfile|regs[23][5]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[5]~281_combout ))))

	.dataa(\regfile|regs[31][5]~q ),
	.datab(\regfile|regs[23][5]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[5]~281_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~282_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~282 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[5]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~274 (
// Equation(s):
// \regfile|ReadData1[5]~274_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & (\regfile|regs[25][5]~q )) # (!\imen|memoria_ROM~7_combout  & 
// ((\regfile|regs[17][5]~q )))))

	.dataa(\regfile|regs[25][5]~q ),
	.datab(\regfile|regs[17][5]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~274_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~274 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[5]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~275 (
// Equation(s):
// \regfile|ReadData1[5]~275_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[5]~274_combout  & (\regfile|regs[29][5]~q )) # (!\regfile|ReadData1[5]~274_combout  & ((\regfile|regs[21][5]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[5]~274_combout ))))

	.dataa(\regfile|regs[29][5]~q ),
	.datab(\regfile|regs[21][5]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[5]~274_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~275_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~275 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[5]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~278 (
// Equation(s):
// \regfile|ReadData1[5]~278_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[20][5]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[16][5]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[16][5]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[20][5]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~278_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~278 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[5]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~279 (
// Equation(s):
// \regfile|ReadData1[5]~279_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[5]~278_combout  & (\regfile|regs[28][5]~q )) # (!\regfile|ReadData1[5]~278_combout  & ((\regfile|regs[24][5]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[5]~278_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[28][5]~q ),
	.datac(\regfile|regs[24][5]~q ),
	.datad(\regfile|ReadData1[5]~278_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~279_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~279 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[5]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~276 (
// Equation(s):
// \regfile|ReadData1[5]~276_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[22][5]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[18][5]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\regfile|regs[18][5]~q ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|regs[22][5]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~276_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~276 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[5]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~277 (
// Equation(s):
// \regfile|ReadData1[5]~277_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[5]~276_combout  & (\regfile|regs[30][5]~q )) # (!\regfile|ReadData1[5]~276_combout  & ((\regfile|regs[26][5]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[5]~276_combout ))))

	.dataa(\regfile|regs[30][5]~q ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|regs[26][5]~q ),
	.datad(\regfile|ReadData1[5]~276_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~277_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~277 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[5]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~280 (
// Equation(s):
// \regfile|ReadData1[5]~280_combout  = (\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout )) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[5]~277_combout ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|ReadData1[5]~279_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[5]~279_combout ),
	.datad(\regfile|ReadData1[5]~277_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~280_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~280 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[5]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~283 (
// Equation(s):
// \regfile|ReadData1[5]~283_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[5]~280_combout  & (\regfile|ReadData1[5]~282_combout )) # (!\regfile|ReadData1[5]~280_combout  & ((\regfile|ReadData1[5]~275_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[5]~280_combout ))))

	.dataa(\regfile|ReadData1[5]~282_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[5]~275_combout ),
	.datad(\regfile|ReadData1[5]~280_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~283_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~283 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[5]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[5]~698 (
// Equation(s):
// \regfile|ReadData1[5]~698_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[5]~283_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[5]~293_combout )))))

	.dataa(\imen|memoria_ROM~18_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[5]~283_combout ),
	.datad(\regfile|ReadData1[5]~293_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[5]~698_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[5]~698 .lut_mask = 16'h3120;
defparam \regfile|ReadData1[5]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
fiftyfivenm_lcell_comb \ula|Add1~12 (
// Equation(s):
// \ula|Add1~12_combout  = ((\regfile|ReadData1[6]~697_combout  $ (\mux_in_2_ALU|saida[6]~601_combout  $ (\ula|Add1~11 )))) # (GND)
// \ula|Add1~13  = CARRY((\regfile|ReadData1[6]~697_combout  & ((!\ula|Add1~11 ) # (!\mux_in_2_ALU|saida[6]~601_combout ))) # (!\regfile|ReadData1[6]~697_combout  & (!\mux_in_2_ALU|saida[6]~601_combout  & !\ula|Add1~11 )))

	.dataa(\regfile|ReadData1[6]~697_combout ),
	.datab(\mux_in_2_ALU|saida[6]~601_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~11 ),
	.combout(\ula|Add1~12_combout ),
	.cout(\ula|Add1~13 ));
// synopsys translate_off
defparam \ula|Add1~12 .lut_mask = 16'h962B;
defparam \ula|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
fiftyfivenm_lcell_comb \ula|Add1~14 (
// Equation(s):
// \ula|Add1~14_combout  = (\mux_in_2_ALU|saida[7]~579_combout  & ((\regfile|ReadData1[7]~696_combout  & (!\ula|Add1~13 )) # (!\regfile|ReadData1[7]~696_combout  & ((\ula|Add1~13 ) # (GND))))) # (!\mux_in_2_ALU|saida[7]~579_combout  & 
// ((\regfile|ReadData1[7]~696_combout  & (\ula|Add1~13  & VCC)) # (!\regfile|ReadData1[7]~696_combout  & (!\ula|Add1~13 ))))
// \ula|Add1~15  = CARRY((\mux_in_2_ALU|saida[7]~579_combout  & ((!\ula|Add1~13 ) # (!\regfile|ReadData1[7]~696_combout ))) # (!\mux_in_2_ALU|saida[7]~579_combout  & (!\regfile|ReadData1[7]~696_combout  & !\ula|Add1~13 )))

	.dataa(\mux_in_2_ALU|saida[7]~579_combout ),
	.datab(\regfile|ReadData1[7]~696_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~13 ),
	.combout(\ula|Add1~14_combout ),
	.cout(\ula|Add1~15 ));
// synopsys translate_off
defparam \ula|Add1~14 .lut_mask = 16'h692B;
defparam \ula|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
fiftyfivenm_lcell_comb \ula|Mux24~10 (
// Equation(s):
// \ula|Mux24~10_combout  = (\ula|Mux25~35_combout  & (((!\ula|Mux25~33_combout )))) # (!\ula|Mux25~35_combout  & ((\ula|Mux25~33_combout  & ((\ula|ShiftRight3~13_combout ))) # (!\ula|Mux25~33_combout  & (\ula|Add1~14_combout ))))

	.dataa(\ula|Mux25~35_combout ),
	.datab(\ula|Add1~14_combout ),
	.datac(\ula|Mux25~33_combout ),
	.datad(\ula|ShiftRight3~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~10 .lut_mask = 16'h5E0E;
defparam \ula|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
fiftyfivenm_lcell_comb \ula|ShiftLeft1~20 (
// Equation(s):
// \ula|ShiftLeft1~20_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[6]~315_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[7]~273_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\regfile|ReadData1[6]~315_combout ),
	.datad(\regfile|ReadData1[7]~273_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~20 .lut_mask = 16'h3120;
defparam \ula|ShiftLeft1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~569 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~569_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[25][7]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[17][7]~q )))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[25][7]~q ),
	.datac(\regfile|regs[17][7]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~569_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~569 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[7]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~570 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~570_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[7]~569_combout  & ((\regfile|regs[29][7]~q ))) # (!\mux_in_2_ALU|saida[7]~569_combout  & (\regfile|regs[21][7]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[7]~569_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[21][7]~q ),
	.datac(\regfile|regs[29][7]~q ),
	.datad(\mux_in_2_ALU|saida[7]~569_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~570_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~570 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[7]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~571 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~571_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][7]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][7]~q )))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[22][7]~q ),
	.datac(\regfile|regs[18][7]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~571_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~571 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[7]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~572 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~572_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[7]~571_combout  & ((\regfile|regs[30][7]~q ))) # (!\mux_in_2_ALU|saida[7]~571_combout  & (\regfile|regs[26][7]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[7]~571_combout ))))

	.dataa(\regfile|regs[26][7]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[30][7]~q ),
	.datad(\mux_in_2_ALU|saida[7]~571_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~572_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~572 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[7]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~573 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~573_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & ((\regfile|regs[20][7]~q ))) # (!\imen|memoria_ROM~23_combout  & 
// (\regfile|regs[16][7]~q ))))

	.dataa(\regfile|regs[16][7]~q ),
	.datab(\regfile|regs[20][7]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~573_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~573 .lut_mask = 16'hFC0A;
defparam \mux_in_2_ALU|saida[7]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~574 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~574_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[7]~573_combout  & ((\regfile|regs[28][7]~q ))) # (!\mux_in_2_ALU|saida[7]~573_combout  & (\regfile|regs[24][7]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[7]~573_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[24][7]~q ),
	.datac(\regfile|regs[28][7]~q ),
	.datad(\mux_in_2_ALU|saida[7]~573_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~574_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~574 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[7]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~575 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~575_combout  = (\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout ) # ((\mux_in_2_ALU|saida[7]~572_combout )))) # (!\imen|memoria_ROM~39_combout  & (!\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[7]~574_combout 
// ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[7]~572_combout ),
	.datad(\mux_in_2_ALU|saida[7]~574_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~575_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~575 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[7]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~576 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~576_combout  = (\imen|memoria_ROM~29_combout  & (((\regfile|regs[27][7]~q ) # (\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & (\regfile|regs[19][7]~q  & ((!\imen|memoria_ROM~23_combout ))))

	.dataa(\regfile|regs[19][7]~q ),
	.datab(\regfile|regs[27][7]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~576_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~576 .lut_mask = 16'hF0CA;
defparam \mux_in_2_ALU|saida[7]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~577 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~577_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[7]~576_combout  & (\regfile|regs[31][7]~q )) # (!\mux_in_2_ALU|saida[7]~576_combout  & ((\regfile|regs[23][7]~q ))))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[7]~576_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\regfile|regs[31][7]~q ),
	.datac(\regfile|regs[23][7]~q ),
	.datad(\mux_in_2_ALU|saida[7]~576_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~577_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~577 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[7]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~578 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~578_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[7]~575_combout  & ((\mux_in_2_ALU|saida[7]~577_combout ))) # (!\mux_in_2_ALU|saida[7]~575_combout  & (\mux_in_2_ALU|saida[7]~570_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[7]~575_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\mux_in_2_ALU|saida[7]~570_combout ),
	.datac(\mux_in_2_ALU|saida[7]~575_combout ),
	.datad(\mux_in_2_ALU|saida[7]~577_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~578_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~578 .lut_mask = 16'hF858;
defparam \mux_in_2_ALU|saida[7]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
fiftyfivenm_lcell_comb \ula|result~14 (
// Equation(s):
// \ula|result~14_combout  = \regfile|ReadData1[7]~696_combout  $ (((\mux_in_2_ALU|saida[7]~568_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[7]~578_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[7]~578_combout ),
	.datac(\mux_in_2_ALU|saida[7]~568_combout ),
	.datad(\regfile|ReadData1[7]~696_combout ),
	.cin(gnd),
	.combout(\ula|result~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~14 .lut_mask = 16'h07F8;
defparam \ula|result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
fiftyfivenm_lcell_comb \ula|Mux24~6 (
// Equation(s):
// \ula|Mux24~6_combout  = (\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux2~11_combout  & ((\regfile|ReadData1[7]~696_combout ) # (\mux_in_2_ALU|saida[7]~579_combout )))) # (!\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux2~11_combout ) # 
// ((\regfile|ReadData1[7]~696_combout  & \mux_in_2_ALU|saida[7]~579_combout ))))

	.dataa(\regfile|ReadData1[7]~696_combout ),
	.datab(\ula_ctrl|Mux3~12_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\mux_in_2_ALU|saida[7]~579_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~6 .lut_mask = 16'h3E38;
defparam \ula|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
fiftyfivenm_lcell_comb \ula|Mux24~7 (
// Equation(s):
// \ula|Mux24~7_combout  = (\ula|Mux24~6_combout  & (((\ula|Add0~14_combout )) # (!\ula|Mux25~15_combout ))) # (!\ula|Mux24~6_combout  & (\ula|Mux25~15_combout  & ((\ula|ShiftLeft0~39_combout ))))

	.dataa(\ula|Mux24~6_combout ),
	.datab(\ula|Mux25~15_combout ),
	.datac(\ula|Add0~14_combout ),
	.datad(\ula|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~7 .lut_mask = 16'hE6A2;
defparam \ula|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
fiftyfivenm_lcell_comb \ula|Mux24~8 (
// Equation(s):
// \ula|Mux24~8_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~14_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux24~7_combout ))))) # (!\ula|Mux25~16_combout  & (((!\ula|Mux25~17_combout ))))

	.dataa(\ula|Mux25~16_combout ),
	.datab(\ula|result~14_combout ),
	.datac(\ula|Mux25~17_combout ),
	.datad(\ula|Mux24~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~8 .lut_mask = 16'h8F85;
defparam \ula|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
fiftyfivenm_lcell_comb \ula|Mux24~9 (
// Equation(s):
// \ula|Mux24~9_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux24~8_combout  & ((\ula|ShiftLeft1~20_combout ))) # (!\ula|Mux24~8_combout  & (\ula|ShiftLeft1~18_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux24~8_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~18_combout ),
	.datac(\ula|ShiftLeft1~20_combout ),
	.datad(\ula|Mux24~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~9 .lut_mask = 16'hF588;
defparam \ula|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
fiftyfivenm_lcell_comb \ula|Mux24~13 (
// Equation(s):
// \ula|Mux24~13_combout  = (\ula|Mux24~9_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\ula_ctrl|Mux0~9_combout ) # (\imen|memoria_ROM~84_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|Mux24~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~13 .lut_mask = 16'hFE00;
defparam \ula|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
fiftyfivenm_lcell_comb \ula|result~13 (
// Equation(s):
// \ula|result~13_combout  = (\mux_in_2_ALU|saida[7]~568_combout ) # ((\regfile|ReadData1[7]~696_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[7]~578_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[7]~578_combout ),
	.datac(\mux_in_2_ALU|saida[7]~568_combout ),
	.datad(\regfile|ReadData1[7]~696_combout ),
	.cin(gnd),
	.combout(\ula|result~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~13 .lut_mask = 16'hFFF8;
defparam \ula|result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
fiftyfivenm_lcell_comb \ula|ShiftRight1~59 (
// Equation(s):
// \ula|ShiftRight1~59_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~16_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~22_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~22_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~59_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~59 .lut_mask = 16'h5404;
defparam \ula|ShiftRight1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
fiftyfivenm_lcell_comb \ula|ShiftRight1~58 (
// Equation(s):
// \ula|ShiftRight1~58_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~23_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~20_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~20_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~58 .lut_mask = 16'h5404;
defparam \ula|ShiftRight1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~96 (
// Equation(s):
// \ula|ShiftRight0~96_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~42_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~36_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\ula|ShiftRight1~36_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\ula|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~96 .lut_mask = 16'h0E04;
defparam \ula|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
fiftyfivenm_lcell_comb \ula|Mux24~2 (
// Equation(s):
// \ula|Mux24~2_combout  = (\ula|Mux25~11_combout  & ((\ula|Mux25~12_combout  & (\ula|ShiftRight0~96_combout )) # (!\ula|Mux25~12_combout  & ((\ula|ShiftRight0~95_combout ))))) # (!\ula|Mux25~11_combout  & (\ula|Mux25~12_combout ))

	.dataa(\ula|Mux25~11_combout ),
	.datab(\ula|Mux25~12_combout ),
	.datac(\ula|ShiftRight0~96_combout ),
	.datad(\ula|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~2 .lut_mask = 16'hE6C4;
defparam \ula|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
fiftyfivenm_lcell_comb \ula|Mux24~3 (
// Equation(s):
// \ula|Mux24~3_combout  = (\ula|Mux25~10_combout  & (((\ula|Mux24~2_combout )))) # (!\ula|Mux25~10_combout  & ((\ula|Mux24~2_combout  & (\ula|ShiftRight1~59_combout )) # (!\ula|Mux24~2_combout  & ((\ula|ShiftRight1~58_combout )))))

	.dataa(\ula|ShiftRight1~59_combout ),
	.datab(\ula|Mux25~10_combout ),
	.datac(\ula|ShiftRight1~58_combout ),
	.datad(\ula|Mux24~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~3 .lut_mask = 16'hEE30;
defparam \ula|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
fiftyfivenm_lcell_comb \ula|Mux24~4 (
// Equation(s):
// \ula|Mux24~4_combout  = (\ula|Mux25~14_combout  & (((\ula|Mux25~13_combout )))) # (!\ula|Mux25~14_combout  & ((\ula|Mux25~13_combout  & ((\ula|Mux24~3_combout ))) # (!\ula|Mux25~13_combout  & (!\ula|result~13_combout ))))

	.dataa(\ula|Mux25~14_combout ),
	.datab(\ula|result~13_combout ),
	.datac(\ula|Mux25~13_combout ),
	.datad(\ula|Mux24~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~4 .lut_mask = 16'hF1A1;
defparam \ula|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
fiftyfivenm_lcell_comb \ula|Mux24~5 (
// Equation(s):
// \ula|Mux24~5_combout  = (\ula|Mux25~14_combout  & ((\ula|Mux24~4_combout  & ((\ula|ShiftRight1~60_combout ))) # (!\ula|Mux24~4_combout  & (\regfile|ReadData1[31]~20_combout )))) # (!\ula|Mux25~14_combout  & (((\ula|Mux24~4_combout ))))

	.dataa(\ula|Mux25~14_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|ShiftRight1~60_combout ),
	.datad(\ula|Mux24~4_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~5 .lut_mask = 16'hF588;
defparam \ula|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
fiftyfivenm_lcell_comb \ula|Mux24~11 (
// Equation(s):
// \ula|Mux24~11_combout  = (\ula|Mux24~10_combout  & (((\ula|Mux24~13_combout )) # (!\ula|Mux25~18_combout ))) # (!\ula|Mux24~10_combout  & (\ula|Mux25~18_combout  & ((\ula|Mux24~5_combout ))))

	.dataa(\ula|Mux24~10_combout ),
	.datab(\ula|Mux25~18_combout ),
	.datac(\ula|Mux24~13_combout ),
	.datad(\ula|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~11 .lut_mask = 16'hE6A2;
defparam \ula|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
fiftyfivenm_lcell_comb \ula|Mux24~12 (
// Equation(s):
// \ula|Mux24~12_combout  = (\imen|memoria_ROM~92_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~16_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux24~11_combout ))))) # (!\imen|memoria_ROM~92_combout  & (((\ula|Mux24~11_combout ))))

	.dataa(\ula|ShiftRight3~16_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\ula|Mux25~20_combout ),
	.datad(\ula|Mux24~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~12 .lut_mask = 16'hBF80;
defparam \ula|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[7]~91 (
// Equation(s):
// \mux_valor_write_data|saida[7]~91_combout  = (\ula|Mux24~12_combout  & (((\pc|PC [6]) # (!\uc|Decoder0~1_combout )) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux24~12_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[7]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[7]~91 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[7]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
fiftyfivenm_lcell_comb \regfile|regs[14][7]~feeder (
// Equation(s):
// \regfile|regs[14][7]~feeder_combout  = \mux_valor_write_data|saida[7]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[7]~91_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][7]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \regfile|regs[14][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][7] .is_wysiwyg = "true";
defparam \regfile|regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~565 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~565_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[13][7]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[12][7]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[13][7]~q ),
	.datac(\regfile|regs[12][7]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~565_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~565 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[7]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~566 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~566_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[7]~565_combout  & ((\regfile|regs[15][7]~q ))) # (!\mux_in_2_ALU|saida[7]~565_combout  & (\regfile|regs[14][7]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[7]~565_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[14][7]~q ),
	.datac(\regfile|regs[15][7]~q ),
	.datad(\mux_in_2_ALU|saida[7]~565_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~566_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~566 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[7]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~558 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~558_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[5][7]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[4][7]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\regfile|regs[5][7]~q ),
	.datac(\regfile|regs[4][7]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~558_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~558 .lut_mask = 16'hAAD8;
defparam \mux_in_2_ALU|saida[7]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~559 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~559_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[7]~558_combout  & ((\regfile|regs[7][7]~q ))) # (!\mux_in_2_ALU|saida[7]~558_combout  & (\regfile|regs[6][7]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[7]~558_combout ))))

	.dataa(\regfile|regs[6][7]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[7][7]~q ),
	.datad(\mux_in_2_ALU|saida[7]~558_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~559_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~559 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[7]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~562 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~562_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][7]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][7]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[3][7]~q ),
	.datac(\regfile|regs[1][7]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~562_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~562 .lut_mask = 16'hD800;
defparam \mux_in_2_ALU|saida[7]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~563 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~563_combout  = (\mux_in_2_ALU|saida[7]~562_combout ) # ((\imen|memoria_ROM~39_combout  & (\regfile|regs[2][7]~q  & !\imen|memoria_ROM~35_combout )))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\mux_in_2_ALU|saida[7]~562_combout ),
	.datac(\regfile|regs[2][7]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~563_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~563 .lut_mask = 16'hCCEC;
defparam \mux_in_2_ALU|saida[7]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~560 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~560_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][7]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][7]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\regfile|regs[10][7]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[8][7]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~560_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~560 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[7]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~561 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~561_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[7]~560_combout  & ((\regfile|regs[11][7]~q ))) # (!\mux_in_2_ALU|saida[7]~560_combout  & (\regfile|regs[9][7]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[7]~560_combout ))))

	.dataa(\regfile|regs[9][7]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][7]~q ),
	.datad(\mux_in_2_ALU|saida[7]~560_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~561_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~561 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[7]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~564 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~564_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[7]~561_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & (\mux_in_2_ALU|saida[7]~563_combout 
// )))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[7]~563_combout ),
	.datad(\mux_in_2_ALU|saida[7]~561_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~564_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~564 .lut_mask = 16'hBA98;
defparam \mux_in_2_ALU|saida[7]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~567 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~567_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[7]~564_combout  & (\mux_in_2_ALU|saida[7]~566_combout )) # (!\mux_in_2_ALU|saida[7]~564_combout  & ((\mux_in_2_ALU|saida[7]~559_combout ))))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[7]~564_combout ))))

	.dataa(\mux_in_2_ALU|saida[7]~566_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[7]~559_combout ),
	.datad(\mux_in_2_ALU|saida[7]~564_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~567_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~567 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[7]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~568 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~568_combout  = (\mux_in_2_ALU|saida[31]~713_combout  & ((\mux_in_2_ALU|saida[7]~567_combout ) # ((\imen|memoria_ROM~92_combout  & \uc|WideOr0~2_combout )))) # (!\mux_in_2_ALU|saida[31]~713_combout  & (\imen|memoria_ROM~92_combout  & 
// (\uc|WideOr0~2_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\uc|WideOr0~2_combout ),
	.datad(\mux_in_2_ALU|saida[7]~567_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~568_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~568 .lut_mask = 16'hEAC0;
defparam \mux_in_2_ALU|saida[7]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[7]~579 (
// Equation(s):
// \mux_in_2_ALU|saida[7]~579_combout  = (\mux_in_2_ALU|saida[7]~568_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[7]~578_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[7]~568_combout ),
	.datad(\mux_in_2_ALU|saida[7]~578_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[7]~579_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[7]~579 .lut_mask = 16'hFAF0;
defparam \mux_in_2_ALU|saida[7]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
fiftyfivenm_lcell_comb \ula|Add1~16 (
// Equation(s):
// \ula|Add1~16_combout  = ((\regfile|ReadData1[8]~695_combout  $ (\mux_in_2_ALU|saida[8]~535_combout  $ (\ula|Add1~15 )))) # (GND)
// \ula|Add1~17  = CARRY((\regfile|ReadData1[8]~695_combout  & ((!\ula|Add1~15 ) # (!\mux_in_2_ALU|saida[8]~535_combout ))) # (!\regfile|ReadData1[8]~695_combout  & (!\mux_in_2_ALU|saida[8]~535_combout  & !\ula|Add1~15 )))

	.dataa(\regfile|ReadData1[8]~695_combout ),
	.datab(\mux_in_2_ALU|saida[8]~535_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~15 ),
	.combout(\ula|Add1~16_combout ),
	.cout(\ula|Add1~17 ));
// synopsys translate_off
defparam \ula|Add1~16 .lut_mask = 16'h962B;
defparam \ula|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
fiftyfivenm_lcell_comb \ula|Add1~18 (
// Equation(s):
// \ula|Add1~18_combout  = (\mux_in_2_ALU|saida[9]~513_combout  & ((\regfile|ReadData1[9]~694_combout  & (!\ula|Add1~17 )) # (!\regfile|ReadData1[9]~694_combout  & ((\ula|Add1~17 ) # (GND))))) # (!\mux_in_2_ALU|saida[9]~513_combout  & 
// ((\regfile|ReadData1[9]~694_combout  & (\ula|Add1~17  & VCC)) # (!\regfile|ReadData1[9]~694_combout  & (!\ula|Add1~17 ))))
// \ula|Add1~19  = CARRY((\mux_in_2_ALU|saida[9]~513_combout  & ((!\ula|Add1~17 ) # (!\regfile|ReadData1[9]~694_combout ))) # (!\mux_in_2_ALU|saida[9]~513_combout  & (!\regfile|ReadData1[9]~694_combout  & !\ula|Add1~17 )))

	.dataa(\mux_in_2_ALU|saida[9]~513_combout ),
	.datab(\regfile|ReadData1[9]~694_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~17 ),
	.combout(\ula|Add1~18_combout ),
	.cout(\ula|Add1~19 ));
// synopsys translate_off
defparam \ula|Add1~18 .lut_mask = 16'h692B;
defparam \ula|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~503 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~503_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[25][9]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[17][9]~q )))))

	.dataa(\regfile|regs[25][9]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[17][9]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~503_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~503 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[9]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~504 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~504_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[9]~503_combout  & ((\regfile|regs[29][9]~q ))) # (!\mux_in_2_ALU|saida[9]~503_combout  & (\regfile|regs[21][9]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[9]~503_combout ))))

	.dataa(\regfile|regs[21][9]~q ),
	.datab(\regfile|regs[29][9]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[9]~503_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~504_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~504 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[9]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~510 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~510_combout  = (\imen|memoria_ROM~23_combout  & (((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & ((\imen|memoria_ROM~29_combout  & (\regfile|regs[27][9]~q )) # (!\imen|memoria_ROM~29_combout  & 
// ((\regfile|regs[19][9]~q )))))

	.dataa(\regfile|regs[27][9]~q ),
	.datab(\regfile|regs[19][9]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~510_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~510 .lut_mask = 16'hFA0C;
defparam \mux_in_2_ALU|saida[9]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~511 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~511_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[9]~510_combout  & ((\regfile|regs[31][9]~q ))) # (!\mux_in_2_ALU|saida[9]~510_combout  & (\regfile|regs[23][9]~q )))) # (!\imen|memoria_ROM~23_combout  & 
// (((\mux_in_2_ALU|saida[9]~510_combout ))))

	.dataa(\regfile|regs[23][9]~q ),
	.datab(\regfile|regs[31][9]~q ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\mux_in_2_ALU|saida[9]~510_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~511_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~511 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[9]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~505 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~505_combout  = (\imen|memoria_ROM~29_combout  & (((\imen|memoria_ROM~23_combout )))) # (!\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout  & (\regfile|regs[22][9]~q )) # (!\imen|memoria_ROM~23_combout  & 
// ((\regfile|regs[18][9]~q )))))

	.dataa(\regfile|regs[22][9]~q ),
	.datab(\imen|memoria_ROM~29_combout ),
	.datac(\regfile|regs[18][9]~q ),
	.datad(\imen|memoria_ROM~23_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~505_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~505 .lut_mask = 16'hEE30;
defparam \mux_in_2_ALU|saida[9]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~506 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~506_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[9]~505_combout  & ((\regfile|regs[30][9]~q ))) # (!\mux_in_2_ALU|saida[9]~505_combout  & (\regfile|regs[26][9]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[9]~505_combout ))))

	.dataa(\regfile|regs[26][9]~q ),
	.datab(\regfile|regs[30][9]~q ),
	.datac(\imen|memoria_ROM~29_combout ),
	.datad(\mux_in_2_ALU|saida[9]~505_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~506_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~506 .lut_mask = 16'hCFA0;
defparam \mux_in_2_ALU|saida[9]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~507 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~507_combout  = (\imen|memoria_ROM~23_combout  & ((\regfile|regs[20][9]~q ) # ((\imen|memoria_ROM~29_combout )))) # (!\imen|memoria_ROM~23_combout  & (((\regfile|regs[16][9]~q  & !\imen|memoria_ROM~29_combout ))))

	.dataa(\regfile|regs[20][9]~q ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\regfile|regs[16][9]~q ),
	.datad(\imen|memoria_ROM~29_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~507_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~507 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[9]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~508 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~508_combout  = (\imen|memoria_ROM~29_combout  & ((\mux_in_2_ALU|saida[9]~507_combout  & ((\regfile|regs[28][9]~q ))) # (!\mux_in_2_ALU|saida[9]~507_combout  & (\regfile|regs[24][9]~q )))) # (!\imen|memoria_ROM~29_combout  & 
// (((\mux_in_2_ALU|saida[9]~507_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\regfile|regs[24][9]~q ),
	.datac(\regfile|regs[28][9]~q ),
	.datad(\mux_in_2_ALU|saida[9]~507_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~508_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~508 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[9]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~509 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~509_combout  = (\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\mux_in_2_ALU|saida[9]~506_combout )) # (!\imen|memoria_ROM~39_combout  & 
// ((\mux_in_2_ALU|saida[9]~508_combout )))))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\mux_in_2_ALU|saida[9]~506_combout ),
	.datad(\mux_in_2_ALU|saida[9]~508_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~509_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~509 .lut_mask = 16'hD9C8;
defparam \mux_in_2_ALU|saida[9]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~512 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~512_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[9]~509_combout  & ((\mux_in_2_ALU|saida[9]~511_combout ))) # (!\mux_in_2_ALU|saida[9]~509_combout  & (\mux_in_2_ALU|saida[9]~504_combout )))) # 
// (!\imen|memoria_ROM~35_combout  & (((\mux_in_2_ALU|saida[9]~509_combout ))))

	.dataa(\mux_in_2_ALU|saida[9]~504_combout ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\mux_in_2_ALU|saida[9]~511_combout ),
	.datad(\mux_in_2_ALU|saida[9]~509_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~512_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~512 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[9]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
fiftyfivenm_lcell_comb \ula|result~17 (
// Equation(s):
// \ula|result~17_combout  = (\regfile|ReadData1[9]~694_combout ) # ((\mux_in_2_ALU|saida[9]~502_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[9]~512_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[9]~512_combout ),
	.datac(\regfile|ReadData1[9]~694_combout ),
	.datad(\mux_in_2_ALU|saida[9]~502_combout ),
	.cin(gnd),
	.combout(\ula|result~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~17 .lut_mask = 16'hFFF8;
defparam \ula|result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~100 (
// Equation(s):
// \ula|ShiftRight0~100_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~44_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~50_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\mux_in_2_ALU|saida[2]~644_combout ),
	.datac(\ula|ShiftRight0~50_combout ),
	.datad(\ula|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~100 .lut_mask = 16'h5410;
defparam \ula|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
fiftyfivenm_lcell_comb \ula|Mux22~2 (
// Equation(s):
// \ula|Mux22~2_combout  = (\ula|Mux19~6_combout  & (((\ula|ShiftRight1~62_combout )) # (!\ula|Mux19~5_combout ))) # (!\ula|Mux19~6_combout  & (\ula|Mux19~5_combout  & ((\ula|ShiftRight0~114_combout ))))

	.dataa(\ula|Mux19~6_combout ),
	.datab(\ula|Mux19~5_combout ),
	.datac(\ula|ShiftRight1~62_combout ),
	.datad(\ula|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~2 .lut_mask = 16'hE6A2;
defparam \ula|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
fiftyfivenm_lcell_comb \ula|Mux22~3 (
// Equation(s):
// \ula|Mux22~3_combout  = (\ula|ShiftLeft0~9_combout  & ((\ula|Mux22~2_combout  & ((\ula|ShiftRight0~60_combout ))) # (!\ula|Mux22~2_combout  & (\ula|ShiftRight0~100_combout )))) # (!\ula|ShiftLeft0~9_combout  & (((\ula|Mux22~2_combout ))))

	.dataa(\ula|ShiftRight0~100_combout ),
	.datab(\ula|ShiftRight0~60_combout ),
	.datac(\ula|ShiftLeft0~9_combout ),
	.datad(\ula|Mux22~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~3 .lut_mask = 16'hCFA0;
defparam \ula|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft1~22 (
// Equation(s):
// \ula|ShiftLeft1~22_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[8]~420_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[9]~378_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[8]~420_combout ),
	.datad(\regfile|ReadData1[9]~378_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~22 .lut_mask = 16'h5140;
defparam \ula|ShiftLeft1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
fiftyfivenm_lcell_comb \ula|result~18 (
// Equation(s):
// \ula|result~18_combout  = \regfile|ReadData1[9]~694_combout  $ (((\mux_in_2_ALU|saida[9]~502_combout ) # ((\mux_in_2_ALU|saida[9]~512_combout  & \mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[9]~512_combout ),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\regfile|ReadData1[9]~694_combout ),
	.datad(\mux_in_2_ALU|saida[9]~502_combout ),
	.cin(gnd),
	.combout(\ula|result~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~18 .lut_mask = 16'h0F78;
defparam \ula|result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
fiftyfivenm_lcell_comb \ula|Mux22~4 (
// Equation(s):
// \ula|Mux22~4_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux2~11_combout  & ((\regfile|ReadData1[9]~694_combout  & ((\ula_ctrl|Mux3~12_combout ) # (\mux_in_2_ALU|saida[9]~513_combout ))) # 
// (!\regfile|ReadData1[9]~694_combout  & (\ula_ctrl|Mux3~12_combout  & \mux_in_2_ALU|saida[9]~513_combout ))))

	.dataa(\regfile|ReadData1[9]~694_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\mux_in_2_ALU|saida[9]~513_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~4 .lut_mask = 16'h3E2C;
defparam \ula|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
fiftyfivenm_lcell_comb \ula|Mux22~5 (
// Equation(s):
// \ula|Mux22~5_combout  = (\ula|Mux22~4_combout  & ((\ula|Add0~18_combout ) # ((!\ula|Mux25~15_combout )))) # (!\ula|Mux22~4_combout  & (((\ula|Mux25~15_combout  & \ula|ShiftLeft0~47_combout ))))

	.dataa(\ula|Add0~18_combout ),
	.datab(\ula|Mux22~4_combout ),
	.datac(\ula|Mux25~15_combout ),
	.datad(\ula|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~5 .lut_mask = 16'hBC8C;
defparam \ula|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
fiftyfivenm_lcell_comb \ula|Mux22~6 (
// Equation(s):
// \ula|Mux22~6_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~18_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux22~5_combout ))))) # (!\ula|Mux25~16_combout  & (((!\ula|Mux25~17_combout ))))

	.dataa(\ula|Mux25~16_combout ),
	.datab(\ula|result~18_combout ),
	.datac(\ula|Mux25~17_combout ),
	.datad(\ula|Mux22~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~6 .lut_mask = 16'h8F85;
defparam \ula|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
fiftyfivenm_lcell_comb \ula|Mux22~7 (
// Equation(s):
// \ula|Mux22~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux22~6_combout  & ((\ula|ShiftLeft1~22_combout ))) # (!\ula|Mux22~6_combout  & (\ula|ShiftLeft1~20_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux22~6_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~20_combout ),
	.datac(\ula|ShiftLeft1~22_combout ),
	.datad(\ula|Mux22~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~7 .lut_mask = 16'hF588;
defparam \ula|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
fiftyfivenm_lcell_comb \ula|Mux22~12 (
// Equation(s):
// \ula|Mux22~12_combout  = (\ula|Mux22~7_combout  & ((\imen|memoria_ROM~84_combout ) # ((\ula_ctrl|Mux2~11_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux22~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~12 .lut_mask = 16'hFE00;
defparam \ula|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
fiftyfivenm_lcell_comb \ula|Mux22~8 (
// Equation(s):
// \ula|Mux22~8_combout  = (\ula|Mux19~8_combout  & ((\ula|Mux19~9_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula|Mux19~9_combout  & ((\ula|Mux22~12_combout ))))) # (!\ula|Mux19~8_combout  & (((!\ula|Mux19~9_combout ))))

	.dataa(\regfile|ReadData1[31]~20_combout ),
	.datab(\ula|Mux19~8_combout ),
	.datac(\ula|Mux19~9_combout ),
	.datad(\ula|Mux22~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~8 .lut_mask = 16'h8F83;
defparam \ula|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
fiftyfivenm_lcell_comb \ula|Mux22~9 (
// Equation(s):
// \ula|Mux22~9_combout  = (\ula|Mux19~7_combout  & (((\ula|Mux22~8_combout )))) # (!\ula|Mux19~7_combout  & ((\ula|Mux22~8_combout  & ((\ula|Mux22~3_combout ))) # (!\ula|Mux22~8_combout  & (!\ula|result~17_combout ))))

	.dataa(\ula|Mux19~7_combout ),
	.datab(\ula|result~17_combout ),
	.datac(\ula|Mux22~3_combout ),
	.datad(\ula|Mux22~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~9 .lut_mask = 16'hFA11;
defparam \ula|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
fiftyfivenm_lcell_comb \ula|Mux22~10 (
// Equation(s):
// \ula|Mux22~10_combout  = (\ula|Mux19~4_combout  & (\ula|Mux25~20_combout )) # (!\ula|Mux19~4_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~16_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux22~9_combout )))))

	.dataa(\ula|Mux19~4_combout ),
	.datab(\ula|Mux25~20_combout ),
	.datac(\ula|ShiftRight3~16_combout ),
	.datad(\ula|Mux22~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~10 .lut_mask = 16'hD9C8;
defparam \ula|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
fiftyfivenm_lcell_comb \ula|Mux22~11 (
// Equation(s):
// \ula|Mux22~11_combout  = (\ula|Mux19~4_combout  & ((\ula|Mux22~10_combout  & (\ula|ShiftRight3~18_combout )) # (!\ula|Mux22~10_combout  & ((\ula|Add1~18_combout ))))) # (!\ula|Mux19~4_combout  & (((\ula|Mux22~10_combout ))))

	.dataa(\ula|ShiftRight3~18_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|Add1~18_combout ),
	.datad(\ula|Mux22~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux22~11 .lut_mask = 16'hBBC0;
defparam \ula|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[9]~88 (
// Equation(s):
// \mux_valor_write_data|saida[9]~88_combout  = (\ula|Mux22~11_combout  & (((\pc|PC [6]) # (!\uc|Decoder0~1_combout )) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\ula|Mux22~11_combout ),
	.datad(\uc|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[9]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[9]~88 .lut_mask = 16'hD0F0;
defparam \mux_valor_write_data|saida[9]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
fiftyfivenm_lcell_comb \regfile|regs[14][9]~feeder (
// Equation(s):
// \regfile|regs[14][9]~feeder_combout  = \mux_valor_write_data|saida[9]~88_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[9]~88_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \regfile|regs[14][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][9] .is_wysiwyg = "true";
defparam \regfile|regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~499 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~499_combout  = (\imen|memoria_ROM~35_combout  & ((\regfile|regs[13][9]~q ) # ((\imen|memoria_ROM~39_combout )))) # (!\imen|memoria_ROM~35_combout  & (((\regfile|regs[12][9]~q  & !\imen|memoria_ROM~39_combout ))))

	.dataa(\regfile|regs[13][9]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[12][9]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~499_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~499 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[9]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~500 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~500_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[9]~499_combout  & ((\regfile|regs[15][9]~q ))) # (!\mux_in_2_ALU|saida[9]~499_combout  & (\regfile|regs[14][9]~q )))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[9]~499_combout ))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[14][9]~q ),
	.datac(\regfile|regs[15][9]~q ),
	.datad(\mux_in_2_ALU|saida[9]~499_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~500_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~500 .lut_mask = 16'hF588;
defparam \mux_in_2_ALU|saida[9]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~492 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~492_combout  = (\imen|memoria_ROM~39_combout  & (((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & ((\imen|memoria_ROM~35_combout  & (\regfile|regs[5][9]~q )) # (!\imen|memoria_ROM~35_combout  & 
// ((\regfile|regs[4][9]~q )))))

	.dataa(\imen|memoria_ROM~39_combout ),
	.datab(\regfile|regs[5][9]~q ),
	.datac(\regfile|regs[4][9]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~492_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~492 .lut_mask = 16'hEE50;
defparam \mux_in_2_ALU|saida[9]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~493 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~493_combout  = (\imen|memoria_ROM~39_combout  & ((\mux_in_2_ALU|saida[9]~492_combout  & (\regfile|regs[7][9]~q )) # (!\mux_in_2_ALU|saida[9]~492_combout  & ((\regfile|regs[6][9]~q ))))) # (!\imen|memoria_ROM~39_combout  & 
// (((\mux_in_2_ALU|saida[9]~492_combout ))))

	.dataa(\regfile|regs[7][9]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[6][9]~q ),
	.datad(\mux_in_2_ALU|saida[9]~492_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~493_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~493 .lut_mask = 16'hBBC0;
defparam \mux_in_2_ALU|saida[9]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~494 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~494_combout  = (\imen|memoria_ROM~39_combout  & ((\regfile|regs[10][9]~q ) # ((\imen|memoria_ROM~35_combout )))) # (!\imen|memoria_ROM~39_combout  & (((\regfile|regs[8][9]~q  & !\imen|memoria_ROM~35_combout ))))

	.dataa(\regfile|regs[10][9]~q ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[8][9]~q ),
	.datad(\imen|memoria_ROM~35_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~494_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~494 .lut_mask = 16'hCCB8;
defparam \mux_in_2_ALU|saida[9]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~495 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~495_combout  = (\imen|memoria_ROM~35_combout  & ((\mux_in_2_ALU|saida[9]~494_combout  & ((\regfile|regs[11][9]~q ))) # (!\mux_in_2_ALU|saida[9]~494_combout  & (\regfile|regs[9][9]~q )))) # (!\imen|memoria_ROM~35_combout  & 
// (((\mux_in_2_ALU|saida[9]~494_combout ))))

	.dataa(\regfile|regs[9][9]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[11][9]~q ),
	.datad(\mux_in_2_ALU|saida[9]~494_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~495_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~495 .lut_mask = 16'hF388;
defparam \mux_in_2_ALU|saida[9]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~496 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~496_combout  = (\imen|memoria_ROM~35_combout  & ((\imen|memoria_ROM~39_combout  & (\regfile|regs[3][9]~q )) # (!\imen|memoria_ROM~39_combout  & ((\regfile|regs[1][9]~q )))))

	.dataa(\regfile|regs[3][9]~q ),
	.datab(\imen|memoria_ROM~35_combout ),
	.datac(\regfile|regs[1][9]~q ),
	.datad(\imen|memoria_ROM~39_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~496_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~496 .lut_mask = 16'h88C0;
defparam \mux_in_2_ALU|saida[9]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~497 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~497_combout  = (\mux_in_2_ALU|saida[9]~496_combout ) # ((!\imen|memoria_ROM~35_combout  & (\imen|memoria_ROM~39_combout  & \regfile|regs[2][9]~q )))

	.dataa(\imen|memoria_ROM~35_combout ),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\regfile|regs[2][9]~q ),
	.datad(\mux_in_2_ALU|saida[9]~496_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~497_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~497 .lut_mask = 16'hFF40;
defparam \mux_in_2_ALU|saida[9]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~498 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~498_combout  = (\imen|memoria_ROM~29_combout  & ((\imen|memoria_ROM~23_combout ) # ((\mux_in_2_ALU|saida[9]~495_combout )))) # (!\imen|memoria_ROM~29_combout  & (!\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[9]~497_combout 
// ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~23_combout ),
	.datac(\mux_in_2_ALU|saida[9]~495_combout ),
	.datad(\mux_in_2_ALU|saida[9]~497_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~498_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~498 .lut_mask = 16'hB9A8;
defparam \mux_in_2_ALU|saida[9]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~501 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~501_combout  = (\imen|memoria_ROM~23_combout  & ((\mux_in_2_ALU|saida[9]~498_combout  & (\mux_in_2_ALU|saida[9]~500_combout )) # (!\mux_in_2_ALU|saida[9]~498_combout  & ((\mux_in_2_ALU|saida[9]~493_combout ))))) # 
// (!\imen|memoria_ROM~23_combout  & (((\mux_in_2_ALU|saida[9]~498_combout ))))

	.dataa(\imen|memoria_ROM~23_combout ),
	.datab(\mux_in_2_ALU|saida[9]~500_combout ),
	.datac(\mux_in_2_ALU|saida[9]~493_combout ),
	.datad(\mux_in_2_ALU|saida[9]~498_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~501_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~501 .lut_mask = 16'hDDA0;
defparam \mux_in_2_ALU|saida[9]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~502 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~502_combout  = (\mux_in_2_ALU|saida[31]~713_combout  & ((\mux_in_2_ALU|saida[9]~501_combout ) # ((\uc|WideOr0~2_combout  & !\imen|memoria_ROM~84_combout )))) # (!\mux_in_2_ALU|saida[31]~713_combout  & (\uc|WideOr0~2_combout  & 
// ((!\imen|memoria_ROM~84_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~713_combout ),
	.datab(\uc|WideOr0~2_combout ),
	.datac(\mux_in_2_ALU|saida[9]~501_combout ),
	.datad(\imen|memoria_ROM~84_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~502_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~502 .lut_mask = 16'hA0EC;
defparam \mux_in_2_ALU|saida[9]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[9]~513 (
// Equation(s):
// \mux_in_2_ALU|saida[9]~513_combout  = (\mux_in_2_ALU|saida[9]~502_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[9]~512_combout ))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(gnd),
	.datac(\mux_in_2_ALU|saida[9]~502_combout ),
	.datad(\mux_in_2_ALU|saida[9]~512_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[9]~513_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[9]~513 .lut_mask = 16'hFAF0;
defparam \mux_in_2_ALU|saida[9]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
fiftyfivenm_lcell_comb \ula|Add1~20 (
// Equation(s):
// \ula|Add1~20_combout  = ((\regfile|ReadData1[10]~693_combout  $ (\mux_in_2_ALU|saida[10]~491_combout  $ (\ula|Add1~19 )))) # (GND)
// \ula|Add1~21  = CARRY((\regfile|ReadData1[10]~693_combout  & ((!\ula|Add1~19 ) # (!\mux_in_2_ALU|saida[10]~491_combout ))) # (!\regfile|ReadData1[10]~693_combout  & (!\mux_in_2_ALU|saida[10]~491_combout  & !\ula|Add1~19 )))

	.dataa(\regfile|ReadData1[10]~693_combout ),
	.datab(\mux_in_2_ALU|saida[10]~491_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~19 ),
	.combout(\ula|Add1~20_combout ),
	.cout(\ula|Add1~21 ));
// synopsys translate_off
defparam \ula|Add1~20 .lut_mask = 16'h962B;
defparam \ula|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
fiftyfivenm_lcell_comb \ula|ShiftRight3~19 (
// Equation(s):
// \ula|ShiftRight3~19_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[13]~210_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[12]~252_combout )))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[13]~210_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[12]~252_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~19 .lut_mask = 16'h0D08;
defparam \ula|ShiftRight3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
fiftyfivenm_lcell_comb \ula|result~19 (
// Equation(s):
// \ula|result~19_combout  = (\mux_in_2_ALU|saida[10]~480_combout ) # ((\regfile|ReadData1[10]~693_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[10]~490_combout )))

	.dataa(\mux_in_2_ALU|saida[10]~480_combout ),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\regfile|ReadData1[10]~693_combout ),
	.datad(\mux_in_2_ALU|saida[10]~490_combout ),
	.cin(gnd),
	.combout(\ula|result~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~19 .lut_mask = 16'hFEFA;
defparam \ula|result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
fiftyfivenm_lcell_comb \ula|ShiftRight0~101 (
// Equation(s):
// \ula|ShiftRight0~101_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~19_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~23_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~19_combout ),
	.datad(\ula|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~101 .lut_mask = 16'h3120;
defparam \ula|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
fiftyfivenm_lcell_comb \ula|Mux21~2 (
// Equation(s):
// \ula|Mux21~2_combout  = (\ula|Mux19~5_combout  & ((\ula|Mux19~6_combout  & ((\ula|ShiftRight1~63_combout ))) # (!\ula|Mux19~6_combout  & (\ula|ShiftRight0~115_combout )))) # (!\ula|Mux19~5_combout  & (\ula|Mux19~6_combout ))

	.dataa(\ula|Mux19~5_combout ),
	.datab(\ula|Mux19~6_combout ),
	.datac(\ula|ShiftRight0~115_combout ),
	.datad(\ula|ShiftRight1~63_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~2 .lut_mask = 16'hEC64;
defparam \ula|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
fiftyfivenm_lcell_comb \ula|Mux21~3 (
// Equation(s):
// \ula|Mux21~3_combout  = (\ula|ShiftLeft0~9_combout  & ((\ula|Mux21~2_combout  & ((\ula|ShiftRight0~69_combout ))) # (!\ula|Mux21~2_combout  & (\ula|ShiftRight0~101_combout )))) # (!\ula|ShiftLeft0~9_combout  & (((\ula|Mux21~2_combout ))))

	.dataa(\ula|ShiftRight0~101_combout ),
	.datab(\ula|ShiftLeft0~9_combout ),
	.datac(\ula|Mux21~2_combout ),
	.datad(\ula|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~3 .lut_mask = 16'hF838;
defparam \ula|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
fiftyfivenm_lcell_comb \ula|ShiftLeft1~21 (
// Equation(s):
// \ula|ShiftLeft1~21_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[7]~273_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[8]~420_combout ))))

	.dataa(\regfile|ReadData1[8]~420_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[7]~273_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~21 .lut_mask = 16'h3202;
defparam \ula|ShiftLeft1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
fiftyfivenm_lcell_comb \ula|ShiftLeft1~23 (
// Equation(s):
// \ula|ShiftLeft1~23_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[9]~378_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[10]~399_combout ))))

	.dataa(\regfile|ReadData1[10]~399_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[9]~378_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~23 .lut_mask = 16'h00E2;
defparam \ula|ShiftLeft1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
fiftyfivenm_lcell_comb \ula|result~20 (
// Equation(s):
// \ula|result~20_combout  = \regfile|ReadData1[10]~693_combout  $ (((\mux_in_2_ALU|saida[10]~480_combout ) # ((\mux_in_2_ALU|saida[10]~490_combout  & \mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[10]~490_combout ),
	.datab(\regfile|ReadData1[10]~693_combout ),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\mux_in_2_ALU|saida[10]~480_combout ),
	.cin(gnd),
	.combout(\ula|result~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~20 .lut_mask = 16'h336C;
defparam \ula|result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
fiftyfivenm_lcell_comb \ula|Mux21~4 (
// Equation(s):
// \ula|Mux21~4_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux2~11_combout  & ((\regfile|ReadData1[10]~693_combout  & ((\mux_in_2_ALU|saida[10]~491_combout ) # (\ula_ctrl|Mux3~12_combout ))) # 
// (!\regfile|ReadData1[10]~693_combout  & (\mux_in_2_ALU|saida[10]~491_combout  & \ula_ctrl|Mux3~12_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\regfile|ReadData1[10]~693_combout ),
	.datac(\mux_in_2_ALU|saida[10]~491_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~4 .lut_mask = 16'h54EA;
defparam \ula|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
fiftyfivenm_lcell_comb \ula|Mux21~5 (
// Equation(s):
// \ula|Mux21~5_combout  = (\ula|Mux21~4_combout  & ((\ula|Add0~20_combout ) # ((!\ula|Mux25~15_combout )))) # (!\ula|Mux21~4_combout  & (((\ula|Mux25~15_combout  & \ula|ShiftLeft0~51_combout ))))

	.dataa(\ula|Mux21~4_combout ),
	.datab(\ula|Add0~20_combout ),
	.datac(\ula|Mux25~15_combout ),
	.datad(\ula|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~5 .lut_mask = 16'hDA8A;
defparam \ula|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
fiftyfivenm_lcell_comb \ula|Mux21~6 (
// Equation(s):
// \ula|Mux21~6_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & (\ula|result~20_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux21~5_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|result~20_combout ),
	.datad(\ula|Mux21~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~6 .lut_mask = 16'hD591;
defparam \ula|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
fiftyfivenm_lcell_comb \ula|Mux21~7 (
// Equation(s):
// \ula|Mux21~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux21~6_combout  & ((\ula|ShiftLeft1~23_combout ))) # (!\ula|Mux21~6_combout  & (\ula|ShiftLeft1~21_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux21~6_combout ))))

	.dataa(\ula|ShiftLeft1~21_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|ShiftLeft1~23_combout ),
	.datad(\ula|Mux21~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~7 .lut_mask = 16'hF388;
defparam \ula|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
fiftyfivenm_lcell_comb \ula|Mux21~12 (
// Equation(s):
// \ula|Mux21~12_combout  = (\ula|Mux21~7_combout  & ((\imen|memoria_ROM~84_combout ) # ((\ula_ctrl|Mux0~9_combout ) # (\ula_ctrl|Mux2~11_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula|Mux21~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~12 .lut_mask = 16'hFE00;
defparam \ula|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
fiftyfivenm_lcell_comb \ula|Mux21~8 (
// Equation(s):
// \ula|Mux21~8_combout  = (\ula|Mux19~8_combout  & ((\ula|Mux19~9_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula|Mux19~9_combout  & ((\ula|Mux21~12_combout ))))) # (!\ula|Mux19~8_combout  & (((!\ula|Mux19~9_combout ))))

	.dataa(\regfile|ReadData1[31]~20_combout ),
	.datab(\ula|Mux19~8_combout ),
	.datac(\ula|Mux19~9_combout ),
	.datad(\ula|Mux21~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~8 .lut_mask = 16'h8F83;
defparam \ula|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
fiftyfivenm_lcell_comb \ula|Mux21~9 (
// Equation(s):
// \ula|Mux21~9_combout  = (\ula|Mux19~7_combout  & (((\ula|Mux21~8_combout )))) # (!\ula|Mux19~7_combout  & ((\ula|Mux21~8_combout  & ((\ula|Mux21~3_combout ))) # (!\ula|Mux21~8_combout  & (!\ula|result~19_combout ))))

	.dataa(\ula|Mux19~7_combout ),
	.datab(\ula|result~19_combout ),
	.datac(\ula|Mux21~3_combout ),
	.datad(\ula|Mux21~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~9 .lut_mask = 16'hFA11;
defparam \ula|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
fiftyfivenm_lcell_comb \ula|Mux21~10 (
// Equation(s):
// \ula|Mux21~10_combout  = (\ula|Mux19~4_combout  & (((\ula|Mux25~20_combout )))) # (!\ula|Mux19~4_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~17_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux21~9_combout )))))

	.dataa(\ula|Mux19~4_combout ),
	.datab(\ula|ShiftRight3~17_combout ),
	.datac(\ula|Mux25~20_combout ),
	.datad(\ula|Mux21~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~10 .lut_mask = 16'hE5E0;
defparam \ula|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
fiftyfivenm_lcell_comb \ula|Mux21~11 (
// Equation(s):
// \ula|Mux21~11_combout  = (\ula|Mux19~4_combout  & ((\ula|Mux21~10_combout  & ((\ula|ShiftRight3~19_combout ))) # (!\ula|Mux21~10_combout  & (\ula|Add1~20_combout )))) # (!\ula|Mux19~4_combout  & (((\ula|Mux21~10_combout ))))

	.dataa(\ula|Add1~20_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|ShiftRight3~19_combout ),
	.datad(\ula|Mux21~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux21~11 .lut_mask = 16'hF388;
defparam \ula|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[10]~87 (
// Equation(s):
// \mux_valor_write_data|saida[10]~87_combout  = (\ula|Mux21~11_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux21~11_combout ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[10]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[10]~87 .lut_mask = 16'hF070;
defparam \mux_valor_write_data|saida[10]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
fiftyfivenm_lcell_comb \regfile|regs[14][10]~feeder (
// Equation(s):
// \regfile|regs[14][10]~feeder_combout  = \mux_valor_write_data|saida[10]~87_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[10]~87_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][10]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \regfile|regs[14][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][10] .is_wysiwyg = "true";
defparam \regfile|regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~396 (
// Equation(s):
// \regfile|ReadData1[10]~396_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][10]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][10]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[12][10]~q ),
	.datac(\regfile|regs[13][10]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~396_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~396 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[10]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~397 (
// Equation(s):
// \regfile|ReadData1[10]~397_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[10]~396_combout  & ((\regfile|regs[15][10]~q ))) # (!\regfile|ReadData1[10]~396_combout  & (\regfile|regs[14][10]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[10]~396_combout ))))

	.dataa(\regfile|regs[14][10]~q ),
	.datab(\regfile|regs[15][10]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[10]~396_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~397_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~397 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[10]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~389 (
// Equation(s):
// \regfile|ReadData1[10]~389_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & (\regfile|regs[10][10]~q )) # (!\imen|memoria_ROM~13_combout  & 
// ((\regfile|regs[8][10]~q )))))

	.dataa(\regfile|regs[10][10]~q ),
	.datab(\regfile|regs[8][10]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~389_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~389 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[10]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~390 (
// Equation(s):
// \regfile|ReadData1[10]~390_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[10]~389_combout  & ((\regfile|regs[11][10]~q ))) # (!\regfile|ReadData1[10]~389_combout  & (\regfile|regs[9][10]~q )))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[10]~389_combout ))))

	.dataa(\regfile|regs[9][10]~q ),
	.datab(\regfile|regs[11][10]~q ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[10]~389_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~390_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~390 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[10]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~393 (
// Equation(s):
// \regfile|ReadData1[10]~393_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][10]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][10]~q )))

	.dataa(\regfile|regs[3][10]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(gnd),
	.datad(\regfile|regs[1][10]~q ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~393_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~393 .lut_mask = 16'hBB88;
defparam \regfile|ReadData1[10]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~394 (
// Equation(s):
// \regfile|ReadData1[10]~394_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[10]~393_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][10]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][10]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|ReadData1[10]~393_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~394_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~394 .lut_mask = 16'hF088;
defparam \regfile|ReadData1[10]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~391 (
// Equation(s):
// \regfile|ReadData1[10]~391_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][10]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][10]~q ))))

	.dataa(\regfile|regs[4][10]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[5][10]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~391_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~391 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[10]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~392 (
// Equation(s):
// \regfile|ReadData1[10]~392_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[10]~391_combout  & (\regfile|regs[7][10]~q )) # (!\regfile|ReadData1[10]~391_combout  & ((\regfile|regs[6][10]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[10]~391_combout ))))

	.dataa(\regfile|regs[7][10]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[6][10]~q ),
	.datad(\regfile|ReadData1[10]~391_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~392_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~392 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[10]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~395 (
// Equation(s):
// \regfile|ReadData1[10]~395_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[10]~392_combout ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|ReadData1[10]~394_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[10]~394_combout ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\regfile|ReadData1[10]~392_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~395_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~395 .lut_mask = 16'hF4A4;
defparam \regfile|ReadData1[10]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~398 (
// Equation(s):
// \regfile|ReadData1[10]~398_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[10]~395_combout  & (\regfile|ReadData1[10]~397_combout )) # (!\regfile|ReadData1[10]~395_combout  & ((\regfile|ReadData1[10]~390_combout ))))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[10]~395_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[10]~397_combout ),
	.datac(\regfile|ReadData1[10]~390_combout ),
	.datad(\regfile|ReadData1[10]~395_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~398_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~398 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[10]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[10]~693 (
// Equation(s):
// \regfile|ReadData1[10]~693_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[10]~388_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[10]~398_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[10]~398_combout ),
	.datad(\regfile|ReadData1[10]~388_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[10]~693_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[10]~693 .lut_mask = 16'h5410;
defparam \regfile|ReadData1[10]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
fiftyfivenm_lcell_comb \ula|Add1~22 (
// Equation(s):
// \ula|Add1~22_combout  = (\regfile|ReadData1[11]~692_combout  & ((\mux_in_2_ALU|saida[11]~469_combout  & (!\ula|Add1~21 )) # (!\mux_in_2_ALU|saida[11]~469_combout  & (\ula|Add1~21  & VCC)))) # (!\regfile|ReadData1[11]~692_combout  & 
// ((\mux_in_2_ALU|saida[11]~469_combout  & ((\ula|Add1~21 ) # (GND))) # (!\mux_in_2_ALU|saida[11]~469_combout  & (!\ula|Add1~21 ))))
// \ula|Add1~23  = CARRY((\regfile|ReadData1[11]~692_combout  & (\mux_in_2_ALU|saida[11]~469_combout  & !\ula|Add1~21 )) # (!\regfile|ReadData1[11]~692_combout  & ((\mux_in_2_ALU|saida[11]~469_combout ) # (!\ula|Add1~21 ))))

	.dataa(\regfile|ReadData1[11]~692_combout ),
	.datab(\mux_in_2_ALU|saida[11]~469_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula|Add1~21 ),
	.combout(\ula|Add1~22_combout ),
	.cout(\ula|Add1~23 ));
// synopsys translate_off
defparam \ula|Add1~22 .lut_mask = 16'h694D;
defparam \ula|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
fiftyfivenm_lcell_comb \ula|ShiftRight0~84 (
// Equation(s):
// \ula|ShiftRight0~84_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~40_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~17_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~40_combout ),
	.datad(\ula|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~84 .lut_mask = 16'h3120;
defparam \ula|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
fiftyfivenm_lcell_comb \ula|ShiftRight1~65 (
// Equation(s):
// \ula|ShiftRight1~65_combout  = (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight1~75_combout  & ((\ula|ShiftRight0~31_combout ))) # (!\ula|ShiftRight1~75_combout  & (\regfile|ReadData1[31]~21_combout ))))

	.dataa(\regfile|ReadData1[31]~21_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight1~75_combout ),
	.datad(\ula|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~65_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~65 .lut_mask = 16'h3202;
defparam \ula|ShiftRight1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~103 (
// Equation(s):
// \ula|ShiftRight0~103_combout  = (\ula|ShiftRight1~75_combout  & (!\regfile|Equal1~1_combout  & ((\ula|ShiftRight0~30_combout ) # (\ula|ShiftRight0~29_combout ))))

	.dataa(\ula|ShiftRight1~75_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~30_combout ),
	.datad(\ula|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~103 .lut_mask = 16'h2220;
defparam \ula|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
fiftyfivenm_lcell_comb \ula|Mux19~10 (
// Equation(s):
// \ula|Mux19~10_combout  = (\ula|Mux19~6_combout  & ((\ula|ShiftRight1~65_combout ) # ((!\ula|Mux19~5_combout )))) # (!\ula|Mux19~6_combout  & (((\ula|ShiftRight0~103_combout  & \ula|Mux19~5_combout ))))

	.dataa(\ula|ShiftRight1~65_combout ),
	.datab(\ula|ShiftRight0~103_combout ),
	.datac(\ula|Mux19~6_combout ),
	.datad(\ula|Mux19~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~10 .lut_mask = 16'hACF0;
defparam \ula|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
fiftyfivenm_lcell_comb \ula|Mux19~11 (
// Equation(s):
// \ula|Mux19~11_combout  = (\ula|ShiftLeft0~9_combout  & ((\ula|Mux19~10_combout  & (\ula|ShiftRight0~82_combout )) # (!\ula|Mux19~10_combout  & ((\ula|ShiftRight0~84_combout ))))) # (!\ula|ShiftLeft0~9_combout  & (((\ula|Mux19~10_combout ))))

	.dataa(\ula|ShiftLeft0~9_combout ),
	.datab(\ula|ShiftRight0~82_combout ),
	.datac(\ula|ShiftRight0~84_combout ),
	.datad(\ula|Mux19~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~11 .lut_mask = 16'hDDA0;
defparam \ula|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
fiftyfivenm_lcell_comb \ula|result~23 (
// Equation(s):
// \ula|result~23_combout  = (\regfile|ReadData1[12]~691_combout ) # ((\mux_in_2_ALU|saida[12]~436_combout ) # ((\mux_in_2_ALU|saida[12]~446_combout  & \mux_in_2_ALU|saida[31]~16_combout )))

	.dataa(\regfile|ReadData1[12]~691_combout ),
	.datab(\mux_in_2_ALU|saida[12]~446_combout ),
	.datac(\mux_in_2_ALU|saida[12]~436_combout ),
	.datad(\mux_in_2_ALU|saida[31]~16_combout ),
	.cin(gnd),
	.combout(\ula|result~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~23 .lut_mask = 16'hFEFA;
defparam \ula|result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
fiftyfivenm_lcell_comb \ula|result~24 (
// Equation(s):
// \ula|result~24_combout  = \regfile|ReadData1[12]~691_combout  $ (((\mux_in_2_ALU|saida[12]~436_combout ) # ((\mux_in_2_ALU|saida[12]~446_combout  & \mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\regfile|ReadData1[12]~691_combout ),
	.datab(\mux_in_2_ALU|saida[12]~446_combout ),
	.datac(\mux_in_2_ALU|saida[12]~436_combout ),
	.datad(\mux_in_2_ALU|saida[31]~16_combout ),
	.cin(gnd),
	.combout(\ula|result~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~24 .lut_mask = 16'h565A;
defparam \ula|result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
fiftyfivenm_lcell_comb \ula|Mux19~12 (
// Equation(s):
// \ula|Mux19~12_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux2~11_combout  & ((\mux_in_2_ALU|saida[12]~447_combout  & ((\regfile|ReadData1[12]~691_combout ) # (\ula_ctrl|Mux3~12_combout ))) # 
// (!\mux_in_2_ALU|saida[12]~447_combout  & (\regfile|ReadData1[12]~691_combout  & \ula_ctrl|Mux3~12_combout ))))

	.dataa(\mux_in_2_ALU|saida[12]~447_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\regfile|ReadData1[12]~691_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~12 .lut_mask = 16'h32EC;
defparam \ula|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
fiftyfivenm_lcell_comb \ula|Mux19~13 (
// Equation(s):
// \ula|Mux19~13_combout  = (\ula|Mux19~12_combout  & ((\ula|Add0~24_combout ) # ((!\ula|Mux25~15_combout )))) # (!\ula|Mux19~12_combout  & (((\ula|Mux25~15_combout  & \ula|ShiftLeft0~60_combout ))))

	.dataa(\ula|Mux19~12_combout ),
	.datab(\ula|Add0~24_combout ),
	.datac(\ula|Mux25~15_combout ),
	.datad(\ula|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~13 .lut_mask = 16'hDA8A;
defparam \ula|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
fiftyfivenm_lcell_comb \ula|Mux19~14 (
// Equation(s):
// \ula|Mux19~14_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~24_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux19~13_combout ))))) # (!\ula|Mux25~16_combout  & (((!\ula|Mux25~17_combout ))))

	.dataa(\ula|result~24_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|Mux25~17_combout ),
	.datad(\ula|Mux19~13_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~14 .lut_mask = 16'h8F83;
defparam \ula|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
fiftyfivenm_lcell_comb \ula|Mux19~15 (
// Equation(s):
// \ula|Mux19~15_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux19~14_combout  & (\ula|ShiftLeft1~25_combout )) # (!\ula|Mux19~14_combout  & ((\ula|ShiftLeft1~23_combout ))))) # (!\cabo_and_out~9_combout  & (((\ula|Mux19~14_combout ))))

	.dataa(\ula|ShiftLeft1~25_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|ShiftLeft1~23_combout ),
	.datad(\ula|Mux19~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~15 .lut_mask = 16'hBBC0;
defparam \ula|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
fiftyfivenm_lcell_comb \ula|Mux19~20 (
// Equation(s):
// \ula|Mux19~20_combout  = (\ula|Mux19~15_combout  & ((\imen|memoria_ROM~84_combout ) # ((\ula_ctrl|Mux2~11_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux19~15_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~20 .lut_mask = 16'hFE00;
defparam \ula|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
fiftyfivenm_lcell_comb \ula|Mux19~16 (
// Equation(s):
// \ula|Mux19~16_combout  = (\ula|Mux19~8_combout  & ((\ula|Mux19~9_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula|Mux19~9_combout  & ((\ula|Mux19~20_combout ))))) # (!\ula|Mux19~8_combout  & (!\ula|Mux19~9_combout ))

	.dataa(\ula|Mux19~8_combout ),
	.datab(\ula|Mux19~9_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|Mux19~20_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~16 .lut_mask = 16'hB391;
defparam \ula|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
fiftyfivenm_lcell_comb \ula|Mux19~17 (
// Equation(s):
// \ula|Mux19~17_combout  = (\ula|Mux19~7_combout  & (((\ula|Mux19~16_combout )))) # (!\ula|Mux19~7_combout  & ((\ula|Mux19~16_combout  & (\ula|Mux19~11_combout )) # (!\ula|Mux19~16_combout  & ((!\ula|result~23_combout )))))

	.dataa(\ula|Mux19~11_combout ),
	.datab(\ula|result~23_combout ),
	.datac(\ula|Mux19~7_combout ),
	.datad(\ula|Mux19~16_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~17 .lut_mask = 16'hFA03;
defparam \ula|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
fiftyfivenm_lcell_comb \ula|Mux19~18 (
// Equation(s):
// \ula|Mux19~18_combout  = (\ula|Mux25~20_combout  & ((\ula|Mux19~4_combout ) # ((\ula|ShiftRight3~19_combout )))) # (!\ula|Mux25~20_combout  & (!\ula|Mux19~4_combout  & ((\ula|Mux19~17_combout ))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|ShiftRight3~19_combout ),
	.datad(\ula|Mux19~17_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~18 .lut_mask = 16'hB9A8;
defparam \ula|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
fiftyfivenm_lcell_comb \ula|Mux19~19 (
// Equation(s):
// \ula|Mux19~19_combout  = (\ula|Mux19~4_combout  & ((\ula|Mux19~18_combout  & ((\ula|ShiftRight3~21_combout ))) # (!\ula|Mux19~18_combout  & (\ula|Add1~24_combout )))) # (!\ula|Mux19~4_combout  & (((\ula|Mux19~18_combout ))))

	.dataa(\ula|Add1~24_combout ),
	.datab(\ula|Mux19~4_combout ),
	.datac(\ula|ShiftRight3~21_combout ),
	.datad(\ula|Mux19~18_combout ),
	.cin(gnd),
	.combout(\ula|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~19 .lut_mask = 16'hF388;
defparam \ula|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[12]~85 (
// Equation(s):
// \mux_valor_write_data|saida[12]~85_combout  = (\ula|Mux19~19_combout  & (((\pc|PC [6]) # (!\pc|PC [7])) # (!\uc|Decoder0~1_combout )))

	.dataa(\uc|Decoder0~1_combout ),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux19~19_combout ),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[12]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[12]~85 .lut_mask = 16'hF070;
defparam \mux_valor_write_data|saida[12]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \regfile|regs[11][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[12]~85_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[11][12] .is_wysiwyg = "true";
defparam \regfile|regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~242 (
// Equation(s):
// \regfile|ReadData1[12]~242_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][12]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][12]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[8][12]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[10][12]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~242_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~242 .lut_mask = 16'hCCE2;
defparam \regfile|ReadData1[12]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~243 (
// Equation(s):
// \regfile|ReadData1[12]~243_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[12]~242_combout  & (\regfile|regs[11][12]~q )) # (!\regfile|ReadData1[12]~242_combout  & ((\regfile|regs[9][12]~q ))))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[12]~242_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[11][12]~q ),
	.datac(\regfile|regs[9][12]~q ),
	.datad(\regfile|ReadData1[12]~242_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~243_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~243 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[12]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~244 (
// Equation(s):
// \regfile|ReadData1[12]~244_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & (\regfile|regs[5][12]~q )) # (!\imen|memoria_ROM~11_combout  & 
// ((\regfile|regs[4][12]~q )))))

	.dataa(\regfile|regs[5][12]~q ),
	.datab(\regfile|regs[4][12]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~244_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~244 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[12]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~245 (
// Equation(s):
// \regfile|ReadData1[12]~245_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[12]~244_combout  & (\regfile|regs[7][12]~q )) # (!\regfile|ReadData1[12]~244_combout  & ((\regfile|regs[6][12]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[12]~244_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[7][12]~q ),
	.datac(\regfile|regs[6][12]~q ),
	.datad(\regfile|ReadData1[12]~244_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~245_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~245 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[12]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~246 (
// Equation(s):
// \regfile|ReadData1[12]~246_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][12]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][12]~q ))

	.dataa(gnd),
	.datab(\regfile|regs[1][12]~q ),
	.datac(\regfile|regs[3][12]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~246_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~246 .lut_mask = 16'hF0CC;
defparam \regfile|ReadData1[12]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~247 (
// Equation(s):
// \regfile|ReadData1[12]~247_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[12]~246_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[2][12]~q  & (\imen|memoria_ROM~13_combout )))

	.dataa(\regfile|regs[2][12]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\regfile|ReadData1[12]~246_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~247_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~247 .lut_mask = 16'hF808;
defparam \regfile|ReadData1[12]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~248 (
// Equation(s):
// \regfile|ReadData1[12]~248_combout  = (\imen|memoria_ROM~7_combout  & (\imen|memoria_ROM~2_combout )) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|ReadData1[12]~245_combout )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|ReadData1[12]~247_combout )))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[12]~245_combout ),
	.datad(\regfile|ReadData1[12]~247_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~248_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~248 .lut_mask = 16'hD9C8;
defparam \regfile|ReadData1[12]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~249 (
// Equation(s):
// \regfile|ReadData1[12]~249_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[13][12]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[12][12]~q ))))

	.dataa(\regfile|regs[12][12]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[13][12]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~249_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~249 .lut_mask = 16'hFC22;
defparam \regfile|ReadData1[12]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~250 (
// Equation(s):
// \regfile|ReadData1[12]~250_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[12]~249_combout  & (\regfile|regs[15][12]~q )) # (!\regfile|ReadData1[12]~249_combout  & ((\regfile|regs[14][12]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[12]~249_combout ))))

	.dataa(\regfile|regs[15][12]~q ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[14][12]~q ),
	.datad(\regfile|ReadData1[12]~249_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~250_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~250 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[12]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~251 (
// Equation(s):
// \regfile|ReadData1[12]~251_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[12]~248_combout  & ((\regfile|ReadData1[12]~250_combout ))) # (!\regfile|ReadData1[12]~248_combout  & (\regfile|ReadData1[12]~243_combout )))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[12]~248_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[12]~243_combout ),
	.datac(\regfile|ReadData1[12]~248_combout ),
	.datad(\regfile|ReadData1[12]~250_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~251_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~251 .lut_mask = 16'hF858;
defparam \regfile|ReadData1[12]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[12]~252 (
// Equation(s):
// \regfile|ReadData1[12]~252_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[12]~241_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[12]~251_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[12]~251_combout ),
	.datad(\regfile|ReadData1[12]~241_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[12]~252_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[12]~252 .lut_mask = 16'hFC30;
defparam \regfile|ReadData1[12]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
fiftyfivenm_lcell_comb \ula|ShiftRight3~18 (
// Equation(s):
// \ula|ShiftRight3~18_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[12]~252_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[11]~357_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[11]~357_combout ),
	.datac(\regfile|ReadData1[12]~252_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~18 .lut_mask = 16'h00E4;
defparam \ula|ShiftRight3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
fiftyfivenm_lcell_comb \ula|result~21 (
// Equation(s):
// \ula|result~21_combout  = (\mux_in_2_ALU|saida[11]~458_combout ) # ((\regfile|ReadData1[11]~692_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[11]~468_combout )))

	.dataa(\mux_in_2_ALU|saida[11]~458_combout ),
	.datab(\mux_in_2_ALU|saida[31]~16_combout ),
	.datac(\regfile|ReadData1[11]~692_combout ),
	.datad(\mux_in_2_ALU|saida[11]~468_combout ),
	.cin(gnd),
	.combout(\ula|result~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~21 .lut_mask = 16'hFEFA;
defparam \ula|result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
fiftyfivenm_lcell_comb \ula|ShiftRight0~102 (
// Equation(s):
// \ula|ShiftRight0~102_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight1~36_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight1~38_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~36_combout ),
	.datac(\mux_in_2_ALU|saida[2]~644_combout ),
	.datad(\ula|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~102 .lut_mask = 16'h4540;
defparam \ula|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
fiftyfivenm_lcell_comb \ula|Mux20~2 (
// Equation(s):
// \ula|Mux20~2_combout  = (\ula|Mux19~5_combout  & ((\ula|Mux19~6_combout  & (\ula|ShiftRight1~64_combout )) # (!\ula|Mux19~6_combout  & ((\ula|ShiftRight0~116_combout ))))) # (!\ula|Mux19~5_combout  & (((\ula|Mux19~6_combout ))))

	.dataa(\ula|Mux19~5_combout ),
	.datab(\ula|ShiftRight1~64_combout ),
	.datac(\ula|ShiftRight0~116_combout ),
	.datad(\ula|Mux19~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~2 .lut_mask = 16'hDDA0;
defparam \ula|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
fiftyfivenm_lcell_comb \ula|Mux20~3 (
// Equation(s):
// \ula|Mux20~3_combout  = (\ula|ShiftLeft0~9_combout  & ((\ula|Mux20~2_combout  & ((\ula|ShiftRight0~77_combout ))) # (!\ula|Mux20~2_combout  & (\ula|ShiftRight0~102_combout )))) # (!\ula|ShiftLeft0~9_combout  & (((\ula|Mux20~2_combout ))))

	.dataa(\ula|ShiftRight0~102_combout ),
	.datab(\ula|ShiftLeft0~9_combout ),
	.datac(\ula|ShiftRight0~77_combout ),
	.datad(\ula|Mux20~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~3 .lut_mask = 16'hF388;
defparam \ula|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
fiftyfivenm_lcell_comb \ula|result~22 (
// Equation(s):
// \ula|result~22_combout  = \regfile|ReadData1[11]~692_combout  $ (((\mux_in_2_ALU|saida[11]~458_combout ) # ((\mux_in_2_ALU|saida[11]~468_combout  & \mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\mux_in_2_ALU|saida[11]~458_combout ),
	.datab(\mux_in_2_ALU|saida[11]~468_combout ),
	.datac(\mux_in_2_ALU|saida[31]~16_combout ),
	.datad(\regfile|ReadData1[11]~692_combout ),
	.cin(gnd),
	.combout(\ula|result~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~22 .lut_mask = 16'h15EA;
defparam \ula|result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
fiftyfivenm_lcell_comb \ula|Mux20~4 (
// Equation(s):
// \ula|Mux20~4_combout  = (\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux2~11_combout  & ((\mux_in_2_ALU|saida[11]~469_combout ) # (\regfile|ReadData1[11]~692_combout )))) # (!\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux2~11_combout ) # 
// ((\mux_in_2_ALU|saida[11]~469_combout  & \regfile|ReadData1[11]~692_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\mux_in_2_ALU|saida[11]~469_combout ),
	.datad(\regfile|ReadData1[11]~692_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~4 .lut_mask = 16'h7664;
defparam \ula|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
fiftyfivenm_lcell_comb \ula|Mux20~5 (
// Equation(s):
// \ula|Mux20~5_combout  = (\ula|Mux20~4_combout  & ((\ula|Add0~22_combout ) # ((!\ula|Mux25~15_combout )))) # (!\ula|Mux20~4_combout  & (((\ula|Mux25~15_combout  & \ula|ShiftLeft0~55_combout ))))

	.dataa(\ula|Mux20~4_combout ),
	.datab(\ula|Add0~22_combout ),
	.datac(\ula|Mux25~15_combout ),
	.datad(\ula|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~5 .lut_mask = 16'hDA8A;
defparam \ula|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
fiftyfivenm_lcell_comb \ula|Mux20~6 (
// Equation(s):
// \ula|Mux20~6_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~22_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux20~5_combout ))))) # (!\ula|Mux25~16_combout  & (!\ula|Mux25~17_combout ))

	.dataa(\ula|Mux25~16_combout ),
	.datab(\ula|Mux25~17_combout ),
	.datac(\ula|result~22_combout ),
	.datad(\ula|Mux20~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~6 .lut_mask = 16'hB391;
defparam \ula|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
fiftyfivenm_lcell_comb \ula|Mux20~7 (
// Equation(s):
// \ula|Mux20~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux20~6_combout  & ((\ula|ShiftLeft1~24_combout ))) # (!\ula|Mux20~6_combout  & (\ula|ShiftLeft1~22_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux20~6_combout ))))

	.dataa(\ula|ShiftLeft1~22_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|ShiftLeft1~24_combout ),
	.datad(\ula|Mux20~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~7 .lut_mask = 16'hF388;
defparam \ula|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
fiftyfivenm_lcell_comb \ula|Mux20~12 (
// Equation(s):
// \ula|Mux20~12_combout  = (\ula|Mux20~7_combout  & ((\ula_ctrl|Mux0~9_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux2~11_combout ))))

	.dataa(\ula_ctrl|Mux0~9_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula|Mux20~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~12 .lut_mask = 16'hFE00;
defparam \ula|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
fiftyfivenm_lcell_comb \ula|Mux20~8 (
// Equation(s):
// \ula|Mux20~8_combout  = (\ula|Mux19~8_combout  & ((\ula|Mux19~9_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula|Mux19~9_combout  & ((\ula|Mux20~12_combout ))))) # (!\ula|Mux19~8_combout  & (((!\ula|Mux19~9_combout ))))

	.dataa(\regfile|ReadData1[31]~20_combout ),
	.datab(\ula|Mux19~8_combout ),
	.datac(\ula|Mux19~9_combout ),
	.datad(\ula|Mux20~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~8 .lut_mask = 16'h8F83;
defparam \ula|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
fiftyfivenm_lcell_comb \ula|Mux20~9 (
// Equation(s):
// \ula|Mux20~9_combout  = (\ula|Mux19~7_combout  & (((\ula|Mux20~8_combout )))) # (!\ula|Mux19~7_combout  & ((\ula|Mux20~8_combout  & ((\ula|Mux20~3_combout ))) # (!\ula|Mux20~8_combout  & (!\ula|result~21_combout ))))

	.dataa(\ula|result~21_combout ),
	.datab(\ula|Mux19~7_combout ),
	.datac(\ula|Mux20~3_combout ),
	.datad(\ula|Mux20~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~9 .lut_mask = 16'hFC11;
defparam \ula|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
fiftyfivenm_lcell_comb \ula|Mux20~10 (
// Equation(s):
// \ula|Mux20~10_combout  = (\ula|Mux19~4_combout  & ((\ula|Add1~22_combout ) # ((\ula|Mux25~20_combout )))) # (!\ula|Mux19~4_combout  & (((!\ula|Mux25~20_combout  & \ula|Mux20~9_combout ))))

	.dataa(\ula|Mux19~4_combout ),
	.datab(\ula|Add1~22_combout ),
	.datac(\ula|Mux25~20_combout ),
	.datad(\ula|Mux20~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~10 .lut_mask = 16'hADA8;
defparam \ula|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
fiftyfivenm_lcell_comb \ula|Mux20~11 (
// Equation(s):
// \ula|Mux20~11_combout  = (\ula|Mux25~20_combout  & ((\ula|Mux20~10_combout  & ((\ula|ShiftRight3~20_combout ))) # (!\ula|Mux20~10_combout  & (\ula|ShiftRight3~18_combout )))) # (!\ula|Mux25~20_combout  & (((\ula|Mux20~10_combout ))))

	.dataa(\ula|ShiftRight3~18_combout ),
	.datab(\ula|Mux25~20_combout ),
	.datac(\ula|ShiftRight3~20_combout ),
	.datad(\ula|Mux20~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~11 .lut_mask = 16'hF388;
defparam \ula|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[11]~86 (
// Equation(s):
// \mux_valor_write_data|saida[11]~86_combout  = (\ula|Mux20~11_combout  & (((\pc|PC [6]) # (!\uc|Decoder0~1_combout )) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux20~11_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[11]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[11]~86 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[11]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
fiftyfivenm_lcell_comb \regfile|regs[14][11]~feeder (
// Equation(s):
// \regfile|regs[14][11]~feeder_combout  = \mux_valor_write_data|saida[11]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_valor_write_data|saida[11]~86_combout ),
	.cin(gnd),
	.combout(\regfile|regs[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[14][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|regs[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \regfile|regs[14][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regfile|regs[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[14][11] .is_wysiwyg = "true";
defparam \regfile|regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~354 (
// Equation(s):
// \regfile|ReadData1[11]~354_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][11]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][11]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[12][11]~q ),
	.datac(\regfile|regs[13][11]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~354_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~354 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[11]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~355 (
// Equation(s):
// \regfile|ReadData1[11]~355_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[11]~354_combout  & ((\regfile|regs[15][11]~q ))) # (!\regfile|ReadData1[11]~354_combout  & (\regfile|regs[14][11]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[11]~354_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[14][11]~q ),
	.datac(\regfile|regs[15][11]~q ),
	.datad(\regfile|ReadData1[11]~354_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~355_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~355 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[11]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~347 (
// Equation(s):
// \regfile|ReadData1[11]~347_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][11]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][11]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[4][11]~q ),
	.datac(\regfile|regs[5][11]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~347_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~347 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[11]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~348 (
// Equation(s):
// \regfile|ReadData1[11]~348_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[11]~347_combout  & (\regfile|regs[7][11]~q )) # (!\regfile|ReadData1[11]~347_combout  & ((\regfile|regs[6][11]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[11]~347_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[7][11]~q ),
	.datac(\regfile|regs[6][11]~q ),
	.datad(\regfile|ReadData1[11]~347_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~348_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~348 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[11]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~349 (
// Equation(s):
// \regfile|ReadData1[11]~349_combout  = (\imen|memoria_ROM~13_combout  & (((\regfile|regs[10][11]~q ) # (\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[8][11]~q  & ((!\imen|memoria_ROM~11_combout ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|regs[8][11]~q ),
	.datac(\regfile|regs[10][11]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~349_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~349 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[11]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~350 (
// Equation(s):
// \regfile|ReadData1[11]~350_combout  = (\regfile|ReadData1[11]~349_combout  & ((\regfile|regs[11][11]~q ) # ((!\imen|memoria_ROM~11_combout )))) # (!\regfile|ReadData1[11]~349_combout  & (((\regfile|regs[9][11]~q  & \imen|memoria_ROM~11_combout ))))

	.dataa(\regfile|regs[11][11]~q ),
	.datab(\regfile|ReadData1[11]~349_combout ),
	.datac(\regfile|regs[9][11]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~350_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~350 .lut_mask = 16'hB8CC;
defparam \regfile|ReadData1[11]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~351 (
// Equation(s):
// \regfile|ReadData1[11]~351_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|regs[3][11]~q ))) # (!\imen|memoria_ROM~13_combout  & (\regfile|regs[1][11]~q ))

	.dataa(gnd),
	.datab(\regfile|regs[1][11]~q ),
	.datac(\regfile|regs[3][11]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~351_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~351 .lut_mask = 16'hF0CC;
defparam \regfile|ReadData1[11]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~352 (
// Equation(s):
// \regfile|ReadData1[11]~352_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[11]~351_combout )))) # (!\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~13_combout  & ((\regfile|regs[2][11]~q ))))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\regfile|ReadData1[11]~351_combout ),
	.datac(\regfile|regs[2][11]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~352_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~352 .lut_mask = 16'hCCA0;
defparam \regfile|ReadData1[11]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~353 (
// Equation(s):
// \regfile|ReadData1[11]~353_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[11]~350_combout ) # ((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[11]~352_combout  & !\imen|memoria_ROM~2_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|ReadData1[11]~350_combout ),
	.datac(\regfile|ReadData1[11]~352_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~353_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~353 .lut_mask = 16'hAAD8;
defparam \regfile|ReadData1[11]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~356 (
// Equation(s):
// \regfile|ReadData1[11]~356_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[11]~353_combout  & (\regfile|ReadData1[11]~355_combout )) # (!\regfile|ReadData1[11]~353_combout  & ((\regfile|ReadData1[11]~348_combout ))))) # 
// (!\imen|memoria_ROM~2_combout  & (((\regfile|ReadData1[11]~353_combout ))))

	.dataa(\regfile|ReadData1[11]~355_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[11]~348_combout ),
	.datad(\regfile|ReadData1[11]~353_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~356_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~356 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[11]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[11]~357 (
// Equation(s):
// \regfile|ReadData1[11]~357_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[11]~346_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[11]~356_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[11]~356_combout ),
	.datad(\regfile|ReadData1[11]~346_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[11]~357_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[11]~357 .lut_mask = 16'hFC30;
defparam \regfile|ReadData1[11]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
fiftyfivenm_lcell_comb \ula|ShiftRight3~17 (
// Equation(s):
// \ula|ShiftRight3~17_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[11]~357_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[10]~399_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[11]~357_combout ),
	.datad(\regfile|ReadData1[10]~399_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~17 .lut_mask = 16'h5140;
defparam \ula|ShiftRight3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
fiftyfivenm_lcell_comb \ula|result~15 (
// Equation(s):
// \ula|result~15_combout  = (\mux_in_2_ALU|saida[8]~524_combout ) # ((\regfile|ReadData1[8]~695_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[8]~534_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[8]~534_combout ),
	.datac(\mux_in_2_ALU|saida[8]~524_combout ),
	.datad(\regfile|ReadData1[8]~695_combout ),
	.cin(gnd),
	.combout(\ula|result~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~15 .lut_mask = 16'hFFF8;
defparam \ula|result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
fiftyfivenm_lcell_comb \ula|ShiftRight0~98 (
// Equation(s):
// \ula|ShiftRight0~98_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~37_combout ))) # (!\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~40_combout ))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~40_combout ),
	.datad(\ula|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~98 .lut_mask = 16'h3210;
defparam \ula|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
fiftyfivenm_lcell_comb \ula|ShiftRight0~97 (
// Equation(s):
// \ula|ShiftRight0~97_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[2]~644_combout  & (\ula|ShiftRight0~17_combout )) # (!\mux_in_2_ALU|saida[2]~644_combout  & ((\ula|ShiftRight0~24_combout )))))

	.dataa(\mux_in_2_ALU|saida[2]~644_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\ula|ShiftRight0~17_combout ),
	.datad(\ula|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~97 .lut_mask = 16'h3120;
defparam \ula|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
fiftyfivenm_lcell_comb \ula|Mux23~2 (
// Equation(s):
// \ula|Mux23~2_combout  = (\ula|Mux19~6_combout  & ((\ula|ShiftRight1~61_combout ) # ((!\ula|Mux19~5_combout )))) # (!\ula|Mux19~6_combout  & (((\ula|ShiftRight0~99_combout  & \ula|Mux19~5_combout ))))

	.dataa(\ula|ShiftRight1~61_combout ),
	.datab(\ula|ShiftRight0~99_combout ),
	.datac(\ula|Mux19~6_combout ),
	.datad(\ula|Mux19~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~2 .lut_mask = 16'hACF0;
defparam \ula|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
fiftyfivenm_lcell_comb \ula|Mux23~3 (
// Equation(s):
// \ula|Mux23~3_combout  = (\ula|ShiftLeft0~9_combout  & ((\ula|Mux23~2_combout  & (\ula|ShiftRight0~98_combout )) # (!\ula|Mux23~2_combout  & ((\ula|ShiftRight0~97_combout ))))) # (!\ula|ShiftLeft0~9_combout  & (((\ula|Mux23~2_combout ))))

	.dataa(\ula|ShiftLeft0~9_combout ),
	.datab(\ula|ShiftRight0~98_combout ),
	.datac(\ula|ShiftRight0~97_combout ),
	.datad(\ula|Mux23~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~3 .lut_mask = 16'hDDA0;
defparam \ula|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
fiftyfivenm_lcell_comb \ula|ShiftLeft1~19 (
// Equation(s):
// \ula|ShiftLeft1~19_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[5]~294_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[6]~315_combout ))))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\regfile|ReadData1[6]~315_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[5]~294_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~19 .lut_mask = 16'h0E04;
defparam \ula|ShiftLeft1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
fiftyfivenm_lcell_comb \ula|result~16 (
// Equation(s):
// \ula|result~16_combout  = \regfile|ReadData1[8]~695_combout  $ (((\mux_in_2_ALU|saida[8]~524_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[8]~534_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[8]~534_combout ),
	.datac(\mux_in_2_ALU|saida[8]~524_combout ),
	.datad(\regfile|ReadData1[8]~695_combout ),
	.cin(gnd),
	.combout(\ula|result~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~16 .lut_mask = 16'h07F8;
defparam \ula|result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
fiftyfivenm_lcell_comb \ula|Mux23~4 (
// Equation(s):
// \ula|Mux23~4_combout  = (\ula_ctrl|Mux3~12_combout  & (!\ula_ctrl|Mux2~11_combout  & ((\mux_in_2_ALU|saida[8]~535_combout ) # (\regfile|ReadData1[8]~695_combout )))) # (!\ula_ctrl|Mux3~12_combout  & ((\ula_ctrl|Mux2~11_combout ) # 
// ((\mux_in_2_ALU|saida[8]~535_combout  & \regfile|ReadData1[8]~695_combout ))))

	.dataa(\ula_ctrl|Mux3~12_combout ),
	.datab(\mux_in_2_ALU|saida[8]~535_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\regfile|ReadData1[8]~695_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~4 .lut_mask = 16'h5E58;
defparam \ula|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
fiftyfivenm_lcell_comb \ula|Mux23~5 (
// Equation(s):
// \ula|Mux23~5_combout  = (\ula|Mux23~4_combout  & ((\ula|Add0~16_combout ) # ((!\ula|Mux25~15_combout )))) # (!\ula|Mux23~4_combout  & (((\ula|Mux25~15_combout  & \ula|ShiftLeft0~43_combout ))))

	.dataa(\ula|Add0~16_combout ),
	.datab(\ula|Mux23~4_combout ),
	.datac(\ula|Mux25~15_combout ),
	.datad(\ula|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~5 .lut_mask = 16'hBC8C;
defparam \ula|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
fiftyfivenm_lcell_comb \ula|Mux23~6 (
// Equation(s):
// \ula|Mux23~6_combout  = (\ula|Mux25~17_combout  & (\ula|Mux25~16_combout  & (\ula|result~16_combout ))) # (!\ula|Mux25~17_combout  & (((\ula|Mux23~5_combout )) # (!\ula|Mux25~16_combout )))

	.dataa(\ula|Mux25~17_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|result~16_combout ),
	.datad(\ula|Mux23~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~6 .lut_mask = 16'hD591;
defparam \ula|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
fiftyfivenm_lcell_comb \ula|Mux23~7 (
// Equation(s):
// \ula|Mux23~7_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux23~6_combout  & ((\ula|ShiftLeft1~21_combout ))) # (!\ula|Mux23~6_combout  & (\ula|ShiftLeft1~19_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux23~6_combout ))))

	.dataa(\ula|ShiftLeft1~19_combout ),
	.datab(\cabo_and_out~9_combout ),
	.datac(\ula|ShiftLeft1~21_combout ),
	.datad(\ula|Mux23~6_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~7 .lut_mask = 16'hF388;
defparam \ula|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
fiftyfivenm_lcell_comb \ula|Mux23~12 (
// Equation(s):
// \ula|Mux23~12_combout  = (\ula|Mux23~7_combout  & ((\imen|memoria_ROM~84_combout ) # ((\ula_ctrl|Mux0~9_combout ) # (\ula_ctrl|Mux2~11_combout ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\ula_ctrl|Mux2~11_combout ),
	.datad(\ula|Mux23~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~12 .lut_mask = 16'hFE00;
defparam \ula|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
fiftyfivenm_lcell_comb \ula|Mux23~8 (
// Equation(s):
// \ula|Mux23~8_combout  = (\ula|Mux19~8_combout  & ((\ula|Mux19~9_combout  & (\regfile|ReadData1[31]~20_combout )) # (!\ula|Mux19~9_combout  & ((\ula|Mux23~12_combout ))))) # (!\ula|Mux19~8_combout  & (!\ula|Mux19~9_combout ))

	.dataa(\ula|Mux19~8_combout ),
	.datab(\ula|Mux19~9_combout ),
	.datac(\regfile|ReadData1[31]~20_combout ),
	.datad(\ula|Mux23~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~8 .lut_mask = 16'hB391;
defparam \ula|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
fiftyfivenm_lcell_comb \ula|Mux23~9 (
// Equation(s):
// \ula|Mux23~9_combout  = (\ula|Mux19~7_combout  & (((\ula|Mux23~8_combout )))) # (!\ula|Mux19~7_combout  & ((\ula|Mux23~8_combout  & ((\ula|Mux23~3_combout ))) # (!\ula|Mux23~8_combout  & (!\ula|result~15_combout ))))

	.dataa(\ula|Mux19~7_combout ),
	.datab(\ula|result~15_combout ),
	.datac(\ula|Mux23~3_combout ),
	.datad(\ula|Mux23~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~9 .lut_mask = 16'hFA11;
defparam \ula|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
fiftyfivenm_lcell_comb \ula|Mux23~10 (
// Equation(s):
// \ula|Mux23~10_combout  = (\ula|Mux19~4_combout  & (((\ula|Mux25~20_combout )))) # (!\ula|Mux19~4_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~15_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux23~9_combout )))))

	.dataa(\ula|Mux19~4_combout ),
	.datab(\ula|ShiftRight3~15_combout ),
	.datac(\ula|Mux23~9_combout ),
	.datad(\ula|Mux25~20_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~10 .lut_mask = 16'hEE50;
defparam \ula|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
fiftyfivenm_lcell_comb \ula|Mux23~11 (
// Equation(s):
// \ula|Mux23~11_combout  = (\ula|Mux19~4_combout  & ((\ula|Mux23~10_combout  & (\ula|ShiftRight3~17_combout )) # (!\ula|Mux23~10_combout  & ((\ula|Add1~16_combout ))))) # (!\ula|Mux19~4_combout  & (((\ula|Mux23~10_combout ))))

	.dataa(\ula|Mux19~4_combout ),
	.datab(\ula|ShiftRight3~17_combout ),
	.datac(\ula|Add1~16_combout ),
	.datad(\ula|Mux23~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~11 .lut_mask = 16'hDDA0;
defparam \ula|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[8]~89 (
// Equation(s):
// \mux_valor_write_data|saida[8]~89_combout  = (\ula|Mux23~11_combout  & (((\pc|PC [6]) # (!\uc|Decoder0~1_combout )) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux23~11_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[8]~89 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \regfile|regs[15][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_valor_write_data|saida[8]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Decoder0~167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[15][8] .is_wysiwyg = "true";
defparam \regfile|regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~417 (
// Equation(s):
// \regfile|ReadData1[8]~417_combout  = (\imen|memoria_ROM~11_combout  & (((\regfile|regs[13][8]~q ) # (\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & (\regfile|regs[12][8]~q  & ((!\imen|memoria_ROM~13_combout ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[12][8]~q ),
	.datac(\regfile|regs[13][8]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~417_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~417 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[8]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~418 (
// Equation(s):
// \regfile|ReadData1[8]~418_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[8]~417_combout  & (\regfile|regs[15][8]~q )) # (!\regfile|ReadData1[8]~417_combout  & ((\regfile|regs[14][8]~q ))))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[8]~417_combout ))))

	.dataa(\regfile|regs[15][8]~q ),
	.datab(\regfile|regs[14][8]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[8]~417_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~418_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~418 .lut_mask = 16'hAFC0;
defparam \regfile|ReadData1[8]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~410 (
// Equation(s):
// \regfile|ReadData1[8]~410_combout  = (\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout )))) # (!\imen|memoria_ROM~11_combout  & ((\imen|memoria_ROM~13_combout  & ((\regfile|regs[10][8]~q ))) # (!\imen|memoria_ROM~13_combout  & 
// (\regfile|regs[8][8]~q ))))

	.dataa(\imen|memoria_ROM~11_combout ),
	.datab(\regfile|regs[8][8]~q ),
	.datac(\regfile|regs[10][8]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~410_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~410 .lut_mask = 16'hFA44;
defparam \regfile|ReadData1[8]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~411 (
// Equation(s):
// \regfile|ReadData1[8]~411_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[8]~410_combout  & ((\regfile|regs[11][8]~q ))) # (!\regfile|ReadData1[8]~410_combout  & (\regfile|regs[9][8]~q )))) # (!\imen|memoria_ROM~11_combout  & 
// (((\regfile|ReadData1[8]~410_combout ))))

	.dataa(\regfile|regs[9][8]~q ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|regs[11][8]~q ),
	.datad(\regfile|ReadData1[8]~410_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~411_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~411 .lut_mask = 16'hF388;
defparam \regfile|ReadData1[8]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~414 (
// Equation(s):
// \regfile|ReadData1[8]~414_combout  = (\imen|memoria_ROM~13_combout  & (\regfile|regs[3][8]~q )) # (!\imen|memoria_ROM~13_combout  & ((\regfile|regs[1][8]~q )))

	.dataa(gnd),
	.datab(\regfile|regs[3][8]~q ),
	.datac(\regfile|regs[1][8]~q ),
	.datad(\imen|memoria_ROM~13_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~414_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~414 .lut_mask = 16'hCCF0;
defparam \regfile|ReadData1[8]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~415 (
// Equation(s):
// \regfile|ReadData1[8]~415_combout  = (\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[8]~414_combout )) # (!\imen|memoria_ROM~11_combout  & (((\imen|memoria_ROM~13_combout  & \regfile|regs[2][8]~q ))))

	.dataa(\regfile|ReadData1[8]~414_combout ),
	.datab(\imen|memoria_ROM~13_combout ),
	.datac(\regfile|regs[2][8]~q ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~415_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~415 .lut_mask = 16'hAAC0;
defparam \regfile|ReadData1[8]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~412 (
// Equation(s):
// \regfile|ReadData1[8]~412_combout  = (\imen|memoria_ROM~13_combout  & (((\imen|memoria_ROM~11_combout )))) # (!\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout  & ((\regfile|regs[5][8]~q ))) # (!\imen|memoria_ROM~11_combout  & 
// (\regfile|regs[4][8]~q ))))

	.dataa(\regfile|regs[4][8]~q ),
	.datab(\regfile|regs[5][8]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~11_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~412_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~412 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[8]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~413 (
// Equation(s):
// \regfile|ReadData1[8]~413_combout  = (\imen|memoria_ROM~13_combout  & ((\regfile|ReadData1[8]~412_combout  & ((\regfile|regs[7][8]~q ))) # (!\regfile|ReadData1[8]~412_combout  & (\regfile|regs[6][8]~q )))) # (!\imen|memoria_ROM~13_combout  & 
// (((\regfile|ReadData1[8]~412_combout ))))

	.dataa(\regfile|regs[6][8]~q ),
	.datab(\regfile|regs[7][8]~q ),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\regfile|ReadData1[8]~412_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~413_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~413 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[8]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~416 (
// Equation(s):
// \regfile|ReadData1[8]~416_combout  = (\imen|memoria_ROM~7_combout  & (\imen|memoria_ROM~2_combout )) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[8]~413_combout ))) # (!\imen|memoria_ROM~2_combout  & 
// (\regfile|ReadData1[8]~415_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\imen|memoria_ROM~2_combout ),
	.datac(\regfile|ReadData1[8]~415_combout ),
	.datad(\regfile|ReadData1[8]~413_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~416_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~416 .lut_mask = 16'hDC98;
defparam \regfile|ReadData1[8]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~419 (
// Equation(s):
// \regfile|ReadData1[8]~419_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[8]~416_combout  & (\regfile|ReadData1[8]~418_combout )) # (!\regfile|ReadData1[8]~416_combout  & ((\regfile|ReadData1[8]~411_combout ))))) # 
// (!\imen|memoria_ROM~7_combout  & (((\regfile|ReadData1[8]~416_combout ))))

	.dataa(\regfile|ReadData1[8]~418_combout ),
	.datab(\imen|memoria_ROM~7_combout ),
	.datac(\regfile|ReadData1[8]~411_combout ),
	.datad(\regfile|ReadData1[8]~416_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~419_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~419 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[8]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
fiftyfivenm_lcell_comb \regfile|ReadData1[8]~420 (
// Equation(s):
// \regfile|ReadData1[8]~420_combout  = (\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[8]~409_combout ))) # (!\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[8]~419_combout ))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[8]~419_combout ),
	.datad(\regfile|ReadData1[8]~409_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[8]~420_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[8]~420 .lut_mask = 16'hFC30;
defparam \regfile|ReadData1[8]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
fiftyfivenm_lcell_comb \ula|ShiftRight3~15 (
// Equation(s):
// \ula|ShiftRight3~15_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[9]~378_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[8]~420_combout ))))

	.dataa(\regfile|ReadData1[8]~420_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[9]~378_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~15 .lut_mask = 16'h00E2;
defparam \ula|ShiftRight3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
fiftyfivenm_lcell_comb \ula|Mux25~29 (
// Equation(s):
// \ula|Mux25~29_combout  = (\ula|Mux25~33_combout  & (((!\ula|Mux25~35_combout  & \ula|ShiftRight3~11_combout )))) # (!\ula|Mux25~33_combout  & ((\ula|Add1~12_combout ) # ((\ula|Mux25~35_combout ))))

	.dataa(\ula|Mux25~33_combout ),
	.datab(\ula|Add1~12_combout ),
	.datac(\ula|Mux25~35_combout ),
	.datad(\ula|ShiftRight3~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~29 .lut_mask = 16'h5E54;
defparam \ula|Mux25~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
fiftyfivenm_lcell_comb \ula|result~11 (
// Equation(s):
// \ula|result~11_combout  = (\regfile|ReadData1[6]~697_combout ) # ((\mux_in_2_ALU|saida[6]~590_combout ) # ((\mux_in_2_ALU|saida[6]~600_combout  & \mux_in_2_ALU|saida[31]~16_combout )))

	.dataa(\regfile|ReadData1[6]~697_combout ),
	.datab(\mux_in_2_ALU|saida[6]~590_combout ),
	.datac(\mux_in_2_ALU|saida[6]~600_combout ),
	.datad(\mux_in_2_ALU|saida[31]~16_combout ),
	.cin(gnd),
	.combout(\ula|result~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~11 .lut_mask = 16'hFEEE;
defparam \ula|result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
fiftyfivenm_lcell_comb \ula|Mux25~23 (
// Equation(s):
// \ula|Mux25~23_combout  = (\ula|Mux25~13_combout  & (((\ula|Mux25~14_combout )))) # (!\ula|Mux25~13_combout  & ((\ula|Mux25~14_combout  & ((\regfile|ReadData1[31]~20_combout ))) # (!\ula|Mux25~14_combout  & (!\ula|result~11_combout ))))

	.dataa(\ula|result~11_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|Mux25~13_combout ),
	.datad(\ula|Mux25~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~23 .lut_mask = 16'hFC05;
defparam \ula|Mux25~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~53 (
// Equation(s):
// \ula|ShiftRight1~53_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~20_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~6_combout )))))

	.dataa(\ula|ShiftRight1~20_combout ),
	.datab(\ula|ShiftRight1~6_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~53 .lut_mask = 16'h00AC;
defparam \ula|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
fiftyfivenm_lcell_comb \ula|ShiftRight1~54 (
// Equation(s):
// \ula|ShiftRight1~54_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight1~22_combout )) # (!\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight1~7_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\ula|ShiftRight1~22_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight1~7_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight1~54 .lut_mask = 16'h4540;
defparam \ula|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
fiftyfivenm_lcell_comb \ula|Mux25~21 (
// Equation(s):
// \ula|Mux25~21_combout  = (\ula|Mux25~11_combout  & ((\ula|Mux25~12_combout  & (\ula|ShiftRight0~92_combout )) # (!\ula|Mux25~12_combout  & ((\ula|ShiftRight0~91_combout ))))) # (!\ula|Mux25~11_combout  & (((\ula|Mux25~12_combout ))))

	.dataa(\ula|Mux25~11_combout ),
	.datab(\ula|ShiftRight0~92_combout ),
	.datac(\ula|Mux25~12_combout ),
	.datad(\ula|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~21 .lut_mask = 16'hDAD0;
defparam \ula|Mux25~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
fiftyfivenm_lcell_comb \ula|Mux25~22 (
// Equation(s):
// \ula|Mux25~22_combout  = (\ula|Mux25~10_combout  & (((\ula|Mux25~21_combout )))) # (!\ula|Mux25~10_combout  & ((\ula|Mux25~21_combout  & ((\ula|ShiftRight1~54_combout ))) # (!\ula|Mux25~21_combout  & (\ula|ShiftRight1~53_combout ))))

	.dataa(\ula|ShiftRight1~53_combout ),
	.datab(\ula|Mux25~10_combout ),
	.datac(\ula|ShiftRight1~54_combout ),
	.datad(\ula|Mux25~21_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~22 .lut_mask = 16'hFC22;
defparam \ula|Mux25~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
fiftyfivenm_lcell_comb \ula|Mux25~24 (
// Equation(s):
// \ula|Mux25~24_combout  = (\ula|Mux25~23_combout  & ((\ula|ShiftRight1~57_combout ) # ((!\ula|Mux25~13_combout )))) # (!\ula|Mux25~23_combout  & (((\ula|Mux25~13_combout  & \ula|Mux25~22_combout ))))

	.dataa(\ula|Mux25~23_combout ),
	.datab(\ula|ShiftRight1~57_combout ),
	.datac(\ula|Mux25~13_combout ),
	.datad(\ula|Mux25~22_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~24 .lut_mask = 16'hDA8A;
defparam \ula|Mux25~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
fiftyfivenm_lcell_comb \ula|ShiftLeft1~16 (
// Equation(s):
// \ula|ShiftLeft1~16_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[3]~126_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[4]~336_combout )))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\regfile|ReadData1[3]~126_combout ),
	.datac(\imen|memoria_ROM~95_combout ),
	.datad(\regfile|ReadData1[4]~336_combout ),
	.cin(gnd),
	.combout(\ula|ShiftLeft1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftLeft1~16 .lut_mask = 16'h4540;
defparam \ula|ShiftLeft1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
fiftyfivenm_lcell_comb \ula|result~12 (
// Equation(s):
// \ula|result~12_combout  = \regfile|ReadData1[6]~697_combout  $ (((\mux_in_2_ALU|saida[6]~590_combout ) # ((\mux_in_2_ALU|saida[6]~600_combout  & \mux_in_2_ALU|saida[31]~16_combout ))))

	.dataa(\regfile|ReadData1[6]~697_combout ),
	.datab(\mux_in_2_ALU|saida[6]~590_combout ),
	.datac(\mux_in_2_ALU|saida[6]~600_combout ),
	.datad(\mux_in_2_ALU|saida[31]~16_combout ),
	.cin(gnd),
	.combout(\ula|result~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~12 .lut_mask = 16'h5666;
defparam \ula|result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
fiftyfivenm_lcell_comb \ula|Mux25~25 (
// Equation(s):
// \ula|Mux25~25_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux2~11_combout  & ((\regfile|ReadData1[6]~697_combout  & ((\mux_in_2_ALU|saida[6]~601_combout ) # (\ula_ctrl|Mux3~12_combout ))) # 
// (!\regfile|ReadData1[6]~697_combout  & (\mux_in_2_ALU|saida[6]~601_combout  & \ula_ctrl|Mux3~12_combout ))))

	.dataa(\regfile|ReadData1[6]~697_combout ),
	.datab(\ula_ctrl|Mux2~11_combout ),
	.datac(\mux_in_2_ALU|saida[6]~601_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~25 .lut_mask = 16'h32EC;
defparam \ula|Mux25~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
fiftyfivenm_lcell_comb \ula|Mux25~26 (
// Equation(s):
// \ula|Mux25~26_combout  = (\ula|Mux25~25_combout  & (((\ula|Add0~12_combout ) # (!\ula|Mux25~15_combout )))) # (!\ula|Mux25~25_combout  & (\ula|ShiftLeft0~35_combout  & (\ula|Mux25~15_combout )))

	.dataa(\ula|Mux25~25_combout ),
	.datab(\ula|ShiftLeft0~35_combout ),
	.datac(\ula|Mux25~15_combout ),
	.datad(\ula|Add0~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~26 .lut_mask = 16'hEA4A;
defparam \ula|Mux25~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
fiftyfivenm_lcell_comb \ula|Mux25~27 (
// Equation(s):
// \ula|Mux25~27_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~12_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux25~26_combout ))))) # (!\ula|Mux25~16_combout  & (((!\ula|Mux25~17_combout ))))

	.dataa(\ula|Mux25~16_combout ),
	.datab(\ula|result~12_combout ),
	.datac(\ula|Mux25~17_combout ),
	.datad(\ula|Mux25~26_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~27 .lut_mask = 16'h8F85;
defparam \ula|Mux25~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
fiftyfivenm_lcell_comb \ula|Mux25~28 (
// Equation(s):
// \ula|Mux25~28_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux25~27_combout  & ((\ula|ShiftLeft1~19_combout ))) # (!\ula|Mux25~27_combout  & (\ula|ShiftLeft1~16_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux25~27_combout ))))

	.dataa(\ula|ShiftLeft1~16_combout ),
	.datab(\ula|ShiftLeft1~19_combout ),
	.datac(\cabo_and_out~9_combout ),
	.datad(\ula|Mux25~27_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~28 .lut_mask = 16'hCFA0;
defparam \ula|Mux25~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
fiftyfivenm_lcell_comb \ula|Mux25~34 (
// Equation(s):
// \ula|Mux25~34_combout  = (\ula|Mux25~28_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\imen|memoria_ROM~84_combout ) # (\ula_ctrl|Mux0~9_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(\ula_ctrl|Mux0~9_combout ),
	.datad(\ula|Mux25~28_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~34_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~34 .lut_mask = 16'hFE00;
defparam \ula|Mux25~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
fiftyfivenm_lcell_comb \ula|Mux25~30 (
// Equation(s):
// \ula|Mux25~30_combout  = (\ula|Mux25~29_combout  & (((\ula|Mux25~34_combout )) # (!\ula|Mux25~18_combout ))) # (!\ula|Mux25~29_combout  & (\ula|Mux25~18_combout  & (\ula|Mux25~24_combout )))

	.dataa(\ula|Mux25~29_combout ),
	.datab(\ula|Mux25~18_combout ),
	.datac(\ula|Mux25~24_combout ),
	.datad(\ula|Mux25~34_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~30 .lut_mask = 16'hEA62;
defparam \ula|Mux25~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
fiftyfivenm_lcell_comb \ula|Mux25~31 (
// Equation(s):
// \ula|Mux25~31_combout  = (\ula|Mux25~20_combout  & ((\imen|memoria_ROM~92_combout  & (\ula|ShiftRight3~15_combout )) # (!\imen|memoria_ROM~92_combout  & ((\ula|Mux25~30_combout ))))) # (!\ula|Mux25~20_combout  & (((\ula|Mux25~30_combout ))))

	.dataa(\ula|Mux25~20_combout ),
	.datab(\imen|memoria_ROM~92_combout ),
	.datac(\ula|ShiftRight3~15_combout ),
	.datad(\ula|Mux25~30_combout ),
	.cin(gnd),
	.combout(\ula|Mux25~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~31 .lut_mask = 16'hF780;
defparam \ula|Mux25~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[6]~92 (
// Equation(s):
// \mux_valor_write_data|saida[6]~92_combout  = (\ula|Mux25~31_combout  & (((\pc|PC [6]) # (!\uc|Decoder0~1_combout )) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\uc|Decoder0~1_combout ),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux25~31_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[6]~92 .lut_mask = 16'hF700;
defparam \mux_valor_write_data|saida[6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \regfile|regs[31][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[6]~92_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[31][6] .is_wysiwyg = "true";
defparam \regfile|regs[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~302 (
// Equation(s):
// \regfile|ReadData1[6]~302_combout  = (\imen|memoria_ROM~2_combout  & (((\regfile|regs[23][6]~q ) # (\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & (\regfile|regs[19][6]~q  & ((!\imen|memoria_ROM~7_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[19][6]~q ),
	.datac(\regfile|regs[23][6]~q ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~302_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~302 .lut_mask = 16'hAAE4;
defparam \regfile|ReadData1[6]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~303 (
// Equation(s):
// \regfile|ReadData1[6]~303_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[6]~302_combout  & (\regfile|regs[31][6]~q )) # (!\regfile|ReadData1[6]~302_combout  & ((\regfile|regs[27][6]~q ))))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[6]~302_combout ))))

	.dataa(\imen|memoria_ROM~7_combout ),
	.datab(\regfile|regs[31][6]~q ),
	.datac(\regfile|regs[27][6]~q ),
	.datad(\regfile|ReadData1[6]~302_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~303_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~303 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[6]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~295 (
// Equation(s):
// \regfile|ReadData1[6]~295_combout  = (\imen|memoria_ROM~7_combout  & (((\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & ((\imen|memoria_ROM~2_combout  & (\regfile|regs[21][6]~q )) # (!\imen|memoria_ROM~2_combout  & 
// ((\regfile|regs[17][6]~q )))))

	.dataa(\regfile|regs[21][6]~q ),
	.datab(\regfile|regs[17][6]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~295_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~295 .lut_mask = 16'hFA0C;
defparam \regfile|ReadData1[6]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~296 (
// Equation(s):
// \regfile|ReadData1[6]~296_combout  = (\imen|memoria_ROM~7_combout  & ((\regfile|ReadData1[6]~295_combout  & ((\regfile|regs[29][6]~q ))) # (!\regfile|ReadData1[6]~295_combout  & (\regfile|regs[25][6]~q )))) # (!\imen|memoria_ROM~7_combout  & 
// (((\regfile|ReadData1[6]~295_combout ))))

	.dataa(\regfile|regs[25][6]~q ),
	.datab(\regfile|regs[29][6]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[6]~295_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~296_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~296 .lut_mask = 16'hCFA0;
defparam \regfile|ReadData1[6]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~299 (
// Equation(s):
// \regfile|ReadData1[6]~299_combout  = (\imen|memoria_ROM~7_combout  & (((\regfile|regs[24][6]~q ) # (\imen|memoria_ROM~2_combout )))) # (!\imen|memoria_ROM~7_combout  & (\regfile|regs[16][6]~q  & ((!\imen|memoria_ROM~2_combout ))))

	.dataa(\regfile|regs[16][6]~q ),
	.datab(\regfile|regs[24][6]~q ),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~2_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~299_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~299 .lut_mask = 16'hF0CA;
defparam \regfile|ReadData1[6]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~300 (
// Equation(s):
// \regfile|ReadData1[6]~300_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[6]~299_combout  & (\regfile|regs[28][6]~q )) # (!\regfile|ReadData1[6]~299_combout  & ((\regfile|regs[20][6]~q ))))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[6]~299_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[28][6]~q ),
	.datac(\regfile|regs[20][6]~q ),
	.datad(\regfile|ReadData1[6]~299_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~300_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~300 .lut_mask = 16'hDDA0;
defparam \regfile|ReadData1[6]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~297 (
// Equation(s):
// \regfile|ReadData1[6]~297_combout  = (\imen|memoria_ROM~2_combout  & (((\imen|memoria_ROM~7_combout )))) # (!\imen|memoria_ROM~2_combout  & ((\imen|memoria_ROM~7_combout  & ((\regfile|regs[26][6]~q ))) # (!\imen|memoria_ROM~7_combout  & 
// (\regfile|regs[18][6]~q ))))

	.dataa(\regfile|regs[18][6]~q ),
	.datab(\regfile|regs[26][6]~q ),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~7_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~297_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~297 .lut_mask = 16'hFC0A;
defparam \regfile|ReadData1[6]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~298 (
// Equation(s):
// \regfile|ReadData1[6]~298_combout  = (\imen|memoria_ROM~2_combout  & ((\regfile|ReadData1[6]~297_combout  & ((\regfile|regs[30][6]~q ))) # (!\regfile|ReadData1[6]~297_combout  & (\regfile|regs[22][6]~q )))) # (!\imen|memoria_ROM~2_combout  & 
// (((\regfile|ReadData1[6]~297_combout ))))

	.dataa(\imen|memoria_ROM~2_combout ),
	.datab(\regfile|regs[22][6]~q ),
	.datac(\regfile|regs[30][6]~q ),
	.datad(\regfile|ReadData1[6]~297_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~298_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~298 .lut_mask = 16'hF588;
defparam \regfile|ReadData1[6]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~301 (
// Equation(s):
// \regfile|ReadData1[6]~301_combout  = (\imen|memoria_ROM~13_combout  & ((\imen|memoria_ROM~11_combout ) # ((\regfile|ReadData1[6]~298_combout )))) # (!\imen|memoria_ROM~13_combout  & (!\imen|memoria_ROM~11_combout  & (\regfile|ReadData1[6]~300_combout )))

	.dataa(\imen|memoria_ROM~13_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[6]~300_combout ),
	.datad(\regfile|ReadData1[6]~298_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~301_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~301 .lut_mask = 16'hBA98;
defparam \regfile|ReadData1[6]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~304 (
// Equation(s):
// \regfile|ReadData1[6]~304_combout  = (\imen|memoria_ROM~11_combout  & ((\regfile|ReadData1[6]~301_combout  & (\regfile|ReadData1[6]~303_combout )) # (!\regfile|ReadData1[6]~301_combout  & ((\regfile|ReadData1[6]~296_combout ))))) # 
// (!\imen|memoria_ROM~11_combout  & (((\regfile|ReadData1[6]~301_combout ))))

	.dataa(\regfile|ReadData1[6]~303_combout ),
	.datab(\imen|memoria_ROM~11_combout ),
	.datac(\regfile|ReadData1[6]~296_combout ),
	.datad(\regfile|ReadData1[6]~301_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~304_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~304 .lut_mask = 16'hBBC0;
defparam \regfile|ReadData1[6]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
fiftyfivenm_lcell_comb \regfile|ReadData1[6]~315 (
// Equation(s):
// \regfile|ReadData1[6]~315_combout  = (\imen|memoria_ROM~18_combout  & (\regfile|ReadData1[6]~304_combout )) # (!\imen|memoria_ROM~18_combout  & ((\regfile|ReadData1[6]~314_combout )))

	.dataa(gnd),
	.datab(\imen|memoria_ROM~18_combout ),
	.datac(\regfile|ReadData1[6]~304_combout ),
	.datad(\regfile|ReadData1[6]~314_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[6]~315_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[6]~315 .lut_mask = 16'hF3C0;
defparam \regfile|ReadData1[6]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
fiftyfivenm_lcell_comb \ula|ShiftRight3~11 (
// Equation(s):
// \ula|ShiftRight3~11_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[7]~273_combout ))) # (!\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[6]~315_combout ))))

	.dataa(\regfile|ReadData1[6]~315_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\regfile|ReadData1[7]~273_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~11 .lut_mask = 16'h0E02;
defparam \ula|ShiftRight3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
fiftyfivenm_lcell_comb \ula|ShiftRight3~12 (
// Equation(s):
// \ula|ShiftRight3~12_combout  = (!\regfile|Equal1~1_combout  & ((\imen|memoria_ROM~95_combout  & (\regfile|ReadData1[5]~294_combout )) # (!\imen|memoria_ROM~95_combout  & ((\regfile|ReadData1[4]~336_combout )))))

	.dataa(\regfile|ReadData1[5]~294_combout ),
	.datab(\imen|memoria_ROM~95_combout ),
	.datac(\regfile|ReadData1[4]~336_combout ),
	.datad(\regfile|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight3~12 .lut_mask = 16'h00B8;
defparam \ula|ShiftRight3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
fiftyfivenm_lcell_comb \ula|Mux27~10 (
// Equation(s):
// \ula|Mux27~10_combout  = (\ula|Mux25~35_combout  & (((!\ula|Mux25~33_combout )))) # (!\ula|Mux25~35_combout  & ((\ula|Mux25~33_combout  & ((\ula|ShiftRight3~12_combout ))) # (!\ula|Mux25~33_combout  & (\ula|Add1~8_combout ))))

	.dataa(\ula|Mux25~35_combout ),
	.datab(\ula|Add1~8_combout ),
	.datac(\ula|Mux25~33_combout ),
	.datad(\ula|ShiftRight3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~10 .lut_mask = 16'h5E0E;
defparam \ula|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
fiftyfivenm_lcell_comb \ula|result~8 (
// Equation(s):
// \ula|result~8_combout  = \regfile|ReadData1[4]~699_combout  $ (((\mux_in_2_ALU|saida[4]~701_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[4]~711_combout ))))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[4]~701_combout ),
	.datac(\mux_in_2_ALU|saida[4]~711_combout ),
	.datad(\regfile|ReadData1[4]~699_combout ),
	.cin(gnd),
	.combout(\ula|result~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~8 .lut_mask = 16'h13EC;
defparam \ula|result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
fiftyfivenm_lcell_comb \ula|Mux27~6 (
// Equation(s):
// \ula|Mux27~6_combout  = (\ula_ctrl|Mux2~11_combout  & (((!\ula_ctrl|Mux3~12_combout )))) # (!\ula_ctrl|Mux2~11_combout  & ((\mux_in_2_ALU|saida[4]~712_combout  & ((\regfile|ReadData1[4]~699_combout ) # (\ula_ctrl|Mux3~12_combout ))) # 
// (!\mux_in_2_ALU|saida[4]~712_combout  & (\regfile|ReadData1[4]~699_combout  & \ula_ctrl|Mux3~12_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\mux_in_2_ALU|saida[4]~712_combout ),
	.datac(\regfile|ReadData1[4]~699_combout ),
	.datad(\ula_ctrl|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~6 .lut_mask = 16'h54EA;
defparam \ula|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
fiftyfivenm_lcell_comb \ula|Mux27~7 (
// Equation(s):
// \ula|Mux27~7_combout  = (\ula|Mux27~6_combout  & (((\ula|Add0~8_combout ) # (!\ula|Mux25~15_combout )))) # (!\ula|Mux27~6_combout  & (\ula|ShiftLeft0~25_combout  & ((\ula|Mux25~15_combout ))))

	.dataa(\ula|ShiftLeft0~25_combout ),
	.datab(\ula|Mux27~6_combout ),
	.datac(\ula|Add0~8_combout ),
	.datad(\ula|Mux25~15_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~7 .lut_mask = 16'hE2CC;
defparam \ula|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
fiftyfivenm_lcell_comb \ula|Mux27~8 (
// Equation(s):
// \ula|Mux27~8_combout  = (\ula|Mux25~16_combout  & ((\ula|Mux25~17_combout  & (\ula|result~8_combout )) # (!\ula|Mux25~17_combout  & ((\ula|Mux27~7_combout ))))) # (!\ula|Mux25~16_combout  & (((!\ula|Mux25~17_combout ))))

	.dataa(\ula|result~8_combout ),
	.datab(\ula|Mux25~16_combout ),
	.datac(\ula|Mux25~17_combout ),
	.datad(\ula|Mux27~7_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~8 .lut_mask = 16'h8F83;
defparam \ula|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
fiftyfivenm_lcell_comb \ula|Mux27~9 (
// Equation(s):
// \ula|Mux27~9_combout  = (\cabo_and_out~9_combout  & ((\ula|Mux27~8_combout  & ((\ula|ShiftLeft1~16_combout ))) # (!\ula|Mux27~8_combout  & (\ula|ShiftLeft1~11_combout )))) # (!\cabo_and_out~9_combout  & (((\ula|Mux27~8_combout ))))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|ShiftLeft1~11_combout ),
	.datac(\ula|ShiftLeft1~16_combout ),
	.datad(\ula|Mux27~8_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~9 .lut_mask = 16'hF588;
defparam \ula|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
fiftyfivenm_lcell_comb \ula|Mux27~13 (
// Equation(s):
// \ula|Mux27~13_combout  = (\ula|Mux27~9_combout  & ((\ula_ctrl|Mux2~11_combout ) # ((\ula_ctrl|Mux0~9_combout ) # (\imen|memoria_ROM~84_combout ))))

	.dataa(\ula_ctrl|Mux2~11_combout ),
	.datab(\ula_ctrl|Mux0~9_combout ),
	.datac(\imen|memoria_ROM~84_combout ),
	.datad(\ula|Mux27~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~13 .lut_mask = 16'hFE00;
defparam \ula|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
fiftyfivenm_lcell_comb \ula|result~7 (
// Equation(s):
// \ula|result~7_combout  = (\mux_in_2_ALU|saida[4]~701_combout ) # ((\regfile|ReadData1[4]~699_combout ) # ((\mux_in_2_ALU|saida[31]~16_combout  & \mux_in_2_ALU|saida[4]~711_combout )))

	.dataa(\mux_in_2_ALU|saida[31]~16_combout ),
	.datab(\mux_in_2_ALU|saida[4]~701_combout ),
	.datac(\mux_in_2_ALU|saida[4]~711_combout ),
	.datad(\regfile|ReadData1[4]~699_combout ),
	.cin(gnd),
	.combout(\ula|result~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result~7 .lut_mask = 16'hFFEC;
defparam \ula|result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
fiftyfivenm_lcell_comb \ula|Mux27~4 (
// Equation(s):
// \ula|Mux27~4_combout  = (\ula|Mux25~13_combout  & (((\ula|Mux25~14_combout )))) # (!\ula|Mux25~13_combout  & ((\ula|Mux25~14_combout  & ((\regfile|ReadData1[31]~20_combout ))) # (!\ula|Mux25~14_combout  & (!\ula|result~7_combout ))))

	.dataa(\ula|result~7_combout ),
	.datab(\regfile|ReadData1[31]~20_combout ),
	.datac(\ula|Mux25~13_combout ),
	.datad(\ula|Mux25~14_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~4 .lut_mask = 16'hFC05;
defparam \ula|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
fiftyfivenm_lcell_comb \ula|ShiftRight0~81 (
// Equation(s):
// \ula|ShiftRight0~81_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~22_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~23_combout ))))

	.dataa(\ula|ShiftRight0~23_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~81 .lut_mask = 16'h3202;
defparam \ula|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
fiftyfivenm_lcell_comb \ula|ShiftRight0~80 (
// Equation(s):
// \ula|ShiftRight0~80_combout  = (!\regfile|Equal1~1_combout  & ((\mux_in_2_ALU|saida[0]~668_combout  & ((\ula|ShiftRight0~18_combout ))) # (!\mux_in_2_ALU|saida[0]~668_combout  & (\ula|ShiftRight0~19_combout ))))

	.dataa(\ula|ShiftRight0~19_combout ),
	.datab(\regfile|Equal1~1_combout ),
	.datac(\mux_in_2_ALU|saida[0]~668_combout ),
	.datad(\ula|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\ula|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ula|ShiftRight0~80 .lut_mask = 16'h3202;
defparam \ula|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
fiftyfivenm_lcell_comb \ula|Mux27~2 (
// Equation(s):
// \ula|Mux27~2_combout  = (\ula|Mux25~11_combout  & ((\ula|Mux25~12_combout  & (\ula|ShiftRight0~84_combout )) # (!\ula|Mux25~12_combout  & ((\ula|ShiftRight0~83_combout ))))) # (!\ula|Mux25~11_combout  & (\ula|Mux25~12_combout ))

	.dataa(\ula|Mux25~11_combout ),
	.datab(\ula|Mux25~12_combout ),
	.datac(\ula|ShiftRight0~84_combout ),
	.datad(\ula|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~2 .lut_mask = 16'hE6C4;
defparam \ula|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
fiftyfivenm_lcell_comb \ula|Mux27~3 (
// Equation(s):
// \ula|Mux27~3_combout  = (\ula|Mux25~10_combout  & (((\ula|Mux27~2_combout )))) # (!\ula|Mux25~10_combout  & ((\ula|Mux27~2_combout  & (\ula|ShiftRight0~81_combout )) # (!\ula|Mux27~2_combout  & ((\ula|ShiftRight0~80_combout )))))

	.dataa(\ula|ShiftRight0~81_combout ),
	.datab(\ula|ShiftRight0~80_combout ),
	.datac(\ula|Mux25~10_combout ),
	.datad(\ula|Mux27~2_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~3 .lut_mask = 16'hFA0C;
defparam \ula|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
fiftyfivenm_lcell_comb \ula|Mux27~5 (
// Equation(s):
// \ula|Mux27~5_combout  = (\ula|Mux27~4_combout  & ((\ula|ShiftRight1~49_combout ) # ((!\ula|Mux25~13_combout )))) # (!\ula|Mux27~4_combout  & (((\ula|Mux25~13_combout  & \ula|Mux27~3_combout ))))

	.dataa(\ula|ShiftRight1~49_combout ),
	.datab(\ula|Mux27~4_combout ),
	.datac(\ula|Mux25~13_combout ),
	.datad(\ula|Mux27~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~5 .lut_mask = 16'hBC8C;
defparam \ula|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
fiftyfivenm_lcell_comb \ula|Mux27~11 (
// Equation(s):
// \ula|Mux27~11_combout  = (\ula|Mux25~18_combout  & ((\ula|Mux27~10_combout  & (\ula|Mux27~13_combout )) # (!\ula|Mux27~10_combout  & ((\ula|Mux27~5_combout ))))) # (!\ula|Mux25~18_combout  & (\ula|Mux27~10_combout ))

	.dataa(\ula|Mux25~18_combout ),
	.datab(\ula|Mux27~10_combout ),
	.datac(\ula|Mux27~13_combout ),
	.datad(\ula|Mux27~5_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~11 .lut_mask = 16'hE6C4;
defparam \ula|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
fiftyfivenm_lcell_comb \ula|Mux27~12 (
// Equation(s):
// \ula|Mux27~12_combout  = (\imen|memoria_ROM~92_combout  & ((\ula|Mux25~20_combout  & (\ula|ShiftRight3~11_combout )) # (!\ula|Mux25~20_combout  & ((\ula|Mux27~11_combout ))))) # (!\imen|memoria_ROM~92_combout  & (((\ula|Mux27~11_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\ula|ShiftRight3~11_combout ),
	.datac(\ula|Mux25~20_combout ),
	.datad(\ula|Mux27~11_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~12 .lut_mask = 16'hDF80;
defparam \ula|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
fiftyfivenm_lcell_comb \cabo_and_out~19 (
// Equation(s):
// \cabo_and_out~19_combout  = (!\ula|Mux27~12_combout  & (!\ula|Mux24~12_combout  & (!\ula|Mux25~31_combout  & !\ula|Mux26~12_combout )))

	.dataa(\ula|Mux27~12_combout ),
	.datab(\ula|Mux24~12_combout ),
	.datac(\ula|Mux25~31_combout ),
	.datad(\ula|Mux26~12_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~19 .lut_mask = 16'h0001;
defparam \cabo_and_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
fiftyfivenm_lcell_comb \cabo_and_out~4 (
// Equation(s):
// \cabo_and_out~4_combout  = (\pc|PC [3] & (\pc|PC [4] & !\pc|PC [5])) # (!\pc|PC [3] & (\pc|PC [4] $ (!\pc|PC [5])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cabo_and_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~4 .lut_mask = 16'h4949;
defparam \cabo_and_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
fiftyfivenm_lcell_comb \cabo_and_out~22 (
// Equation(s):
// \cabo_and_out~22_combout  = (!\pc|PC [7] & (\cabo_and_out~4_combout  & (\pc|PC [6] & \pc|PC [2])))

	.dataa(\pc|PC [7]),
	.datab(\cabo_and_out~4_combout ),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\cabo_and_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~22 .lut_mask = 16'h4000;
defparam \cabo_and_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
fiftyfivenm_lcell_comb \cabo_and_out~10 (
// Equation(s):
// \cabo_and_out~10_combout  = (\cabo_and_out~9_combout  & (\cabo_and_out~22_combout  & (!\ula_ctrl|Mux3~12_combout  & !\ula_ctrl|Mux1~13_combout )))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\cabo_and_out~22_combout ),
	.datac(\ula_ctrl|Mux3~12_combout ),
	.datad(\ula_ctrl|Mux1~13_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~10 .lut_mask = 16'h0008;
defparam \cabo_and_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
fiftyfivenm_lcell_comb \cabo_and_out~20 (
// Equation(s):
// \cabo_and_out~20_combout  = (!\ula|Mux7~12_combout  & (!\ula|Mux4~19_combout  & (!\ula|Mux6~12_combout  & !\ula|Mux5~13_combout )))

	.dataa(\ula|Mux7~12_combout ),
	.datab(\ula|Mux4~19_combout ),
	.datac(\ula|Mux6~12_combout ),
	.datad(\ula|Mux5~13_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~20 .lut_mask = 16'h0001;
defparam \cabo_and_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
fiftyfivenm_lcell_comb \ula|Mux1~10 (
// Equation(s):
// \ula|Mux1~10_combout  = (\ula_ctrl|Mux1~13_combout  & (\ula|Mux1~4_combout )) # (!\ula_ctrl|Mux1~13_combout  & ((\ula|Mux1~9_combout )))

	.dataa(\ula_ctrl|Mux1~13_combout ),
	.datab(gnd),
	.datac(\ula|Mux1~4_combout ),
	.datad(\ula|Mux1~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux1~10 .lut_mask = 16'hF5A0;
defparam \ula|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
fiftyfivenm_lcell_comb \cabo_and_out~17 (
// Equation(s):
// \cabo_and_out~17_combout  = (!\ula|Mux2~8_combout  & (!\ula|Mux31~11_combout  & (!\ula|Mux1~10_combout  & !\ula|Mux8~22_combout )))

	.dataa(\ula|Mux2~8_combout ),
	.datab(\ula|Mux31~11_combout ),
	.datac(\ula|Mux1~10_combout ),
	.datad(\ula|Mux8~22_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~17 .lut_mask = 16'h0001;
defparam \cabo_and_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
fiftyfivenm_lcell_comb \cabo_and_out~12 (
// Equation(s):
// \cabo_and_out~12_combout  = (!\ula|Mux18~11_combout  & (!\ula|Mux19~19_combout  & (!\ula|Mux14~20_combout  & !\ula|Mux17~11_combout )))

	.dataa(\ula|Mux18~11_combout ),
	.datab(\ula|Mux19~19_combout ),
	.datac(\ula|Mux14~20_combout ),
	.datad(\ula|Mux17~11_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~12 .lut_mask = 16'h0001;
defparam \cabo_and_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
fiftyfivenm_lcell_comb \cabo_and_out~13 (
// Equation(s):
// \cabo_and_out~13_combout  = (!\ula|Mux29~8_combout  & (!\ula|Mux15~7_combout  & (!\ula|Mux28~8_combout  & !\ula|Mux16~8_combout )))

	.dataa(\ula|Mux29~8_combout ),
	.datab(\ula|Mux15~7_combout ),
	.datac(\ula|Mux28~8_combout ),
	.datad(\ula|Mux16~8_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~13 .lut_mask = 16'h0001;
defparam \cabo_and_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
fiftyfivenm_lcell_comb \cabo_and_out~14 (
// Equation(s):
// \cabo_and_out~14_combout  = (!\ula|Mux20~11_combout  & (!\ula|Mux22~11_combout  & (!\ula|Mux21~11_combout  & !\ula|Mux23~11_combout )))

	.dataa(\ula|Mux20~11_combout ),
	.datab(\ula|Mux22~11_combout ),
	.datac(\ula|Mux21~11_combout ),
	.datad(\ula|Mux23~11_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~14 .lut_mask = 16'h0001;
defparam \cabo_and_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
fiftyfivenm_lcell_comb \cabo_and_out~15 (
// Equation(s):
// \cabo_and_out~15_combout  = (!\ula|Mux30~8_combout  & (\cabo_and_out~22_combout  & (\cabo_and_out~13_combout  & \cabo_and_out~14_combout )))

	.dataa(\ula|Mux30~8_combout ),
	.datab(\cabo_and_out~22_combout ),
	.datac(\cabo_and_out~13_combout ),
	.datad(\cabo_and_out~14_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~15 .lut_mask = 16'h4000;
defparam \cabo_and_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
fiftyfivenm_lcell_comb \cabo_and_out~16 (
// Equation(s):
// \cabo_and_out~16_combout  = (!\ula|Mux3~11_combout  & (!\ula|Mux9~12_combout  & (\cabo_and_out~12_combout  & \cabo_and_out~15_combout )))

	.dataa(\ula|Mux3~11_combout ),
	.datab(\ula|Mux9~12_combout ),
	.datac(\cabo_and_out~12_combout ),
	.datad(\cabo_and_out~15_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~16 .lut_mask = 16'h1000;
defparam \cabo_and_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
fiftyfivenm_lcell_comb \cabo_and_out~11 (
// Equation(s):
// \cabo_and_out~11_combout  = (!\ula|Mux12~11_combout  & (!\ula|Mux10~12_combout  & (!\ula|Mux13~11_combout  & !\ula|Mux11~11_combout )))

	.dataa(\ula|Mux12~11_combout ),
	.datab(\ula|Mux10~12_combout ),
	.datac(\ula|Mux13~11_combout ),
	.datad(\ula|Mux11~11_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~11 .lut_mask = 16'h0001;
defparam \cabo_and_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
fiftyfivenm_lcell_comb \cabo_and_out~18 (
// Equation(s):
// \cabo_and_out~18_combout  = (\cabo_and_out~17_combout  & (!\ula|Mux0~16_combout  & (\cabo_and_out~16_combout  & \cabo_and_out~11_combout )))

	.dataa(\cabo_and_out~17_combout ),
	.datab(\ula|Mux0~16_combout ),
	.datac(\cabo_and_out~16_combout ),
	.datad(\cabo_and_out~11_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~18 .lut_mask = 16'h2000;
defparam \cabo_and_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
fiftyfivenm_lcell_comb \cabo_and_out~21 (
// Equation(s):
// \cabo_and_out~21_combout  = (!\cabo_and_out~10_combout  & (((!\cabo_and_out~18_combout ) # (!\cabo_and_out~20_combout )) # (!\cabo_and_out~19_combout )))

	.dataa(\cabo_and_out~19_combout ),
	.datab(\cabo_and_out~10_combout ),
	.datac(\cabo_and_out~20_combout ),
	.datad(\cabo_and_out~18_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~21 .lut_mask = 16'h1333;
defparam \cabo_and_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \pc|PC[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[6]~38_combout ),
	.asdata(\somador_pc4|somador_out[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[6] .is_wysiwyg = "true";
defparam \pc|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~97 (
// Equation(s):
// \imen|memoria_ROM~97_combout  = (\pc|PC [4] & (!\pc|PC [7] & (!\pc|PC [5]))) # (!\pc|PC [4] & (((\pc|PC [6]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~97_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~97 .lut_mask = 16'h3704;
defparam \imen|memoria_ROM~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~96 (
// Equation(s):
// \imen|memoria_ROM~96_combout  = (\pc|PC [5] & ((\pc|PC [7]) # (!\pc|PC [4]))) # (!\pc|PC [5] & ((\pc|PC [4])))

	.dataa(gnd),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~96_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~96 .lut_mask = 16'hCFF0;
defparam \imen|memoria_ROM~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~98 (
// Equation(s):
// \imen|memoria_ROM~98_combout  = (\pc|PC [3] & (\imen|memoria_ROM~96_combout  $ (((\imen|memoria_ROM~97_combout ) # (!\pc|PC [7]))))) # (!\pc|PC [3] & (\imen|memoria_ROM~96_combout  & ((\pc|PC [7]) # (!\imen|memoria_ROM~97_combout ))))

	.dataa(\imen|memoria_ROM~97_combout ),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\imen|memoria_ROM~96_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~98_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~98 .lut_mask = 16'h718C;
defparam \imen|memoria_ROM~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~99 (
// Equation(s):
// \imen|memoria_ROM~99_combout  = (\pc|PC [3] & ((\pc|PC [7] $ (\imen|memoria_ROM~96_combout )))) # (!\pc|PC [3] & ((\imen|memoria_ROM~97_combout ) # ((\pc|PC [7] & !\imen|memoria_ROM~96_combout ))))

	.dataa(\imen|memoria_ROM~97_combout ),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\imen|memoria_ROM~96_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~99_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~99 .lut_mask = 16'h2EF2;
defparam \imen|memoria_ROM~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~100 (
// Equation(s):
// \imen|memoria_ROM~100_combout  = \imen|memoria_ROM~99_combout  $ (((!\pc|PC [2] & !\imen|memoria_ROM~98_combout )))

	.dataa(\pc|PC [2]),
	.datab(\imen|memoria_ROM~98_combout ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~99_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~100_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~100 .lut_mask = 16'hEE11;
defparam \imen|memoria_ROM~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \pc|PC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[3]~32_combout ),
	.asdata(\somador_pc4|somador_out[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[3] .is_wysiwyg = "true";
defparam \pc|PC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \pc|PC[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[5]~36_combout ),
	.asdata(\somador_pc4|somador_out[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[5] .is_wysiwyg = "true";
defparam \pc|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~109 (
// Equation(s):
// \imen|memoria_ROM~109_combout  = (\pc|PC [2] & (!\pc|PC [6] & ((!\pc|PC [3]) # (!\pc|PC [7])))) # (!\pc|PC [2] & ((\pc|PC [7] & ((!\pc|PC [3]))) # (!\pc|PC [7] & ((\pc|PC [6]) # (\pc|PC [3])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~109_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~109 .lut_mask = 16'h135E;
defparam \imen|memoria_ROM~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~108 (
// Equation(s):
// \imen|memoria_ROM~108_combout  = (\pc|PC [7] & ((\pc|PC [6] & ((\pc|PC [3]))) # (!\pc|PC [6] & ((\pc|PC [2]) # (!\pc|PC [3]))))) # (!\pc|PC [7] & ((\pc|PC [6] $ (\pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~108_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~108 .lut_mask = 16'hCB3C;
defparam \imen|memoria_ROM~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~110 (
// Equation(s):
// \imen|memoria_ROM~110_combout  = (\pc|PC [4] & ((\pc|PC [5]) # ((!\imen|memoria_ROM~108_combout )))) # (!\pc|PC [4] & (!\pc|PC [5] & (!\imen|memoria_ROM~109_combout )))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~109_combout ),
	.datad(\imen|memoria_ROM~108_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~110_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~110 .lut_mask = 16'h89AB;
defparam \imen|memoria_ROM~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~111 (
// Equation(s):
// \imen|memoria_ROM~111_combout  = (\pc|PC [3] & ((\pc|PC [7]) # ((\pc|PC [6] & !\pc|PC [2])))) # (!\pc|PC [3] & (\pc|PC [6] $ (\pc|PC [2] $ (\pc|PC [7]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~111_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~111 .lut_mask = 16'hF296;
defparam \imen|memoria_ROM~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~107 (
// Equation(s):
// \imen|memoria_ROM~107_combout  = (\pc|PC [6] & (!\pc|PC [7] & ((\pc|PC [3]) # (!\pc|PC [2])))) # (!\pc|PC [6] & (((\pc|PC [7] & \pc|PC [3]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~107_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~107 .lut_mask = 16'h5A02;
defparam \imen|memoria_ROM~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~112 (
// Equation(s):
// \imen|memoria_ROM~112_combout  = (\imen|memoria_ROM~110_combout  & (((!\imen|memoria_ROM~111_combout )) # (!\pc|PC [5]))) # (!\imen|memoria_ROM~110_combout  & (\pc|PC [5] & ((!\imen|memoria_ROM~107_combout ))))

	.dataa(\imen|memoria_ROM~110_combout ),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~111_combout ),
	.datad(\imen|memoria_ROM~107_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~112_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~112 .lut_mask = 16'h2A6E;
defparam \imen|memoria_ROM~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \pc|PC[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[4]~34_combout ),
	.asdata(\somador_pc4|somador_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[4] .is_wysiwyg = "true";
defparam \pc|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~85 (
// Equation(s):
// \imen|memoria_ROM~85_combout  = (\pc|PC [4] & ((\pc|PC [3]) # ((\pc|PC [2] & !\pc|PC [6])))) # (!\pc|PC [4] & (\pc|PC [6] $ (((\pc|PC [2]) # (\pc|PC [3])))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~85_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~85 .lut_mask = 16'hA1FC;
defparam \imen|memoria_ROM~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~87 (
// Equation(s):
// \imen|memoria_ROM~87_combout  = (\pc|PC [6] & (\pc|PC [2] & (\pc|PC [3] $ (!\pc|PC [4])))) # (!\pc|PC [6] & (\pc|PC [3] & ((\pc|PC [4]) # (!\pc|PC [2]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~87_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~87 .lut_mask = 16'hD018;
defparam \imen|memoria_ROM~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~86 (
// Equation(s):
// \imen|memoria_ROM~86_combout  = (\pc|PC [2] & ((\pc|PC [6] & (!\pc|PC [3])) # (!\pc|PC [6] & ((!\pc|PC [4]))))) # (!\pc|PC [2] & ((\pc|PC [3] $ (\pc|PC [4]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~86_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~86 .lut_mask = 16'h0B7C;
defparam \imen|memoria_ROM~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~88 (
// Equation(s):
// \imen|memoria_ROM~88_combout  = (\pc|PC [7] & (((\pc|PC [5])))) # (!\pc|PC [7] & ((\pc|PC [5] & ((\imen|memoria_ROM~86_combout ))) # (!\pc|PC [5] & (\imen|memoria_ROM~87_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\imen|memoria_ROM~87_combout ),
	.datac(\pc|PC [5]),
	.datad(\imen|memoria_ROM~86_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~88_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~88 .lut_mask = 16'hF4A4;
defparam \imen|memoria_ROM~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~89 (
// Equation(s):
// \imen|memoria_ROM~89_combout  = (\pc|PC [4] & (((!\pc|PC [6])) # (!\pc|PC [2]))) # (!\pc|PC [4] & ((\pc|PC [6]) # ((\pc|PC [2] & \pc|PC [3]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~89_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~89 .lut_mask = 16'h77EA;
defparam \imen|memoria_ROM~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~90 (
// Equation(s):
// \imen|memoria_ROM~90_combout  = (\imen|memoria_ROM~88_combout  & (((\imen|memoria_ROM~89_combout ) # (!\pc|PC [7])))) # (!\imen|memoria_ROM~88_combout  & (!\imen|memoria_ROM~85_combout  & (\pc|PC [7])))

	.dataa(\imen|memoria_ROM~85_combout ),
	.datab(\imen|memoria_ROM~88_combout ),
	.datac(\pc|PC [7]),
	.datad(\imen|memoria_ROM~89_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~90_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~90 .lut_mask = 16'hDC1C;
defparam \imen|memoria_ROM~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
fiftyfivenm_lcell_comb \somador_pc4|somador_out[7]~10 (
// Equation(s):
// \somador_pc4|somador_out[7]~10_combout  = (\pc|PC [7] & (!\somador_pc4|somador_out[6]~9 )) # (!\pc|PC [7] & ((\somador_pc4|somador_out[6]~9 ) # (GND)))
// \somador_pc4|somador_out[7]~11  = CARRY((!\somador_pc4|somador_out[6]~9 ) # (!\pc|PC [7]))

	.dataa(gnd),
	.datab(\pc|PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[6]~9 ),
	.combout(\somador_pc4|somador_out[7]~10_combout ),
	.cout(\somador_pc4|somador_out[7]~11 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[7]~10 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
fiftyfivenm_lcell_comb \pc|PC[7]~40 (
// Equation(s):
// \pc|PC[7]~40_combout  = (\imen|memoria_ROM~90_combout  & ((\somador_pc4|somador_out[7]~10_combout  & (\pc|PC[6]~39  & VCC)) # (!\somador_pc4|somador_out[7]~10_combout  & (!\pc|PC[6]~39 )))) # (!\imen|memoria_ROM~90_combout  & 
// ((\somador_pc4|somador_out[7]~10_combout  & (!\pc|PC[6]~39 )) # (!\somador_pc4|somador_out[7]~10_combout  & ((\pc|PC[6]~39 ) # (GND)))))
// \pc|PC[7]~41  = CARRY((\imen|memoria_ROM~90_combout  & (!\somador_pc4|somador_out[7]~10_combout  & !\pc|PC[6]~39 )) # (!\imen|memoria_ROM~90_combout  & ((!\pc|PC[6]~39 ) # (!\somador_pc4|somador_out[7]~10_combout ))))

	.dataa(\imen|memoria_ROM~90_combout ),
	.datab(\somador_pc4|somador_out[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[6]~39 ),
	.combout(\pc|PC[7]~40_combout ),
	.cout(\pc|PC[7]~41 ));
// synopsys translate_off
defparam \pc|PC[7]~40 .lut_mask = 16'h9617;
defparam \pc|PC[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \pc|PC[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[7]~40_combout ),
	.asdata(\somador_pc4|somador_out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[7] .is_wysiwyg = "true";
defparam \pc|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~114 (
// Equation(s):
// \imen|memoria_ROM~114_combout  = (\pc|PC [3] & ((\pc|PC [5] & ((\pc|PC [2]))) # (!\pc|PC [5] & ((\pc|PC [4]) # (!\pc|PC [2]))))) # (!\pc|PC [3] & (\pc|PC [4] $ (((\pc|PC [5]) # (\pc|PC [2])))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~114_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~114 .lut_mask = 16'hE356;
defparam \imen|memoria_ROM~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~113 (
// Equation(s):
// \imen|memoria_ROM~113_combout  = (\pc|PC [5] & (\pc|PC [2] $ (\pc|PC [4] $ (!\pc|PC [3])))) # (!\pc|PC [5] & (((!\pc|PC [4] & \pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~113_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~113 .lut_mask = 16'h6930;
defparam \imen|memoria_ROM~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~115 (
// Equation(s):
// \imen|memoria_ROM~115_combout  = (!\pc|PC [7] & ((\pc|PC [6] & ((\imen|memoria_ROM~113_combout ))) # (!\pc|PC [6] & (!\imen|memoria_ROM~114_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\imen|memoria_ROM~114_combout ),
	.datac(\pc|PC [6]),
	.datad(\imen|memoria_ROM~113_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~115_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~115 .lut_mask = 16'h5101;
defparam \imen|memoria_ROM~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~116 (
// Equation(s):
// \imen|memoria_ROM~116_combout  = (\pc|PC [2] & ((\pc|PC [4] & ((\pc|PC [5]) # (!\pc|PC [3]))) # (!\pc|PC [4] & ((!\pc|PC [5]))))) # (!\pc|PC [2] & (((\pc|PC [5]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~116_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~116 .lut_mask = 16'hDD2A;
defparam \imen|memoria_ROM~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~117 (
// Equation(s):
// \imen|memoria_ROM~117_combout  = (\imen|memoria_ROM~115_combout ) # ((\pc|PC [7] & (\pc|PC [6] & !\imen|memoria_ROM~116_combout )))

	.dataa(\pc|PC [7]),
	.datab(\imen|memoria_ROM~115_combout ),
	.datac(\pc|PC [6]),
	.datad(\imen|memoria_ROM~116_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~117_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~117 .lut_mask = 16'hCCEC;
defparam \imen|memoria_ROM~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \pc|PC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[2]~30_combout ),
	.asdata(\somador_pc4|somador_out[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[2] .is_wysiwyg = "true";
defparam \pc|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
fiftyfivenm_lcell_comb \somador_pc4|somador_out[8]~12 (
// Equation(s):
// \somador_pc4|somador_out[8]~12_combout  = (\pc|PC [8] & (\somador_pc4|somador_out[7]~11  $ (GND))) # (!\pc|PC [8] & (!\somador_pc4|somador_out[7]~11  & VCC))
// \somador_pc4|somador_out[8]~13  = CARRY((\pc|PC [8] & !\somador_pc4|somador_out[7]~11 ))

	.dataa(gnd),
	.datab(\pc|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[7]~11 ),
	.combout(\somador_pc4|somador_out[8]~12_combout ),
	.cout(\somador_pc4|somador_out[8]~13 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[8]~12 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
fiftyfivenm_lcell_comb \pc|PC[8]~42 (
// Equation(s):
// \pc|PC[8]~42_combout  = ((\imen|memoria_ROM~95_combout  $ (\somador_pc4|somador_out[8]~12_combout  $ (!\pc|PC[7]~41 )))) # (GND)
// \pc|PC[8]~43  = CARRY((\imen|memoria_ROM~95_combout  & ((\somador_pc4|somador_out[8]~12_combout ) # (!\pc|PC[7]~41 ))) # (!\imen|memoria_ROM~95_combout  & (\somador_pc4|somador_out[8]~12_combout  & !\pc|PC[7]~41 )))

	.dataa(\imen|memoria_ROM~95_combout ),
	.datab(\somador_pc4|somador_out[8]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[7]~41 ),
	.combout(\pc|PC[8]~42_combout ),
	.cout(\pc|PC[8]~43 ));
// synopsys translate_off
defparam \pc|PC[8]~42 .lut_mask = 16'h698E;
defparam \pc|PC[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \pc|PC[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[8]~42_combout ),
	.asdata(\somador_pc4|somador_out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[8] .is_wysiwyg = "true";
defparam \pc|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
fiftyfivenm_lcell_comb \somador_pc4|somador_out[9]~14 (
// Equation(s):
// \somador_pc4|somador_out[9]~14_combout  = (\pc|PC [9] & (!\somador_pc4|somador_out[8]~13 )) # (!\pc|PC [9] & ((\somador_pc4|somador_out[8]~13 ) # (GND)))
// \somador_pc4|somador_out[9]~15  = CARRY((!\somador_pc4|somador_out[8]~13 ) # (!\pc|PC [9]))

	.dataa(gnd),
	.datab(\pc|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[8]~13 ),
	.combout(\somador_pc4|somador_out[9]~14_combout ),
	.cout(\somador_pc4|somador_out[9]~15 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[9]~14 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
fiftyfivenm_lcell_comb \pc|PC[9]~44 (
// Equation(s):
// \pc|PC[9]~44_combout  = (\imen|memoria_ROM~92_combout  & ((\somador_pc4|somador_out[9]~14_combout  & (\pc|PC[8]~43  & VCC)) # (!\somador_pc4|somador_out[9]~14_combout  & (!\pc|PC[8]~43 )))) # (!\imen|memoria_ROM~92_combout  & 
// ((\somador_pc4|somador_out[9]~14_combout  & (!\pc|PC[8]~43 )) # (!\somador_pc4|somador_out[9]~14_combout  & ((\pc|PC[8]~43 ) # (GND)))))
// \pc|PC[9]~45  = CARRY((\imen|memoria_ROM~92_combout  & (!\somador_pc4|somador_out[9]~14_combout  & !\pc|PC[8]~43 )) # (!\imen|memoria_ROM~92_combout  & ((!\pc|PC[8]~43 ) # (!\somador_pc4|somador_out[9]~14_combout ))))

	.dataa(\imen|memoria_ROM~92_combout ),
	.datab(\somador_pc4|somador_out[9]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[8]~43 ),
	.combout(\pc|PC[9]~44_combout ),
	.cout(\pc|PC[9]~45 ));
// synopsys translate_off
defparam \pc|PC[9]~44 .lut_mask = 16'h9617;
defparam \pc|PC[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \pc|PC[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[9]~44_combout ),
	.asdata(\somador_pc4|somador_out[9]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[9] .is_wysiwyg = "true";
defparam \pc|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
fiftyfivenm_lcell_comb \somador_pc4|somador_out[10]~16 (
// Equation(s):
// \somador_pc4|somador_out[10]~16_combout  = (\pc|PC [10] & (\somador_pc4|somador_out[9]~15  $ (GND))) # (!\pc|PC [10] & (!\somador_pc4|somador_out[9]~15  & VCC))
// \somador_pc4|somador_out[10]~17  = CARRY((\pc|PC [10] & !\somador_pc4|somador_out[9]~15 ))

	.dataa(\pc|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[9]~15 ),
	.combout(\somador_pc4|somador_out[10]~16_combout ),
	.cout(\somador_pc4|somador_out[10]~17 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[10]~16 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
fiftyfivenm_lcell_comb \pc|PC[10]~46 (
// Equation(s):
// \pc|PC[10]~46_combout  = ((\imen|memoria_ROM~84_combout  $ (\somador_pc4|somador_out[10]~16_combout  $ (\pc|PC[9]~45 )))) # (GND)
// \pc|PC[10]~47  = CARRY((\imen|memoria_ROM~84_combout  & (\somador_pc4|somador_out[10]~16_combout  & !\pc|PC[9]~45 )) # (!\imen|memoria_ROM~84_combout  & ((\somador_pc4|somador_out[10]~16_combout ) # (!\pc|PC[9]~45 ))))

	.dataa(\imen|memoria_ROM~84_combout ),
	.datab(\somador_pc4|somador_out[10]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[9]~45 ),
	.combout(\pc|PC[10]~46_combout ),
	.cout(\pc|PC[10]~47 ));
// synopsys translate_off
defparam \pc|PC[10]~46 .lut_mask = 16'h964D;
defparam \pc|PC[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \pc|PC[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[10]~46_combout ),
	.asdata(\somador_pc4|somador_out[10]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[10] .is_wysiwyg = "true";
defparam \pc|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
fiftyfivenm_lcell_comb \somador_pc4|somador_out[11]~18 (
// Equation(s):
// \somador_pc4|somador_out[11]~18_combout  = (\pc|PC [11] & (!\somador_pc4|somador_out[10]~17 )) # (!\pc|PC [11] & ((\somador_pc4|somador_out[10]~17 ) # (GND)))
// \somador_pc4|somador_out[11]~19  = CARRY((!\somador_pc4|somador_out[10]~17 ) # (!\pc|PC [11]))

	.dataa(\pc|PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[10]~17 ),
	.combout(\somador_pc4|somador_out[11]~18_combout ),
	.cout(\somador_pc4|somador_out[11]~19 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[11]~18 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
fiftyfivenm_lcell_comb \pc|PC[11]~48 (
// Equation(s):
// \pc|PC[11]~48_combout  = (\somador_pc4|somador_out[11]~18_combout  & ((\imen|memoria_ROM~84_combout  & (!\pc|PC[10]~47 )) # (!\imen|memoria_ROM~84_combout  & (\pc|PC[10]~47  & VCC)))) # (!\somador_pc4|somador_out[11]~18_combout  & 
// ((\imen|memoria_ROM~84_combout  & ((\pc|PC[10]~47 ) # (GND))) # (!\imen|memoria_ROM~84_combout  & (!\pc|PC[10]~47 ))))
// \pc|PC[11]~49  = CARRY((\somador_pc4|somador_out[11]~18_combout  & (\imen|memoria_ROM~84_combout  & !\pc|PC[10]~47 )) # (!\somador_pc4|somador_out[11]~18_combout  & ((\imen|memoria_ROM~84_combout ) # (!\pc|PC[10]~47 ))))

	.dataa(\somador_pc4|somador_out[11]~18_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[10]~47 ),
	.combout(\pc|PC[11]~48_combout ),
	.cout(\pc|PC[11]~49 ));
// synopsys translate_off
defparam \pc|PC[11]~48 .lut_mask = 16'h694D;
defparam \pc|PC[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \pc|PC[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[11]~48_combout ),
	.asdata(\somador_pc4|somador_out[11]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[11] .is_wysiwyg = "true";
defparam \pc|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
fiftyfivenm_lcell_comb \somador_pc4|somador_out[12]~20 (
// Equation(s):
// \somador_pc4|somador_out[12]~20_combout  = (\pc|PC [12] & (\somador_pc4|somador_out[11]~19  $ (GND))) # (!\pc|PC [12] & (!\somador_pc4|somador_out[11]~19  & VCC))
// \somador_pc4|somador_out[12]~21  = CARRY((\pc|PC [12] & !\somador_pc4|somador_out[11]~19 ))

	.dataa(gnd),
	.datab(\pc|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[11]~19 ),
	.combout(\somador_pc4|somador_out[12]~20_combout ),
	.cout(\somador_pc4|somador_out[12]~21 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[12]~20 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
fiftyfivenm_lcell_comb \pc|PC[12]~50 (
// Equation(s):
// \pc|PC[12]~50_combout  = ((\somador_pc4|somador_out[12]~20_combout  $ (\imen|memoria_ROM~84_combout  $ (\pc|PC[11]~49 )))) # (GND)
// \pc|PC[12]~51  = CARRY((\somador_pc4|somador_out[12]~20_combout  & ((!\pc|PC[11]~49 ) # (!\imen|memoria_ROM~84_combout ))) # (!\somador_pc4|somador_out[12]~20_combout  & (!\imen|memoria_ROM~84_combout  & !\pc|PC[11]~49 )))

	.dataa(\somador_pc4|somador_out[12]~20_combout ),
	.datab(\imen|memoria_ROM~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[11]~49 ),
	.combout(\pc|PC[12]~50_combout ),
	.cout(\pc|PC[12]~51 ));
// synopsys translate_off
defparam \pc|PC[12]~50 .lut_mask = 16'h962B;
defparam \pc|PC[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \pc|PC[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[12]~50_combout ),
	.asdata(\somador_pc4|somador_out[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[12] .is_wysiwyg = "true";
defparam \pc|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
fiftyfivenm_lcell_comb \somador_pc4|somador_out[13]~22 (
// Equation(s):
// \somador_pc4|somador_out[13]~22_combout  = (\pc|PC [13] & (!\somador_pc4|somador_out[12]~21 )) # (!\pc|PC [13] & ((\somador_pc4|somador_out[12]~21 ) # (GND)))
// \somador_pc4|somador_out[13]~23  = CARRY((!\somador_pc4|somador_out[12]~21 ) # (!\pc|PC [13]))

	.dataa(gnd),
	.datab(\pc|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[12]~21 ),
	.combout(\somador_pc4|somador_out[13]~22_combout ),
	.cout(\somador_pc4|somador_out[13]~23 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[13]~22 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
fiftyfivenm_lcell_comb \pc|PC[13]~52 (
// Equation(s):
// \pc|PC[13]~52_combout  = (\somador_pc4|somador_out[13]~22_combout  & ((\imen|memoria_ROM~81_combout  & (\pc|PC[12]~51  & VCC)) # (!\imen|memoria_ROM~81_combout  & (!\pc|PC[12]~51 )))) # (!\somador_pc4|somador_out[13]~22_combout  & 
// ((\imen|memoria_ROM~81_combout  & (!\pc|PC[12]~51 )) # (!\imen|memoria_ROM~81_combout  & ((\pc|PC[12]~51 ) # (GND)))))
// \pc|PC[13]~53  = CARRY((\somador_pc4|somador_out[13]~22_combout  & (!\imen|memoria_ROM~81_combout  & !\pc|PC[12]~51 )) # (!\somador_pc4|somador_out[13]~22_combout  & ((!\pc|PC[12]~51 ) # (!\imen|memoria_ROM~81_combout ))))

	.dataa(\somador_pc4|somador_out[13]~22_combout ),
	.datab(\imen|memoria_ROM~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[12]~51 ),
	.combout(\pc|PC[13]~52_combout ),
	.cout(\pc|PC[13]~53 ));
// synopsys translate_off
defparam \pc|PC[13]~52 .lut_mask = 16'h9617;
defparam \pc|PC[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \pc|PC[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[13]~52_combout ),
	.asdata(\somador_pc4|somador_out[13]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[13] .is_wysiwyg = "true";
defparam \pc|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
fiftyfivenm_lcell_comb \somador_pc4|somador_out[14]~24 (
// Equation(s):
// \somador_pc4|somador_out[14]~24_combout  = (\pc|PC [14] & (\somador_pc4|somador_out[13]~23  $ (GND))) # (!\pc|PC [14] & (!\somador_pc4|somador_out[13]~23  & VCC))
// \somador_pc4|somador_out[14]~25  = CARRY((\pc|PC [14] & !\somador_pc4|somador_out[13]~23 ))

	.dataa(\pc|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[13]~23 ),
	.combout(\somador_pc4|somador_out[14]~24_combout ),
	.cout(\somador_pc4|somador_out[14]~25 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[14]~24 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
fiftyfivenm_lcell_comb \pc|PC[14]~54 (
// Equation(s):
// \pc|PC[14]~54_combout  = ((\somador_pc4|somador_out[14]~24_combout  $ (\imen|memoria_ROM~75_combout  $ (!\pc|PC[13]~53 )))) # (GND)
// \pc|PC[14]~55  = CARRY((\somador_pc4|somador_out[14]~24_combout  & ((\imen|memoria_ROM~75_combout ) # (!\pc|PC[13]~53 ))) # (!\somador_pc4|somador_out[14]~24_combout  & (\imen|memoria_ROM~75_combout  & !\pc|PC[13]~53 )))

	.dataa(\somador_pc4|somador_out[14]~24_combout ),
	.datab(\imen|memoria_ROM~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[13]~53 ),
	.combout(\pc|PC[14]~54_combout ),
	.cout(\pc|PC[14]~55 ));
// synopsys translate_off
defparam \pc|PC[14]~54 .lut_mask = 16'h698E;
defparam \pc|PC[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \pc|PC[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[14]~54_combout ),
	.asdata(\somador_pc4|somador_out[14]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[14] .is_wysiwyg = "true";
defparam \pc|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
fiftyfivenm_lcell_comb \somador_pc4|somador_out[15]~26 (
// Equation(s):
// \somador_pc4|somador_out[15]~26_combout  = (\pc|PC [15] & (!\somador_pc4|somador_out[14]~25 )) # (!\pc|PC [15] & ((\somador_pc4|somador_out[14]~25 ) # (GND)))
// \somador_pc4|somador_out[15]~27  = CARRY((!\somador_pc4|somador_out[14]~25 ) # (!\pc|PC [15]))

	.dataa(\pc|PC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[14]~25 ),
	.combout(\somador_pc4|somador_out[15]~26_combout ),
	.cout(\somador_pc4|somador_out[15]~27 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[15]~26 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
fiftyfivenm_lcell_comb \pc|PC[15]~56 (
// Equation(s):
// \pc|PC[15]~56_combout  = (\somador_pc4|somador_out[15]~26_combout  & ((\imen|memoria_ROM~72_combout  & (\pc|PC[14]~55  & VCC)) # (!\imen|memoria_ROM~72_combout  & (!\pc|PC[14]~55 )))) # (!\somador_pc4|somador_out[15]~26_combout  & 
// ((\imen|memoria_ROM~72_combout  & (!\pc|PC[14]~55 )) # (!\imen|memoria_ROM~72_combout  & ((\pc|PC[14]~55 ) # (GND)))))
// \pc|PC[15]~57  = CARRY((\somador_pc4|somador_out[15]~26_combout  & (!\imen|memoria_ROM~72_combout  & !\pc|PC[14]~55 )) # (!\somador_pc4|somador_out[15]~26_combout  & ((!\pc|PC[14]~55 ) # (!\imen|memoria_ROM~72_combout ))))

	.dataa(\somador_pc4|somador_out[15]~26_combout ),
	.datab(\imen|memoria_ROM~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[14]~55 ),
	.combout(\pc|PC[15]~56_combout ),
	.cout(\pc|PC[15]~57 ));
// synopsys translate_off
defparam \pc|PC[15]~56 .lut_mask = 16'h9617;
defparam \pc|PC[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \pc|PC[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[15]~56_combout ),
	.asdata(\somador_pc4|somador_out[15]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[15] .is_wysiwyg = "true";
defparam \pc|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
fiftyfivenm_lcell_comb \somador_pc4|somador_out[16]~28 (
// Equation(s):
// \somador_pc4|somador_out[16]~28_combout  = (\pc|PC [16] & (\somador_pc4|somador_out[15]~27  $ (GND))) # (!\pc|PC [16] & (!\somador_pc4|somador_out[15]~27  & VCC))
// \somador_pc4|somador_out[16]~29  = CARRY((\pc|PC [16] & !\somador_pc4|somador_out[15]~27 ))

	.dataa(gnd),
	.datab(\pc|PC [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[15]~27 ),
	.combout(\somador_pc4|somador_out[16]~28_combout ),
	.cout(\somador_pc4|somador_out[16]~29 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[16]~28 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
fiftyfivenm_lcell_comb \pc|PC[16]~58 (
// Equation(s):
// \pc|PC[16]~58_combout  = ((\somador_pc4|somador_out[16]~28_combout  $ (\imen|memoria_ROM~67_combout  $ (!\pc|PC[15]~57 )))) # (GND)
// \pc|PC[16]~59  = CARRY((\somador_pc4|somador_out[16]~28_combout  & ((\imen|memoria_ROM~67_combout ) # (!\pc|PC[15]~57 ))) # (!\somador_pc4|somador_out[16]~28_combout  & (\imen|memoria_ROM~67_combout  & !\pc|PC[15]~57 )))

	.dataa(\somador_pc4|somador_out[16]~28_combout ),
	.datab(\imen|memoria_ROM~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[15]~57 ),
	.combout(\pc|PC[16]~58_combout ),
	.cout(\pc|PC[16]~59 ));
// synopsys translate_off
defparam \pc|PC[16]~58 .lut_mask = 16'h698E;
defparam \pc|PC[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \pc|PC[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[16]~58_combout ),
	.asdata(\somador_pc4|somador_out[16]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[16] .is_wysiwyg = "true";
defparam \pc|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
fiftyfivenm_lcell_comb \somador_pc4|somador_out[17]~30 (
// Equation(s):
// \somador_pc4|somador_out[17]~30_combout  = (\pc|PC [17] & (!\somador_pc4|somador_out[16]~29 )) # (!\pc|PC [17] & ((\somador_pc4|somador_out[16]~29 ) # (GND)))
// \somador_pc4|somador_out[17]~31  = CARRY((!\somador_pc4|somador_out[16]~29 ) # (!\pc|PC [17]))

	.dataa(\pc|PC [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[16]~29 ),
	.combout(\somador_pc4|somador_out[17]~30_combout ),
	.cout(\somador_pc4|somador_out[17]~31 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[17]~30 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
fiftyfivenm_lcell_comb \pc|PC[17]~60 (
// Equation(s):
// \pc|PC[17]~60_combout  = (\imen|memoria_ROM~62_combout  & ((\somador_pc4|somador_out[17]~30_combout  & (\pc|PC[16]~59  & VCC)) # (!\somador_pc4|somador_out[17]~30_combout  & (!\pc|PC[16]~59 )))) # (!\imen|memoria_ROM~62_combout  & 
// ((\somador_pc4|somador_out[17]~30_combout  & (!\pc|PC[16]~59 )) # (!\somador_pc4|somador_out[17]~30_combout  & ((\pc|PC[16]~59 ) # (GND)))))
// \pc|PC[17]~61  = CARRY((\imen|memoria_ROM~62_combout  & (!\somador_pc4|somador_out[17]~30_combout  & !\pc|PC[16]~59 )) # (!\imen|memoria_ROM~62_combout  & ((!\pc|PC[16]~59 ) # (!\somador_pc4|somador_out[17]~30_combout ))))

	.dataa(\imen|memoria_ROM~62_combout ),
	.datab(\somador_pc4|somador_out[17]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[16]~59 ),
	.combout(\pc|PC[17]~60_combout ),
	.cout(\pc|PC[17]~61 ));
// synopsys translate_off
defparam \pc|PC[17]~60 .lut_mask = 16'h9617;
defparam \pc|PC[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \pc|PC[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[17]~60_combout ),
	.asdata(\somador_pc4|somador_out[17]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[17] .is_wysiwyg = "true";
defparam \pc|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
fiftyfivenm_lcell_comb \somador_pc4|somador_out[18]~32 (
// Equation(s):
// \somador_pc4|somador_out[18]~32_combout  = (\pc|PC [18] & (\somador_pc4|somador_out[17]~31  $ (GND))) # (!\pc|PC [18] & (!\somador_pc4|somador_out[17]~31  & VCC))
// \somador_pc4|somador_out[18]~33  = CARRY((\pc|PC [18] & !\somador_pc4|somador_out[17]~31 ))

	.dataa(gnd),
	.datab(\pc|PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[17]~31 ),
	.combout(\somador_pc4|somador_out[18]~32_combout ),
	.cout(\somador_pc4|somador_out[18]~33 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[18]~32 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
fiftyfivenm_lcell_comb \pc|PC[18]~62 (
// Equation(s):
// \pc|PC[18]~62_combout  = ((\imen|memoria_ROM~62_combout  $ (\somador_pc4|somador_out[18]~32_combout  $ (!\pc|PC[17]~61 )))) # (GND)
// \pc|PC[18]~63  = CARRY((\imen|memoria_ROM~62_combout  & ((\somador_pc4|somador_out[18]~32_combout ) # (!\pc|PC[17]~61 ))) # (!\imen|memoria_ROM~62_combout  & (\somador_pc4|somador_out[18]~32_combout  & !\pc|PC[17]~61 )))

	.dataa(\imen|memoria_ROM~62_combout ),
	.datab(\somador_pc4|somador_out[18]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[17]~61 ),
	.combout(\pc|PC[18]~62_combout ),
	.cout(\pc|PC[18]~63 ));
// synopsys translate_off
defparam \pc|PC[18]~62 .lut_mask = 16'h698E;
defparam \pc|PC[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \pc|PC[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[18]~62_combout ),
	.asdata(\somador_pc4|somador_out[18]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[18] .is_wysiwyg = "true";
defparam \pc|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
fiftyfivenm_lcell_comb \somador_pc4|somador_out[19]~34 (
// Equation(s):
// \somador_pc4|somador_out[19]~34_combout  = (\pc|PC [19] & (!\somador_pc4|somador_out[18]~33 )) # (!\pc|PC [19] & ((\somador_pc4|somador_out[18]~33 ) # (GND)))
// \somador_pc4|somador_out[19]~35  = CARRY((!\somador_pc4|somador_out[18]~33 ) # (!\pc|PC [19]))

	.dataa(gnd),
	.datab(\pc|PC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[18]~33 ),
	.combout(\somador_pc4|somador_out[19]~34_combout ),
	.cout(\somador_pc4|somador_out[19]~35 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[19]~34 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
fiftyfivenm_lcell_comb \pc|PC[19]~64 (
// Equation(s):
// \pc|PC[19]~64_combout  = (\imen|memoria_ROM~62_combout  & ((\somador_pc4|somador_out[19]~34_combout  & (\pc|PC[18]~63  & VCC)) # (!\somador_pc4|somador_out[19]~34_combout  & (!\pc|PC[18]~63 )))) # (!\imen|memoria_ROM~62_combout  & 
// ((\somador_pc4|somador_out[19]~34_combout  & (!\pc|PC[18]~63 )) # (!\somador_pc4|somador_out[19]~34_combout  & ((\pc|PC[18]~63 ) # (GND)))))
// \pc|PC[19]~65  = CARRY((\imen|memoria_ROM~62_combout  & (!\somador_pc4|somador_out[19]~34_combout  & !\pc|PC[18]~63 )) # (!\imen|memoria_ROM~62_combout  & ((!\pc|PC[18]~63 ) # (!\somador_pc4|somador_out[19]~34_combout ))))

	.dataa(\imen|memoria_ROM~62_combout ),
	.datab(\somador_pc4|somador_out[19]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[18]~63 ),
	.combout(\pc|PC[19]~64_combout ),
	.cout(\pc|PC[19]~65 ));
// synopsys translate_off
defparam \pc|PC[19]~64 .lut_mask = 16'h9617;
defparam \pc|PC[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \pc|PC[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[19]~64_combout ),
	.asdata(\somador_pc4|somador_out[19]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[19] .is_wysiwyg = "true";
defparam \pc|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
fiftyfivenm_lcell_comb \somador_pc4|somador_out[20]~36 (
// Equation(s):
// \somador_pc4|somador_out[20]~36_combout  = (\pc|PC [20] & (\somador_pc4|somador_out[19]~35  $ (GND))) # (!\pc|PC [20] & (!\somador_pc4|somador_out[19]~35  & VCC))
// \somador_pc4|somador_out[20]~37  = CARRY((\pc|PC [20] & !\somador_pc4|somador_out[19]~35 ))

	.dataa(\pc|PC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[19]~35 ),
	.combout(\somador_pc4|somador_out[20]~36_combout ),
	.cout(\somador_pc4|somador_out[20]~37 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[20]~36 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
fiftyfivenm_lcell_comb \pc|PC[20]~66 (
// Equation(s):
// \pc|PC[20]~66_combout  = ((\imen|memoria_ROM~62_combout  $ (\somador_pc4|somador_out[20]~36_combout  $ (!\pc|PC[19]~65 )))) # (GND)
// \pc|PC[20]~67  = CARRY((\imen|memoria_ROM~62_combout  & ((\somador_pc4|somador_out[20]~36_combout ) # (!\pc|PC[19]~65 ))) # (!\imen|memoria_ROM~62_combout  & (\somador_pc4|somador_out[20]~36_combout  & !\pc|PC[19]~65 )))

	.dataa(\imen|memoria_ROM~62_combout ),
	.datab(\somador_pc4|somador_out[20]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[19]~65 ),
	.combout(\pc|PC[20]~66_combout ),
	.cout(\pc|PC[20]~67 ));
// synopsys translate_off
defparam \pc|PC[20]~66 .lut_mask = 16'h698E;
defparam \pc|PC[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \pc|PC[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[20]~66_combout ),
	.asdata(\somador_pc4|somador_out[20]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[20] .is_wysiwyg = "true";
defparam \pc|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
fiftyfivenm_lcell_comb \somador_pc4|somador_out[21]~38 (
// Equation(s):
// \somador_pc4|somador_out[21]~38_combout  = (\pc|PC [21] & (!\somador_pc4|somador_out[20]~37 )) # (!\pc|PC [21] & ((\somador_pc4|somador_out[20]~37 ) # (GND)))
// \somador_pc4|somador_out[21]~39  = CARRY((!\somador_pc4|somador_out[20]~37 ) # (!\pc|PC [21]))

	.dataa(\pc|PC [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[20]~37 ),
	.combout(\somador_pc4|somador_out[21]~38_combout ),
	.cout(\somador_pc4|somador_out[21]~39 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[21]~38 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
fiftyfivenm_lcell_comb \pc|PC[21]~68 (
// Equation(s):
// \pc|PC[21]~68_combout  = (\imen|memoria_ROM~62_combout  & ((\somador_pc4|somador_out[21]~38_combout  & (\pc|PC[20]~67  & VCC)) # (!\somador_pc4|somador_out[21]~38_combout  & (!\pc|PC[20]~67 )))) # (!\imen|memoria_ROM~62_combout  & 
// ((\somador_pc4|somador_out[21]~38_combout  & (!\pc|PC[20]~67 )) # (!\somador_pc4|somador_out[21]~38_combout  & ((\pc|PC[20]~67 ) # (GND)))))
// \pc|PC[21]~69  = CARRY((\imen|memoria_ROM~62_combout  & (!\somador_pc4|somador_out[21]~38_combout  & !\pc|PC[20]~67 )) # (!\imen|memoria_ROM~62_combout  & ((!\pc|PC[20]~67 ) # (!\somador_pc4|somador_out[21]~38_combout ))))

	.dataa(\imen|memoria_ROM~62_combout ),
	.datab(\somador_pc4|somador_out[21]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[20]~67 ),
	.combout(\pc|PC[21]~68_combout ),
	.cout(\pc|PC[21]~69 ));
// synopsys translate_off
defparam \pc|PC[21]~68 .lut_mask = 16'h9617;
defparam \pc|PC[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \pc|PC[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[21]~68_combout ),
	.asdata(\somador_pc4|somador_out[21]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[21] .is_wysiwyg = "true";
defparam \pc|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
fiftyfivenm_lcell_comb \somador_pc4|somador_out[22]~40 (
// Equation(s):
// \somador_pc4|somador_out[22]~40_combout  = (\pc|PC [22] & (\somador_pc4|somador_out[21]~39  $ (GND))) # (!\pc|PC [22] & (!\somador_pc4|somador_out[21]~39  & VCC))
// \somador_pc4|somador_out[22]~41  = CARRY((\pc|PC [22] & !\somador_pc4|somador_out[21]~39 ))

	.dataa(\pc|PC [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[21]~39 ),
	.combout(\somador_pc4|somador_out[22]~40_combout ),
	.cout(\somador_pc4|somador_out[22]~41 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[22]~40 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
fiftyfivenm_lcell_comb \pc|PC[22]~70 (
// Equation(s):
// \pc|PC[22]~70_combout  = ((\imen|memoria_ROM~62_combout  $ (\somador_pc4|somador_out[22]~40_combout  $ (!\pc|PC[21]~69 )))) # (GND)
// \pc|PC[22]~71  = CARRY((\imen|memoria_ROM~62_combout  & ((\somador_pc4|somador_out[22]~40_combout ) # (!\pc|PC[21]~69 ))) # (!\imen|memoria_ROM~62_combout  & (\somador_pc4|somador_out[22]~40_combout  & !\pc|PC[21]~69 )))

	.dataa(\imen|memoria_ROM~62_combout ),
	.datab(\somador_pc4|somador_out[22]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[21]~69 ),
	.combout(\pc|PC[22]~70_combout ),
	.cout(\pc|PC[22]~71 ));
// synopsys translate_off
defparam \pc|PC[22]~70 .lut_mask = 16'h698E;
defparam \pc|PC[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \pc|PC[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[22]~70_combout ),
	.asdata(\somador_pc4|somador_out[22]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[22] .is_wysiwyg = "true";
defparam \pc|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
fiftyfivenm_lcell_comb \somador_pc4|somador_out[23]~42 (
// Equation(s):
// \somador_pc4|somador_out[23]~42_combout  = (\pc|PC [23] & (!\somador_pc4|somador_out[22]~41 )) # (!\pc|PC [23] & ((\somador_pc4|somador_out[22]~41 ) # (GND)))
// \somador_pc4|somador_out[23]~43  = CARRY((!\somador_pc4|somador_out[22]~41 ) # (!\pc|PC [23]))

	.dataa(\pc|PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[22]~41 ),
	.combout(\somador_pc4|somador_out[23]~42_combout ),
	.cout(\somador_pc4|somador_out[23]~43 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[23]~42 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
fiftyfivenm_lcell_comb \pc|PC[23]~72 (
// Equation(s):
// \pc|PC[23]~72_combout  = (\imen|memoria_ROM~62_combout  & ((\somador_pc4|somador_out[23]~42_combout  & (\pc|PC[22]~71  & VCC)) # (!\somador_pc4|somador_out[23]~42_combout  & (!\pc|PC[22]~71 )))) # (!\imen|memoria_ROM~62_combout  & 
// ((\somador_pc4|somador_out[23]~42_combout  & (!\pc|PC[22]~71 )) # (!\somador_pc4|somador_out[23]~42_combout  & ((\pc|PC[22]~71 ) # (GND)))))
// \pc|PC[23]~73  = CARRY((\imen|memoria_ROM~62_combout  & (!\somador_pc4|somador_out[23]~42_combout  & !\pc|PC[22]~71 )) # (!\imen|memoria_ROM~62_combout  & ((!\pc|PC[22]~71 ) # (!\somador_pc4|somador_out[23]~42_combout ))))

	.dataa(\imen|memoria_ROM~62_combout ),
	.datab(\somador_pc4|somador_out[23]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[22]~71 ),
	.combout(\pc|PC[23]~72_combout ),
	.cout(\pc|PC[23]~73 ));
// synopsys translate_off
defparam \pc|PC[23]~72 .lut_mask = 16'h9617;
defparam \pc|PC[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \pc|PC[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[23]~72_combout ),
	.asdata(\somador_pc4|somador_out[23]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[23] .is_wysiwyg = "true";
defparam \pc|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
fiftyfivenm_lcell_comb \somador_pc4|somador_out[24]~44 (
// Equation(s):
// \somador_pc4|somador_out[24]~44_combout  = (\pc|PC [24] & (\somador_pc4|somador_out[23]~43  $ (GND))) # (!\pc|PC [24] & (!\somador_pc4|somador_out[23]~43  & VCC))
// \somador_pc4|somador_out[24]~45  = CARRY((\pc|PC [24] & !\somador_pc4|somador_out[23]~43 ))

	.dataa(\pc|PC [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[23]~43 ),
	.combout(\somador_pc4|somador_out[24]~44_combout ),
	.cout(\somador_pc4|somador_out[24]~45 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[24]~44 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
fiftyfivenm_lcell_comb \pc|PC[24]~74 (
// Equation(s):
// \pc|PC[24]~74_combout  = ((\somador_pc4|somador_out[24]~44_combout  $ (\imen|memoria_ROM~62_combout  $ (!\pc|PC[23]~73 )))) # (GND)
// \pc|PC[24]~75  = CARRY((\somador_pc4|somador_out[24]~44_combout  & ((\imen|memoria_ROM~62_combout ) # (!\pc|PC[23]~73 ))) # (!\somador_pc4|somador_out[24]~44_combout  & (\imen|memoria_ROM~62_combout  & !\pc|PC[23]~73 )))

	.dataa(\somador_pc4|somador_out[24]~44_combout ),
	.datab(\imen|memoria_ROM~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[23]~73 ),
	.combout(\pc|PC[24]~74_combout ),
	.cout(\pc|PC[24]~75 ));
// synopsys translate_off
defparam \pc|PC[24]~74 .lut_mask = 16'h698E;
defparam \pc|PC[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \pc|PC[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[24]~74_combout ),
	.asdata(\somador_pc4|somador_out[24]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[24] .is_wysiwyg = "true";
defparam \pc|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
fiftyfivenm_lcell_comb \somador_pc4|somador_out[25]~46 (
// Equation(s):
// \somador_pc4|somador_out[25]~46_combout  = (\pc|PC [25] & (!\somador_pc4|somador_out[24]~45 )) # (!\pc|PC [25] & ((\somador_pc4|somador_out[24]~45 ) # (GND)))
// \somador_pc4|somador_out[25]~47  = CARRY((!\somador_pc4|somador_out[24]~45 ) # (!\pc|PC [25]))

	.dataa(\pc|PC [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[24]~45 ),
	.combout(\somador_pc4|somador_out[25]~46_combout ),
	.cout(\somador_pc4|somador_out[25]~47 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[25]~46 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
fiftyfivenm_lcell_comb \pc|PC[25]~76 (
// Equation(s):
// \pc|PC[25]~76_combout  = (\somador_pc4|somador_out[25]~46_combout  & ((\imen|memoria_ROM~62_combout  & (\pc|PC[24]~75  & VCC)) # (!\imen|memoria_ROM~62_combout  & (!\pc|PC[24]~75 )))) # (!\somador_pc4|somador_out[25]~46_combout  & 
// ((\imen|memoria_ROM~62_combout  & (!\pc|PC[24]~75 )) # (!\imen|memoria_ROM~62_combout  & ((\pc|PC[24]~75 ) # (GND)))))
// \pc|PC[25]~77  = CARRY((\somador_pc4|somador_out[25]~46_combout  & (!\imen|memoria_ROM~62_combout  & !\pc|PC[24]~75 )) # (!\somador_pc4|somador_out[25]~46_combout  & ((!\pc|PC[24]~75 ) # (!\imen|memoria_ROM~62_combout ))))

	.dataa(\somador_pc4|somador_out[25]~46_combout ),
	.datab(\imen|memoria_ROM~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[24]~75 ),
	.combout(\pc|PC[25]~76_combout ),
	.cout(\pc|PC[25]~77 ));
// synopsys translate_off
defparam \pc|PC[25]~76 .lut_mask = 16'h9617;
defparam \pc|PC[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \pc|PC[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[25]~76_combout ),
	.asdata(\somador_pc4|somador_out[25]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[25] .is_wysiwyg = "true";
defparam \pc|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
fiftyfivenm_lcell_comb \somador_pc4|somador_out[26]~48 (
// Equation(s):
// \somador_pc4|somador_out[26]~48_combout  = (\pc|PC [26] & (\somador_pc4|somador_out[25]~47  $ (GND))) # (!\pc|PC [26] & (!\somador_pc4|somador_out[25]~47  & VCC))
// \somador_pc4|somador_out[26]~49  = CARRY((\pc|PC [26] & !\somador_pc4|somador_out[25]~47 ))

	.dataa(gnd),
	.datab(\pc|PC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[25]~47 ),
	.combout(\somador_pc4|somador_out[26]~48_combout ),
	.cout(\somador_pc4|somador_out[26]~49 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[26]~48 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
fiftyfivenm_lcell_comb \pc|PC[26]~78 (
// Equation(s):
// \pc|PC[26]~78_combout  = ((\somador_pc4|somador_out[26]~48_combout  $ (\imen|memoria_ROM~62_combout  $ (!\pc|PC[25]~77 )))) # (GND)
// \pc|PC[26]~79  = CARRY((\somador_pc4|somador_out[26]~48_combout  & ((\imen|memoria_ROM~62_combout ) # (!\pc|PC[25]~77 ))) # (!\somador_pc4|somador_out[26]~48_combout  & (\imen|memoria_ROM~62_combout  & !\pc|PC[25]~77 )))

	.dataa(\somador_pc4|somador_out[26]~48_combout ),
	.datab(\imen|memoria_ROM~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[25]~77 ),
	.combout(\pc|PC[26]~78_combout ),
	.cout(\pc|PC[26]~79 ));
// synopsys translate_off
defparam \pc|PC[26]~78 .lut_mask = 16'h698E;
defparam \pc|PC[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \pc|PC[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[26]~78_combout ),
	.asdata(\somador_pc4|somador_out[26]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[26] .is_wysiwyg = "true";
defparam \pc|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
fiftyfivenm_lcell_comb \somador_pc4|somador_out[27]~50 (
// Equation(s):
// \somador_pc4|somador_out[27]~50_combout  = (\pc|PC [27] & (!\somador_pc4|somador_out[26]~49 )) # (!\pc|PC [27] & ((\somador_pc4|somador_out[26]~49 ) # (GND)))
// \somador_pc4|somador_out[27]~51  = CARRY((!\somador_pc4|somador_out[26]~49 ) # (!\pc|PC [27]))

	.dataa(gnd),
	.datab(\pc|PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[26]~49 ),
	.combout(\somador_pc4|somador_out[27]~50_combout ),
	.cout(\somador_pc4|somador_out[27]~51 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[27]~50 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
fiftyfivenm_lcell_comb \pc|PC[27]~80 (
// Equation(s):
// \pc|PC[27]~80_combout  = (\somador_pc4|somador_out[27]~50_combout  & ((\imen|memoria_ROM~62_combout  & (\pc|PC[26]~79  & VCC)) # (!\imen|memoria_ROM~62_combout  & (!\pc|PC[26]~79 )))) # (!\somador_pc4|somador_out[27]~50_combout  & 
// ((\imen|memoria_ROM~62_combout  & (!\pc|PC[26]~79 )) # (!\imen|memoria_ROM~62_combout  & ((\pc|PC[26]~79 ) # (GND)))))
// \pc|PC[27]~81  = CARRY((\somador_pc4|somador_out[27]~50_combout  & (!\imen|memoria_ROM~62_combout  & !\pc|PC[26]~79 )) # (!\somador_pc4|somador_out[27]~50_combout  & ((!\pc|PC[26]~79 ) # (!\imen|memoria_ROM~62_combout ))))

	.dataa(\somador_pc4|somador_out[27]~50_combout ),
	.datab(\imen|memoria_ROM~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[26]~79 ),
	.combout(\pc|PC[27]~80_combout ),
	.cout(\pc|PC[27]~81 ));
// synopsys translate_off
defparam \pc|PC[27]~80 .lut_mask = 16'h9617;
defparam \pc|PC[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \pc|PC[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[27]~80_combout ),
	.asdata(\somador_pc4|somador_out[27]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[27] .is_wysiwyg = "true";
defparam \pc|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
fiftyfivenm_lcell_comb \somador_pc4|somador_out[28]~52 (
// Equation(s):
// \somador_pc4|somador_out[28]~52_combout  = (\pc|PC [28] & (\somador_pc4|somador_out[27]~51  $ (GND))) # (!\pc|PC [28] & (!\somador_pc4|somador_out[27]~51  & VCC))
// \somador_pc4|somador_out[28]~53  = CARRY((\pc|PC [28] & !\somador_pc4|somador_out[27]~51 ))

	.dataa(\pc|PC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[27]~51 ),
	.combout(\somador_pc4|somador_out[28]~52_combout ),
	.cout(\somador_pc4|somador_out[28]~53 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[28]~52 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
fiftyfivenm_lcell_comb \pc|PC[28]~82 (
// Equation(s):
// \pc|PC[28]~82_combout  = ((\somador_pc4|somador_out[28]~52_combout  $ (\imen|memoria_ROM~62_combout  $ (!\pc|PC[27]~81 )))) # (GND)
// \pc|PC[28]~83  = CARRY((\somador_pc4|somador_out[28]~52_combout  & ((\imen|memoria_ROM~62_combout ) # (!\pc|PC[27]~81 ))) # (!\somador_pc4|somador_out[28]~52_combout  & (\imen|memoria_ROM~62_combout  & !\pc|PC[27]~81 )))

	.dataa(\somador_pc4|somador_out[28]~52_combout ),
	.datab(\imen|memoria_ROM~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[27]~81 ),
	.combout(\pc|PC[28]~82_combout ),
	.cout(\pc|PC[28]~83 ));
// synopsys translate_off
defparam \pc|PC[28]~82 .lut_mask = 16'h698E;
defparam \pc|PC[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \pc|PC[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[28]~82_combout ),
	.asdata(\somador_pc4|somador_out[28]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[28] .is_wysiwyg = "true";
defparam \pc|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
fiftyfivenm_lcell_comb \somador_pc4|somador_out[29]~54 (
// Equation(s):
// \somador_pc4|somador_out[29]~54_combout  = (\pc|PC [29] & (!\somador_pc4|somador_out[28]~53 )) # (!\pc|PC [29] & ((\somador_pc4|somador_out[28]~53 ) # (GND)))
// \somador_pc4|somador_out[29]~55  = CARRY((!\somador_pc4|somador_out[28]~53 ) # (!\pc|PC [29]))

	.dataa(gnd),
	.datab(\pc|PC [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[28]~53 ),
	.combout(\somador_pc4|somador_out[29]~54_combout ),
	.cout(\somador_pc4|somador_out[29]~55 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[29]~54 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
fiftyfivenm_lcell_comb \pc|PC[29]~84 (
// Equation(s):
// \pc|PC[29]~84_combout  = (\somador_pc4|somador_out[29]~54_combout  & ((\imen|memoria_ROM~62_combout  & (\pc|PC[28]~83  & VCC)) # (!\imen|memoria_ROM~62_combout  & (!\pc|PC[28]~83 )))) # (!\somador_pc4|somador_out[29]~54_combout  & 
// ((\imen|memoria_ROM~62_combout  & (!\pc|PC[28]~83 )) # (!\imen|memoria_ROM~62_combout  & ((\pc|PC[28]~83 ) # (GND)))))
// \pc|PC[29]~85  = CARRY((\somador_pc4|somador_out[29]~54_combout  & (!\imen|memoria_ROM~62_combout  & !\pc|PC[28]~83 )) # (!\somador_pc4|somador_out[29]~54_combout  & ((!\pc|PC[28]~83 ) # (!\imen|memoria_ROM~62_combout ))))

	.dataa(\somador_pc4|somador_out[29]~54_combout ),
	.datab(\imen|memoria_ROM~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[28]~83 ),
	.combout(\pc|PC[29]~84_combout ),
	.cout(\pc|PC[29]~85 ));
// synopsys translate_off
defparam \pc|PC[29]~84 .lut_mask = 16'h9617;
defparam \pc|PC[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \pc|PC[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[29]~84_combout ),
	.asdata(\somador_pc4|somador_out[29]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[29] .is_wysiwyg = "true";
defparam \pc|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
fiftyfivenm_lcell_comb \somador_pc4|somador_out[30]~56 (
// Equation(s):
// \somador_pc4|somador_out[30]~56_combout  = (\pc|PC [30] & (\somador_pc4|somador_out[29]~55  $ (GND))) # (!\pc|PC [30] & (!\somador_pc4|somador_out[29]~55  & VCC))
// \somador_pc4|somador_out[30]~57  = CARRY((\pc|PC [30] & !\somador_pc4|somador_out[29]~55 ))

	.dataa(gnd),
	.datab(\pc|PC [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[29]~55 ),
	.combout(\somador_pc4|somador_out[30]~56_combout ),
	.cout(\somador_pc4|somador_out[30]~57 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[30]~56 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
fiftyfivenm_lcell_comb \pc|PC[30]~86 (
// Equation(s):
// \pc|PC[30]~86_combout  = ((\somador_pc4|somador_out[30]~56_combout  $ (\imen|memoria_ROM~62_combout  $ (!\pc|PC[29]~85 )))) # (GND)
// \pc|PC[30]~87  = CARRY((\somador_pc4|somador_out[30]~56_combout  & ((\imen|memoria_ROM~62_combout ) # (!\pc|PC[29]~85 ))) # (!\somador_pc4|somador_out[30]~56_combout  & (\imen|memoria_ROM~62_combout  & !\pc|PC[29]~85 )))

	.dataa(\somador_pc4|somador_out[30]~56_combout ),
	.datab(\imen|memoria_ROM~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[29]~85 ),
	.combout(\pc|PC[30]~86_combout ),
	.cout(\pc|PC[30]~87 ));
// synopsys translate_off
defparam \pc|PC[30]~86 .lut_mask = 16'h698E;
defparam \pc|PC[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N27
dffeas \pc|PC[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[30]~86_combout ),
	.asdata(\somador_pc4|somador_out[30]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[30] .is_wysiwyg = "true";
defparam \pc|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
fiftyfivenm_lcell_comb \somador_pc4|somador_out[31]~58 (
// Equation(s):
// \somador_pc4|somador_out[31]~58_combout  = \somador_pc4|somador_out[30]~57  $ (\pc|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC [31]),
	.cin(\somador_pc4|somador_out[30]~57 ),
	.combout(\somador_pc4|somador_out[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \somador_pc4|somador_out[31]~58 .lut_mask = 16'h0FF0;
defparam \somador_pc4|somador_out[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
fiftyfivenm_lcell_comb \pc|PC[31]~88 (
// Equation(s):
// \pc|PC[31]~88_combout  = \somador_pc4|somador_out[31]~58_combout  $ (\pc|PC[30]~87  $ (\imen|memoria_ROM~62_combout ))

	.dataa(gnd),
	.datab(\somador_pc4|somador_out[31]~58_combout ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~62_combout ),
	.cin(\pc|PC[30]~87 ),
	.combout(\pc|PC[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[31]~88 .lut_mask = 16'hC33C;
defparam \pc|PC[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \pc|PC[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[31]~88_combout ),
	.asdata(\somador_pc4|somador_out[31]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[31] .is_wysiwyg = "true";
defparam \pc|PC[31] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign PC_out[0] = \PC_out[0]~output_o ;

assign PC_out[1] = \PC_out[1]~output_o ;

assign PC_out[2] = \PC_out[2]~output_o ;

assign PC_out[3] = \PC_out[3]~output_o ;

assign PC_out[4] = \PC_out[4]~output_o ;

assign PC_out[5] = \PC_out[5]~output_o ;

assign PC_out[6] = \PC_out[6]~output_o ;

assign PC_out[7] = \PC_out[7]~output_o ;

assign PC_out[8] = \PC_out[8]~output_o ;

assign PC_out[9] = \PC_out[9]~output_o ;

assign PC_out[10] = \PC_out[10]~output_o ;

assign PC_out[11] = \PC_out[11]~output_o ;

assign PC_out[12] = \PC_out[12]~output_o ;

assign PC_out[13] = \PC_out[13]~output_o ;

assign PC_out[14] = \PC_out[14]~output_o ;

assign PC_out[15] = \PC_out[15]~output_o ;

assign PC_out[16] = \PC_out[16]~output_o ;

assign PC_out[17] = \PC_out[17]~output_o ;

assign PC_out[18] = \PC_out[18]~output_o ;

assign PC_out[19] = \PC_out[19]~output_o ;

assign PC_out[20] = \PC_out[20]~output_o ;

assign PC_out[21] = \PC_out[21]~output_o ;

assign PC_out[22] = \PC_out[22]~output_o ;

assign PC_out[23] = \PC_out[23]~output_o ;

assign PC_out[24] = \PC_out[24]~output_o ;

assign PC_out[25] = \PC_out[25]~output_o ;

assign PC_out[26] = \PC_out[26]~output_o ;

assign PC_out[27] = \PC_out[27]~output_o ;

assign PC_out[28] = \PC_out[28]~output_o ;

assign PC_out[29] = \PC_out[29]~output_o ;

assign PC_out[30] = \PC_out[30]~output_o ;

assign PC_out[31] = \PC_out[31]~output_o ;

assign ALU_out[0] = \ALU_out[0]~output_o ;

assign ALU_out[1] = \ALU_out[1]~output_o ;

assign ALU_out[2] = \ALU_out[2]~output_o ;

assign ALU_out[3] = \ALU_out[3]~output_o ;

assign ALU_out[4] = \ALU_out[4]~output_o ;

assign ALU_out[5] = \ALU_out[5]~output_o ;

assign ALU_out[6] = \ALU_out[6]~output_o ;

assign ALU_out[7] = \ALU_out[7]~output_o ;

assign ALU_out[8] = \ALU_out[8]~output_o ;

assign ALU_out[9] = \ALU_out[9]~output_o ;

assign ALU_out[10] = \ALU_out[10]~output_o ;

assign ALU_out[11] = \ALU_out[11]~output_o ;

assign ALU_out[12] = \ALU_out[12]~output_o ;

assign ALU_out[13] = \ALU_out[13]~output_o ;

assign ALU_out[14] = \ALU_out[14]~output_o ;

assign ALU_out[15] = \ALU_out[15]~output_o ;

assign ALU_out[16] = \ALU_out[16]~output_o ;

assign ALU_out[17] = \ALU_out[17]~output_o ;

assign ALU_out[18] = \ALU_out[18]~output_o ;

assign ALU_out[19] = \ALU_out[19]~output_o ;

assign ALU_out[20] = \ALU_out[20]~output_o ;

assign ALU_out[21] = \ALU_out[21]~output_o ;

assign ALU_out[22] = \ALU_out[22]~output_o ;

assign ALU_out[23] = \ALU_out[23]~output_o ;

assign ALU_out[24] = \ALU_out[24]~output_o ;

assign ALU_out[25] = \ALU_out[25]~output_o ;

assign ALU_out[26] = \ALU_out[26]~output_o ;

assign ALU_out[27] = \ALU_out[27]~output_o ;

assign ALU_out[28] = \ALU_out[28]~output_o ;

assign ALU_out[29] = \ALU_out[29]~output_o ;

assign ALU_out[30] = \ALU_out[30]~output_o ;

assign ALU_out[31] = \ALU_out[31]~output_o ;

assign d_mem_out[0] = \d_mem_out[0]~output_o ;

assign d_mem_out[1] = \d_mem_out[1]~output_o ;

assign d_mem_out[2] = \d_mem_out[2]~output_o ;

assign d_mem_out[3] = \d_mem_out[3]~output_o ;

assign d_mem_out[4] = \d_mem_out[4]~output_o ;

assign d_mem_out[5] = \d_mem_out[5]~output_o ;

assign d_mem_out[6] = \d_mem_out[6]~output_o ;

assign d_mem_out[7] = \d_mem_out[7]~output_o ;

assign d_mem_out[8] = \d_mem_out[8]~output_o ;

assign d_mem_out[9] = \d_mem_out[9]~output_o ;

assign d_mem_out[10] = \d_mem_out[10]~output_o ;

assign d_mem_out[11] = \d_mem_out[11]~output_o ;

assign d_mem_out[12] = \d_mem_out[12]~output_o ;

assign d_mem_out[13] = \d_mem_out[13]~output_o ;

assign d_mem_out[14] = \d_mem_out[14]~output_o ;

assign d_mem_out[15] = \d_mem_out[15]~output_o ;

assign d_mem_out[16] = \d_mem_out[16]~output_o ;

assign d_mem_out[17] = \d_mem_out[17]~output_o ;

assign d_mem_out[18] = \d_mem_out[18]~output_o ;

assign d_mem_out[19] = \d_mem_out[19]~output_o ;

assign d_mem_out[20] = \d_mem_out[20]~output_o ;

assign d_mem_out[21] = \d_mem_out[21]~output_o ;

assign d_mem_out[22] = \d_mem_out[22]~output_o ;

assign d_mem_out[23] = \d_mem_out[23]~output_o ;

assign d_mem_out[24] = \d_mem_out[24]~output_o ;

assign d_mem_out[25] = \d_mem_out[25]~output_o ;

assign d_mem_out[26] = \d_mem_out[26]~output_o ;

assign d_mem_out[27] = \d_mem_out[27]~output_o ;

assign d_mem_out[28] = \d_mem_out[28]~output_o ;

assign d_mem_out[29] = \d_mem_out[29]~output_o ;

assign d_mem_out[30] = \d_mem_out[30]~output_o ;

assign d_mem_out[31] = \d_mem_out[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
