estbench.U_CHIP.U_TOP_LOGIC.U_PD_CORE_SW.U_OSCCTRL_W.U_OSCCTRL.U_DFLL.U_DFLL48M_CLKCTRL.clr_latch
testbench.U_CHIP.U_TOP_LOGIC.U_PD_CORE_SW.U_OSCCTRL_W.U_OSCCTRL.U_DFLL.U_DFLL48M_CLKCTRL.reset
testbench.U_CHIP.U_TOP_LOGIC.U_PD_CORE_SW.U_OSCCTRL_W.U_OSCCTRL.U_DFLL.U_DFLL48M_CLKCTRL.clk
