###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID item0110.item.uni-bremen.de)
#  Generated on:      Fri Aug  9 21:59:11 2024
#  Design:            ibex_core
#  Command:           report_ccopt_clock_trees -file ./reports/design_ibex_core/cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------
Cell type                 Count    Area       Capacitance
---------------------------------------------------------
Buffers                    195     305.290       0.187
Inverters                    0       0.000       0.000
Integrated Clock Gates      63     511.795       0.154
Discrete Clock Gates         1      10.584       0.007
Clock Logic                  0       0.000       0.000
All                        259     827.669       0.347
---------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             1919
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               1919
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk      5641.140
Leaf      14647.360
Total     20288.500
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       5399.100
Leaf        7289.870
Total      12688.970
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.217    0.548    0.765
Leaf     2.100    1.264    3.364
Total    2.317    1.812    4.129
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
1.974     0.001       0.000      0.001    0.002
-----------------------------------------------


Clock DAG net violations:
=========================

----------------------------------------------------------------------------
Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
----------------------------------------------------------------------------
Fanout      -        1        15           0        15     [15]
----------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.150      130      0.072       0.040      0.019    0.147    {82 <= 0.090ns, 24 <= 0.120ns, 12 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns}           -
Leaf        0.150      130      0.111       0.028      0.018    0.150    {20 <= 0.090ns, 56 <= 0.120ns, 29 <= 0.135ns, 15 <= 0.142ns, 10 <= 0.150ns}         -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------------------------
Name                        Type      Inst     Inst Area 
                                      Count    (um^2)
---------------------------------------------------------
BUFFD24BWP12T40M1P          buffer      1        10.349
BUFFXD16BWP12T40M1P         buffer      1         7.997
BUFFXD12BWP12T40M1P         buffer      3        18.346
BUFFXD8BWP12T40M1P          buffer      3        12.701
BUFFD6BWP12T40M1P           buffer      3         9.173
BUFFXD4BWP12T40M1P          buffer      2         4.704
BUFFD4BWP12T40M1P           buffer      2         4.704
BUFFXD3BWP12T40M1P          buffer      1         2.117
BUFFD3BWP12T40M1P           buffer     62       102.077
BUFFXD2BWP12T40M1P          buffer     49        69.149
BUFFXD1BWP12T40M1P          buffer     30        28.224
BUFFD1BWP12T40M1P           buffer      1         0.941
BUFFXD0BWP12T40M1P          buffer     37        34.810
CKLNQD16BWP12T40M1P         icg        24       282.240
CKLNQOPTMAD16BWP12T40M1P    icg         1        13.171
CKLNQD12BWP12T40M1P         icg         5        49.392
CKLNQD4BWP12T40M1P          icg         3        16.934
CKLNQOPTMAD4BWP12T40M1P     icg         1         7.291
CKLNQOPTMAD2BWP12T40M1P     icg         3        20.462
CKLNQD1BWP12T40M1P          icg        26       122.304
AN2XD16BWP12T40M1P          dcg         1        10.584
---------------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk_i        64    195    0      0       17       35    313.68    13660.4     827.669   1.812  2.317  clk_i
---------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 1 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 1 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk_i            0             0             0            0           0          0       1919       0       0       1         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
 64    195    0      0       17     1.73077     35    15.0308  313.680   1366.040     827.669   1.812  2.317
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1919       0       0       1         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    3.360    45.697   313.680   30.149
Source-sink manhattan distance (um)   2.520    42.491   301.070   29.025
Source-sink resistance (Ohm)         40.144   234.381  1366.040  130.940
------------------------------------------------------------------------

Transition distribution for half-corner default:both.late:
==========================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.150      130      0.072       0.040      0.019    0.147    {82 <= 0.090ns, 24 <= 0.120ns, 12 <= 0.135ns, 8 <= 0.142ns, 4 <= 0.150ns}           -
Leaf        0.150      130      0.111       0.028      0.018    0.150    {20 <= 0.090ns, 56 <= 0.120ns, 29 <= 0.135ns, 15 <= 0.142ns, 10 <= 0.150ns}         -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk_i               1                 0               0             1            0
---------------------------------------------------------------------------------------
Total               1                 0               0             1            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 0.124pF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in pF):

----------------------------------------------------------------------------------------
Half corner        Violation  Capacitance  Capacitance  Target                     Pin
                   amount     target       achieved     source                     
----------------------------------------------------------------------------------------
default:both.late    0.124       0.046        0.171     library_or_sdc_constraint  clk_i
----------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 1 clock tree net with max fanout violations.

Max fanout violation summary across all clock trees - Top 1 violation:
======================================================================

Target and measured fanout (in #):

------------------------------------------------------------------------------------------------------------
Target  Achieved  Dont   Ideal  Net    Node                                  Location           Power domain
                  touch  net?                                                                   
                  net?                                                                          
------------------------------------------------------------------------------------------------------------
  20       35     Y      N      clk_i  the root driver for clock_tree clk_i  (300.020,128.520)  auto-default
------------------------------------------------------------------------------------------------------------

Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk_i:
=============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  64
Minimum clock gating depth :   1
Maximum clock gating depth :   2
Clock gate area (um^2)     : 522.379

Clock Tree Buffering Structure (Logical):

# Buffers             : 195
# Inverters           :   0
  Total               : 195
Minimum depth         :   0
Maximum depth         :   6
Buffering area (um^2) : 305.290

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root    32        2       0       0       1         0         0
  1     32     1013       0       0       0         0         0
  2      0      904       0       0       0         0         0
-----------------------------------------------------------------
Total   64     1919       0       0       1         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------
Timing Corner       Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                    Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------
default:both.early     0.150          0.101         0.147          0.101      ignored          -      ignored          -
default:both.late      0.150          0.101         0.147          0.101      explicit      0.150     explicit      0.150
-----------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

