{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487134054550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487134054553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 01:47:34 2017 " "Processing started: Wed Feb 15 01:47:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487134054553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487134054553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off estacionamento -c estacionamento " "Command: quartus_map --read_settings_files=on --write_settings_files=off estacionamento -c estacionamento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487134054553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1487134054828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487134054829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_0_99.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_0_99.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_0_99 " "Found entity 1: contador_0_99" {  } { { "contador_0_99.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/contador_0_99.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487134063869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487134063869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estacionamento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file estacionamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 estacionamento " "Found entity 1: estacionamento" {  } { { "estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estacionamento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487134063870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487134063870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 estado " "Found entity 1: estado" {  } { { "output_files/estado.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/output_files/estado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487134063871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487134063871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado_estacionamento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file estado_estacionamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 estado_estacionamento " "Found entity 1: estado_estacionamento" {  } { { "estado_estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487134063872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487134063872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "estacionamento " "Elaborating entity \"estacionamento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487134063899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_0_99 contador_0_99:inst " "Elaborating entity \"contador_0_99\" for hierarchy \"contador_0_99:inst\"" {  } { { "estacionamento.bdf" "inst" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estacionamento.bdf" { { 56 1080 1176 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 contador_0_99:inst\|7447:inst5 " "Elaborating entity \"7447\" for hierarchy \"contador_0_99:inst\|7447:inst5\"" {  } { { "contador_0_99.bdf" "inst5" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/contador_0_99.bdf" { { 112 664 784 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador_0_99:inst\|7447:inst5 " "Elaborated megafunction instantiation \"contador_0_99:inst\|7447:inst5\"" {  } { { "contador_0_99.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/contador_0_99.bdf" { { 112 664 784 272 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 contador_0_99:inst\|74160:inst " "Elaborating entity \"74160\" for hierarchy \"contador_0_99:inst\|74160:inst\"" {  } { { "contador_0_99.bdf" "inst" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/contador_0_99.bdf" { { 80 424 544 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador_0_99:inst\|74160:inst " "Elaborated megafunction instantiation \"contador_0_99:inst\|74160:inst\"" {  } { { "contador_0_99.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/contador_0_99.bdf" { { 80 424 544 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisor_clock.bdf 1 1 " "Using design file divisor_clock.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/divisor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487134063944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1487134063944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:inst3 " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:inst3\"" {  } { { "estacionamento.bdf" "inst3" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estacionamento.bdf" { { 24 -32 152 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estado_estacionamento estado_estacionamento:inst5 " "Elaborating entity \"estado_estacionamento\" for hierarchy \"estado_estacionamento:inst5\"" {  } { { "estacionamento.bdf" "inst5" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estacionamento.bdf" { { 232 280 376 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74112o estado_estacionamento:inst5\|74112o:inst3 " "Elaborating entity \"74112o\" for hierarchy \"estado_estacionamento:inst5\|74112o:inst3\"" {  } { { "estado_estacionamento.bdf" "inst3" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { { 488 2816 2928 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "estado_estacionamento:inst5\|74112o:inst3 " "Elaborated megafunction instantiation \"estado_estacionamento:inst5\|74112o:inst3\"" {  } { { "estado_estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { { 488 2816 2928 600 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7432 estado_estacionamento:inst5\|7432:inst14 " "Elaborating entity \"7432\" for hierarchy \"estado_estacionamento:inst5\|7432:inst14\"" {  } { { "estado_estacionamento.bdf" "inst14" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { { 488 2560 2624 528 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "estado_estacionamento:inst5\|7432:inst14 " "Elaborated megafunction instantiation \"estado_estacionamento:inst5\|7432:inst14\"" {  } { { "estado_estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { { 488 2560 2624 528 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 estado_estacionamento:inst5\|7408:inst17 " "Elaborating entity \"7408\" for hierarchy \"estado_estacionamento:inst5\|7408:inst17\"" {  } { { "estado_estacionamento.bdf" "inst17" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { { 464 2456 2520 504 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "estado_estacionamento:inst5\|7408:inst17 " "Elaborated megafunction instantiation \"estado_estacionamento:inst5\|7408:inst17\"" {  } { { "estado_estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { { 464 2456 2520 504 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 estado_estacionamento:inst5\|7404:inst12 " "Elaborating entity \"7404\" for hierarchy \"estado_estacionamento:inst5\|7404:inst12\"" {  } { { "estado_estacionamento.bdf" "inst12" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { { 664 1480 1512 712 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "estado_estacionamento:inst5\|7404:inst12 " "Elaborated megafunction instantiation \"estado_estacionamento:inst5\|7404:inst12\"" {  } { { "estado_estacionamento.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Estacionamento/quartus/estado_estacionamento.bdf" { { 664 1480 1512 712 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134063987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1487134064450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1487134064889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487134064889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1487134064946 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1487134064946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1487134064946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1487134064946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487134064969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 01:47:44 2017 " "Processing ended: Wed Feb 15 01:47:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487134064969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487134064969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487134064969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487134064969 ""}
