{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 08:42:18 2024 " "Info: Processing started: Thu Jan 04 08:42:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCPU -c singleCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off singleCPU -c singleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "Adder.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/Adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N alu.v(2) " "Info (10281): Verilog HDL Declaration information at alu.v(2): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "alu.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/alu.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Info: Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/DataMemory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataroad.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dataroad.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataroad " "Info: Found entity 1: dataroad" {  } { { "dataroad.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/dataroad.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoding.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoding.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoding " "Info: Found entity 1: decoding" {  } { { "decoding.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/decoding.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "ï fetchins.v(1) " "Error (10170): Verilog HDL syntax error at fetchins.v(1) near text ï" {  } { { "fetchins.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/fetchins.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ï\";  expecting a description fetchins.v(1) " "Error (10170): Verilog HDL syntax error at fetchins.v(1) near text \"ï\";  expecting a description" {  } { { "fetchins.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/fetchins.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchins.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file fetchins.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Info: Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/MUX2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Info: Found entity 1: MUX3to1" {  } { { "MUX3to1.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/MUX3to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file singlecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleCPU " "Info: Found entity 1: singleCPU" {  } { { "singleCPU.v" "" { Text "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/singleCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/singleCPU.map.smsg " "Info: Generated suppressed messages file F:/ÎÄ¼þ/´óÑ§/__×¨Òµ¿Î³Ì/_¼ÆËã»ú×é³É/Jz/singleCPU/singleCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 04 08:42:19 2024 " "Error: Processing ended: Thu Jan 04 08:42:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
