

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readImg'
================================================================
* Date:           Thu Apr 11 18:18:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       default (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readImg  |       16|       16|         2|          1|          1|    16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     29|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    140|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    140|     65|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_303_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln12_fu_297_p2  |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          11|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    5|         10|
    |i_fu_96                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_96                  |  5|   0|    5|          0|
    |img_inT_10_fu_140        |  8|   0|    8|          0|
    |img_inT_11_fu_144        |  8|   0|    8|          0|
    |img_inT_12_fu_148        |  8|   0|    8|          0|
    |img_inT_13_fu_152        |  8|   0|    8|          0|
    |img_inT_14_fu_156        |  8|   0|    8|          0|
    |img_inT_15_fu_160        |  8|   0|    8|          0|
    |img_inT_1_fu_104         |  8|   0|    8|          0|
    |img_inT_2_fu_108         |  8|   0|    8|          0|
    |img_inT_3_fu_112         |  8|   0|    8|          0|
    |img_inT_4_fu_116         |  8|   0|    8|          0|
    |img_inT_5_fu_120         |  8|   0|    8|          0|
    |img_inT_6_fu_124         |  8|   0|    8|          0|
    |img_inT_7_fu_128         |  8|   0|    8|          0|
    |img_inT_8_fu_132         |  8|   0|    8|          0|
    |img_inT_9_fu_136         |  8|   0|    8|          0|
    |img_inT_fu_100           |  8|   0|    8|          0|
    |trunc_ln12_reg_573       |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |140|   0|  140|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_readImg|  return value|
|img_in_address0        |  out|    4|   ap_memory|                    img_in|         array|
|img_in_ce0             |  out|    1|   ap_memory|                    img_in|         array|
|img_in_q0              |   in|    8|   ap_memory|                    img_in|         array|
|img_inT_15_out         |  out|    8|      ap_vld|            img_inT_15_out|       pointer|
|img_inT_15_out_ap_vld  |  out|    1|      ap_vld|            img_inT_15_out|       pointer|
|img_inT_14_out         |  out|    8|      ap_vld|            img_inT_14_out|       pointer|
|img_inT_14_out_ap_vld  |  out|    1|      ap_vld|            img_inT_14_out|       pointer|
|img_inT_13_out         |  out|    8|      ap_vld|            img_inT_13_out|       pointer|
|img_inT_13_out_ap_vld  |  out|    1|      ap_vld|            img_inT_13_out|       pointer|
|img_inT_12_out         |  out|    8|      ap_vld|            img_inT_12_out|       pointer|
|img_inT_12_out_ap_vld  |  out|    1|      ap_vld|            img_inT_12_out|       pointer|
|img_inT_11_out         |  out|    8|      ap_vld|            img_inT_11_out|       pointer|
|img_inT_11_out_ap_vld  |  out|    1|      ap_vld|            img_inT_11_out|       pointer|
|img_inT_10_out         |  out|    8|      ap_vld|            img_inT_10_out|       pointer|
|img_inT_10_out_ap_vld  |  out|    1|      ap_vld|            img_inT_10_out|       pointer|
|img_inT_9_out          |  out|    8|      ap_vld|             img_inT_9_out|       pointer|
|img_inT_9_out_ap_vld   |  out|    1|      ap_vld|             img_inT_9_out|       pointer|
|img_inT_8_out          |  out|    8|      ap_vld|             img_inT_8_out|       pointer|
|img_inT_8_out_ap_vld   |  out|    1|      ap_vld|             img_inT_8_out|       pointer|
|img_inT_7_out          |  out|    8|      ap_vld|             img_inT_7_out|       pointer|
|img_inT_7_out_ap_vld   |  out|    1|      ap_vld|             img_inT_7_out|       pointer|
|img_inT_6_out          |  out|    8|      ap_vld|             img_inT_6_out|       pointer|
|img_inT_6_out_ap_vld   |  out|    1|      ap_vld|             img_inT_6_out|       pointer|
|img_inT_5_out          |  out|    8|      ap_vld|             img_inT_5_out|       pointer|
|img_inT_5_out_ap_vld   |  out|    1|      ap_vld|             img_inT_5_out|       pointer|
|img_inT_4_out          |  out|    8|      ap_vld|             img_inT_4_out|       pointer|
|img_inT_4_out_ap_vld   |  out|    1|      ap_vld|             img_inT_4_out|       pointer|
|img_inT_3_out          |  out|    8|      ap_vld|             img_inT_3_out|       pointer|
|img_inT_3_out_ap_vld   |  out|    1|      ap_vld|             img_inT_3_out|       pointer|
|img_inT_2_out          |  out|    8|      ap_vld|             img_inT_2_out|       pointer|
|img_inT_2_out_ap_vld   |  out|    1|      ap_vld|             img_inT_2_out|       pointer|
|img_inT_1_out          |  out|    8|      ap_vld|             img_inT_1_out|       pointer|
|img_inT_1_out_ap_vld   |  out|    1|      ap_vld|             img_inT_1_out|       pointer|
|img_inT_out            |  out|    8|      ap_vld|               img_inT_out|       pointer|
|img_inT_out_ap_vld     |  out|    1|      ap_vld|               img_inT_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%img_inT = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 6 'alloca' 'img_inT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_inT_1 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 7 'alloca' 'img_inT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_inT_2 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 8 'alloca' 'img_inT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%img_inT_3 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 9 'alloca' 'img_inT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_inT_4 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 10 'alloca' 'img_inT_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%img_inT_5 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 11 'alloca' 'img_inT_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_inT_6 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 12 'alloca' 'img_inT_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_inT_7 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 13 'alloca' 'img_inT_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_inT_8 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 14 'alloca' 'img_inT_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_inT_9 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 15 'alloca' 'img_inT_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_inT_10 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 16 'alloca' 'img_inT_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_inT_11 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 17 'alloca' 'img_inT_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_inT_12 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 18 'alloca' 'img_inT_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_inT_13 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 19 'alloca' 'img_inT_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_inT_14 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 20 'alloca' 'img_inT_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_15 = alloca i32 1" [conv2D0.cpp:8]   --->   Operation 21 'alloca' 'img_inT_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 0, i5 %i" [conv2D0.cpp:12]   --->   Operation 23 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [conv2D0.cpp:12]   --->   Operation 25 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.78ns)   --->   "%icmp_ln12 = icmp_eq  i5 %i_2, i5 16" [conv2D0.cpp:12]   --->   Operation 26 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 %i_2, i5 1" [conv2D0.cpp:12]   --->   Operation 27 'add' 'add_ln12' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc12.preheader.exitStub" [conv2D0.cpp:12]   --->   Operation 28 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %i_2" [conv2D0.cpp:12]   --->   Operation 29 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i5 %i_2" [conv2D0.cpp:12]   --->   Operation 30 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8 %img_in, i64 0, i64 %zext_ln12" [conv2D0.cpp:13]   --->   Operation 31 'getelementptr' 'img_in_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%img_inT_16 = load i4 %img_in_addr" [conv2D0.cpp:13]   --->   Operation 32 'load' 'img_inT_16' <Predicate = (!icmp_ln12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (1.88ns)   --->   "%switch_ln13 = switch i4 %trunc_ln12, void %arrayidx2.case.15, i4 0, void %for.inc.split.arrayidx2.exit_crit_edge4, i4 1, void %arrayidx2.case.1, i4 2, void %arrayidx2.case.2, i4 3, void %arrayidx2.case.3, i4 4, void %arrayidx2.case.4, i4 5, void %arrayidx2.case.5, i4 6, void %arrayidx2.case.6, i4 7, void %arrayidx2.case.7, i4 8, void %arrayidx2.case.8, i4 9, void %arrayidx2.case.9, i4 10, void %arrayidx2.case.10, i4 11, void %arrayidx2.case.11, i4 12, void %arrayidx2.case.12, i4 13, void %arrayidx2.case.13, i4 14, void %for.inc.split.arrayidx2.exit_crit_edge" [conv2D0.cpp:13]   --->   Operation 33 'switch' 'switch_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.88>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %i" [conv2D0.cpp:12]   --->   Operation 34 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [conv2D0.cpp:12]   --->   Operation 35 'br' 'br_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%img_inT_load = load i8 %img_inT"   --->   Operation 72 'load' 'img_inT_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%img_inT_1_load = load i8 %img_inT_1"   --->   Operation 73 'load' 'img_inT_1_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%img_inT_2_load = load i8 %img_inT_2"   --->   Operation 74 'load' 'img_inT_2_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%img_inT_3_load = load i8 %img_inT_3"   --->   Operation 75 'load' 'img_inT_3_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%img_inT_4_load = load i8 %img_inT_4"   --->   Operation 76 'load' 'img_inT_4_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%img_inT_5_load = load i8 %img_inT_5"   --->   Operation 77 'load' 'img_inT_5_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%img_inT_6_load = load i8 %img_inT_6"   --->   Operation 78 'load' 'img_inT_6_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%img_inT_7_load = load i8 %img_inT_7"   --->   Operation 79 'load' 'img_inT_7_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%img_inT_8_load = load i8 %img_inT_8"   --->   Operation 80 'load' 'img_inT_8_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%img_inT_9_load = load i8 %img_inT_9"   --->   Operation 81 'load' 'img_inT_9_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%img_inT_10_load = load i8 %img_inT_10"   --->   Operation 82 'load' 'img_inT_10_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%img_inT_11_load = load i8 %img_inT_11"   --->   Operation 83 'load' 'img_inT_11_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%img_inT_12_load = load i8 %img_inT_12"   --->   Operation 84 'load' 'img_inT_12_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%img_inT_13_load = load i8 %img_inT_13"   --->   Operation 85 'load' 'img_inT_13_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%img_inT_14_load = load i8 %img_inT_14"   --->   Operation 86 'load' 'img_inT_14_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%img_inT_15_load = load i8 %img_inT_15"   --->   Operation 87 'load' 'img_inT_15_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_15_out, i8 %img_inT_15_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_14_out, i8 %img_inT_14_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_13_out, i8 %img_inT_13_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_12_out, i8 %img_inT_12_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_11_out, i8 %img_inT_11_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_10_out, i8 %img_inT_10_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_9_out, i8 %img_inT_9_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_8_out, i8 %img_inT_8_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_7_out, i8 %img_inT_7_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_6_out, i8 %img_inT_6_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_5_out, i8 %img_inT_5_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_4_out, i8 %img_inT_4_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_3_out, i8 %img_inT_3_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_2_out, i8 %img_inT_2_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_1_out, i8 %img_inT_1_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_inT_out, i8 %img_inT_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:8]   --->   Operation 36 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [conv2D0.cpp:8]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv2D0.cpp:12]   --->   Operation 38 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%img_inT_16 = load i4 %img_in_addr" [conv2D0.cpp:13]   --->   Operation 39 'load' 'img_inT_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_14" [conv2D0.cpp:8]   --->   Operation 40 'store' 'store_ln8' <Predicate = (trunc_ln12 == 14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 41 'br' 'br_ln13' <Predicate = (trunc_ln12 == 14)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_13" [conv2D0.cpp:8]   --->   Operation 42 'store' 'store_ln8' <Predicate = (trunc_ln12 == 13)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 43 'br' 'br_ln13' <Predicate = (trunc_ln12 == 13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_12" [conv2D0.cpp:8]   --->   Operation 44 'store' 'store_ln8' <Predicate = (trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 45 'br' 'br_ln13' <Predicate = (trunc_ln12 == 12)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_11" [conv2D0.cpp:8]   --->   Operation 46 'store' 'store_ln8' <Predicate = (trunc_ln12 == 11)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 47 'br' 'br_ln13' <Predicate = (trunc_ln12 == 11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_10" [conv2D0.cpp:8]   --->   Operation 48 'store' 'store_ln8' <Predicate = (trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 49 'br' 'br_ln13' <Predicate = (trunc_ln12 == 10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_9" [conv2D0.cpp:8]   --->   Operation 50 'store' 'store_ln8' <Predicate = (trunc_ln12 == 9)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 51 'br' 'br_ln13' <Predicate = (trunc_ln12 == 9)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_8" [conv2D0.cpp:8]   --->   Operation 52 'store' 'store_ln8' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 53 'br' 'br_ln13' <Predicate = (trunc_ln12 == 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_7" [conv2D0.cpp:8]   --->   Operation 54 'store' 'store_ln8' <Predicate = (trunc_ln12 == 7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 55 'br' 'br_ln13' <Predicate = (trunc_ln12 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_6" [conv2D0.cpp:8]   --->   Operation 56 'store' 'store_ln8' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 57 'br' 'br_ln13' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_5" [conv2D0.cpp:8]   --->   Operation 58 'store' 'store_ln8' <Predicate = (trunc_ln12 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 59 'br' 'br_ln13' <Predicate = (trunc_ln12 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_4" [conv2D0.cpp:8]   --->   Operation 60 'store' 'store_ln8' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 61 'br' 'br_ln13' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_3" [conv2D0.cpp:8]   --->   Operation 62 'store' 'store_ln8' <Predicate = (trunc_ln12 == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 63 'br' 'br_ln13' <Predicate = (trunc_ln12 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_2" [conv2D0.cpp:8]   --->   Operation 64 'store' 'store_ln8' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 65 'br' 'br_ln13' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_1" [conv2D0.cpp:8]   --->   Operation 66 'store' 'store_ln8' <Predicate = (trunc_ln12 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 67 'br' 'br_ln13' <Predicate = (trunc_ln12 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT" [conv2D0.cpp:8]   --->   Operation 68 'store' 'store_ln8' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 69 'br' 'br_ln13' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln8 = store i8 %img_inT_16, i8 %img_inT_15" [conv2D0.cpp:8]   --->   Operation 70 'store' 'store_ln8' <Predicate = (trunc_ln12 == 15)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln13 = br void %arrayidx2.exit" [conv2D0.cpp:13]   --->   Operation 71 'br' 'br_ln13' <Predicate = (trunc_ln12 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_inT_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_inT_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
img_inT               (alloca           ) [ 011]
img_inT_1             (alloca           ) [ 011]
img_inT_2             (alloca           ) [ 011]
img_inT_3             (alloca           ) [ 011]
img_inT_4             (alloca           ) [ 011]
img_inT_5             (alloca           ) [ 011]
img_inT_6             (alloca           ) [ 011]
img_inT_7             (alloca           ) [ 011]
img_inT_8             (alloca           ) [ 011]
img_inT_9             (alloca           ) [ 011]
img_inT_10            (alloca           ) [ 011]
img_inT_11            (alloca           ) [ 011]
img_inT_12            (alloca           ) [ 011]
img_inT_13            (alloca           ) [ 011]
img_inT_14            (alloca           ) [ 011]
img_inT_15            (alloca           ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
store_ln12            (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_2                   (load             ) [ 000]
icmp_ln12             (icmp             ) [ 010]
add_ln12              (add              ) [ 000]
br_ln12               (br               ) [ 000]
zext_ln12             (zext             ) [ 000]
trunc_ln12            (trunc            ) [ 011]
img_in_addr           (getelementptr    ) [ 011]
switch_ln13           (switch           ) [ 000]
store_ln12            (store            ) [ 000]
br_ln12               (br               ) [ 000]
specpipeline_ln8      (specpipeline     ) [ 000]
speclooptripcount_ln8 (speclooptripcount) [ 000]
specloopname_ln12     (specloopname     ) [ 000]
img_inT_16            (load             ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
store_ln8             (store            ) [ 000]
br_ln13               (br               ) [ 000]
img_inT_load          (load             ) [ 000]
img_inT_1_load        (load             ) [ 000]
img_inT_2_load        (load             ) [ 000]
img_inT_3_load        (load             ) [ 000]
img_inT_4_load        (load             ) [ 000]
img_inT_5_load        (load             ) [ 000]
img_inT_6_load        (load             ) [ 000]
img_inT_7_load        (load             ) [ 000]
img_inT_8_load        (load             ) [ 000]
img_inT_9_load        (load             ) [ 000]
img_inT_10_load       (load             ) [ 000]
img_inT_11_load       (load             ) [ 000]
img_inT_12_load       (load             ) [ 000]
img_inT_13_load       (load             ) [ 000]
img_inT_14_load       (load             ) [ 000]
img_inT_15_load       (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_inT_15_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_15_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_inT_14_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_14_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_inT_13_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_13_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_inT_12_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_12_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_inT_11_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_11_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_inT_10_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_10_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_inT_9_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_9_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_inT_8_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_8_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_inT_7_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_7_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_inT_6_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_6_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_inT_5_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_5_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_inT_4_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_4_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="img_inT_3_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_3_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="img_inT_2_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_2_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="img_inT_1_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_1_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="img_inT_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="img_inT_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="img_inT_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="img_inT_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="img_inT_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_inT_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="img_inT_5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="img_inT_6_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="img_inT_7_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_7/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_inT_8_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="img_inT_9_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_9/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="img_inT_10_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_10/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="img_inT_11_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_11/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="img_inT_12_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_12/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="img_inT_13_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_13/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="img_inT_14_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_14/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="img_inT_15_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inT_15/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln0_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln0_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="write_ln0_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln0_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="write_ln0_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln0_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln0_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln0_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln0_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln0_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="write_ln0_write_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln0_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="write_ln0_write_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln0_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="write_ln0_write_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="img_in_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_16/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln12_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_2_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln12_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln12_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln12_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln12_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln12_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln8_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="1"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln8_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="1"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln8_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="1"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln8_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="1"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln8_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="1"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln8_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="1"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln8_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="1"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln8_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="1"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln8_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="1"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln8_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln8_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln8_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln8_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="1"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln8_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="1"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln8_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="1"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln8_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="1"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="img_inT_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_load/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="img_inT_1_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_1_load/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="img_inT_2_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_2_load/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="img_inT_3_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_3_load/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="img_inT_4_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_4_load/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="img_inT_5_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_5_load/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="img_inT_6_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_6_load/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="img_inT_7_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_7_load/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="img_inT_8_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_8_load/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="img_inT_9_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_9_load/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="img_inT_10_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_10_load/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="img_inT_11_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_11_load/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="img_inT_12_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_12_load/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="img_inT_13_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_13_load/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="img_inT_14_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_14_load/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="img_inT_15_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_15_load/1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="i_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="474" class="1005" name="img_inT_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT "/>
</bind>
</comp>

<comp id="480" class="1005" name="img_inT_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="img_inT_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="img_inT_3_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_3 "/>
</bind>
</comp>

<comp id="498" class="1005" name="img_inT_4_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_4 "/>
</bind>
</comp>

<comp id="504" class="1005" name="img_inT_5_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_5 "/>
</bind>
</comp>

<comp id="510" class="1005" name="img_inT_6_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_6 "/>
</bind>
</comp>

<comp id="516" class="1005" name="img_inT_7_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_7 "/>
</bind>
</comp>

<comp id="522" class="1005" name="img_inT_8_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_8 "/>
</bind>
</comp>

<comp id="528" class="1005" name="img_inT_9_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_9 "/>
</bind>
</comp>

<comp id="534" class="1005" name="img_inT_10_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_10 "/>
</bind>
</comp>

<comp id="540" class="1005" name="img_inT_11_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_11 "/>
</bind>
</comp>

<comp id="546" class="1005" name="img_inT_12_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_12 "/>
</bind>
</comp>

<comp id="552" class="1005" name="img_inT_13_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_13 "/>
</bind>
</comp>

<comp id="558" class="1005" name="img_inT_14_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_14 "/>
</bind>
</comp>

<comp id="564" class="1005" name="img_inT_15_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_inT_15 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln12_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="1"/>
<pin id="575" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="577" class="1005" name="img_in_addr_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="1"/>
<pin id="579" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="94" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="94" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="94" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="94" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="94" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="94" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="94" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="94" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="94" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="94" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="94" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="94" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="94" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="94" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="94" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="94" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="294" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="317"><net_src comp="294" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="303" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="283" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="283" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="283" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="283" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="283" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="283" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="283" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="283" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="283" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="283" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="283" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="283" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="283" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="283" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="283" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="283" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="446"><net_src comp="443" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="450"><net_src comp="447" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="470"><net_src comp="96" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="477"><net_src comp="100" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="483"><net_src comp="104" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="489"><net_src comp="108" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="495"><net_src comp="112" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="501"><net_src comp="116" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="507"><net_src comp="120" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="513"><net_src comp="124" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="519"><net_src comp="128" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="525"><net_src comp="132" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="531"><net_src comp="136" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="537"><net_src comp="140" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="543"><net_src comp="144" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="549"><net_src comp="148" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="555"><net_src comp="152" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="561"><net_src comp="156" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="567"><net_src comp="160" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="576"><net_src comp="314" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="276" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="283" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_in | {}
	Port: img_inT_15_out | {1 }
	Port: img_inT_14_out | {1 }
	Port: img_inT_13_out | {1 }
	Port: img_inT_12_out | {1 }
	Port: img_inT_11_out | {1 }
	Port: img_inT_10_out | {1 }
	Port: img_inT_9_out | {1 }
	Port: img_inT_8_out | {1 }
	Port: img_inT_7_out | {1 }
	Port: img_inT_6_out | {1 }
	Port: img_inT_5_out | {1 }
	Port: img_inT_4_out | {1 }
	Port: img_inT_3_out | {1 }
	Port: img_inT_2_out | {1 }
	Port: img_inT_1_out | {1 }
	Port: img_inT_out | {1 }
 - Input state : 
	Port: conv2D0_Pipeline_readImg : img_in | {1 2 }
  - Chain level:
	State 1
		store_ln12 : 1
		i_2 : 1
		icmp_ln12 : 2
		add_ln12 : 2
		br_ln12 : 3
		zext_ln12 : 2
		trunc_ln12 : 2
		img_in_addr : 3
		img_inT_16 : 4
		switch_ln13 : 3
		store_ln12 : 3
		img_inT_load : 1
		img_inT_1_load : 1
		img_inT_2_load : 1
		img_inT_3_load : 1
		img_inT_4_load : 1
		img_inT_5_load : 1
		img_inT_6_load : 1
		img_inT_7_load : 1
		img_inT_8_load : 1
		img_inT_9_load : 1
		img_inT_10_load : 1
		img_inT_11_load : 1
		img_inT_12_load : 1
		img_inT_13_load : 1
		img_inT_14_load : 1
		img_inT_15_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln12_fu_297    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln12_fu_303    |    0    |    13   |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_164 |    0    |    0    |
|          | write_ln0_write_fu_171 |    0    |    0    |
|          | write_ln0_write_fu_178 |    0    |    0    |
|          | write_ln0_write_fu_185 |    0    |    0    |
|          | write_ln0_write_fu_192 |    0    |    0    |
|          | write_ln0_write_fu_199 |    0    |    0    |
|          | write_ln0_write_fu_206 |    0    |    0    |
|   write  | write_ln0_write_fu_213 |    0    |    0    |
|          | write_ln0_write_fu_220 |    0    |    0    |
|          | write_ln0_write_fu_227 |    0    |    0    |
|          | write_ln0_write_fu_234 |    0    |    0    |
|          | write_ln0_write_fu_241 |    0    |    0    |
|          | write_ln0_write_fu_248 |    0    |    0    |
|          | write_ln0_write_fu_255 |    0    |    0    |
|          | write_ln0_write_fu_262 |    0    |    0    |
|          | write_ln0_write_fu_269 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln12_fu_309    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln12_fu_314   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    26   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_467     |    5   |
| img_inT_10_reg_534|    8   |
| img_inT_11_reg_540|    8   |
| img_inT_12_reg_546|    8   |
| img_inT_13_reg_552|    8   |
| img_inT_14_reg_558|    8   |
| img_inT_15_reg_564|    8   |
| img_inT_1_reg_480 |    8   |
| img_inT_2_reg_486 |    8   |
| img_inT_3_reg_492 |    8   |
| img_inT_4_reg_498 |    8   |
| img_inT_5_reg_504 |    8   |
| img_inT_6_reg_510 |    8   |
| img_inT_7_reg_516 |    8   |
| img_inT_8_reg_522 |    8   |
| img_inT_9_reg_528 |    8   |
|  img_inT_reg_474  |    8   |
|img_in_addr_reg_577|    4   |
| trunc_ln12_reg_573|    4   |
+-------------------+--------+
|       Total       |   141  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_283 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   141  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   141  |   35   |
+-----------+--------+--------+--------+
