xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_3.v,verilog,blk_mem_gen_v8_3_5,../../../../ex4.srcs/sources_1/bd/ex4/ipshared/6273/simulation/blk_mem_gen_v8_3.v,
ex4_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../../ex4.srcs/sources_1/bd/ex4/ip/ex4_blk_mem_gen_0_0/sim/ex4_blk_mem_gen_0_0.v,
ex4.vhd,vhdl,xil_defaultlib,../../../../ex4.srcs/sources_1/bd/ex4/hdl/ex4.vhd,
xlconstant.vhd,vhdl,xil_defaultlib,../../../../ex4.srcs/sources_1/bd/ex4/ipshared/e147/xlconstant.vhd,
ex4_xlconstant_0_0.vhd,vhdl,xil_defaultlib,../../../../ex4.srcs/sources_1/bd/ex4/ip/ex4_xlconstant_0_0/sim/ex4_xlconstant_0_0.vhd,
ex4_xlconstant_1_0.vhd,vhdl,xil_defaultlib,../../../../ex4.srcs/sources_1/bd/ex4/ip/ex4_xlconstant_1_0/sim/ex4_xlconstant_1_0.vhd,
number_of_ones.vhd,vhdl,xil_defaultlib,../../../../ex4.srcs/sources_1/bd/ex4/ipshared/9976/sources_1/new/number_of_ones.vhd,
ex4_number_of_ones_0_0.vhd,vhdl,xil_defaultlib,../../../../ex4.srcs/sources_1/bd/ex4/ip/ex4_number_of_ones_0_0/sim/ex4_number_of_ones_0_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
