[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN65LVDS387DGGR production of TEXAS INSTRUMENTS from the text:Host\nController\nTX Clock\nSN65LVDS387 or 389Target\nControllerTarget\nLVDS Receiver(s)\nIndicates twisting of the\nconductors.T\nT\nT\nT\nTIndicates the line termination\ncircuit.HostBalanced Interconnect\nPower Power\nDB0DB1DB2DBn±3T\nT\nT\nTDBn±2DBn±1DBn\nRX ClockDB0DB1DB2DBn±3DBn±2DBn±1DBn\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\nSNx5LVDS3xx High-Speed Differential LineDrivers\n1Features 3Description\nThis family of4,8,and 16differential line drivers\n1•Four (\'391), Eight (\'389), orSixteen (\'387) Line\nimplements the electrical characteristics oflow-Drivers Meet orExceed theRequirements ofANSIvoltage differential signaling (LVDS). This signalingEIA/TIA-644 Standardtechnique lowers theoutput voltage levels of5-V\n•Designed forSignaling Rates Upto630Mbps differential standard levels (such asEIA/TIA-422B) to\nWith Very Low Radiation (EMI) reduce thepower, increase theswitching speeds, and\nallow operation with a3.3-V supply rail.Anyofthe16 •Low-Voltage Differential Signaling With Typical\ncurrent-mode drivers will deliver aminimum Output Voltage of350mVanda100-ΩLoad\ndifferential output voltage magnitude of247mVintoa•Propagation Delay Times Less Than 2.9ns100-Ωload when enabled.\n•Output Skew IsLess Than 150ps\nDevice Information(1)•Part-to-Part Skew IsLess Than 1.5ns\nPART NUMBER PACKAGE BODY SIZE (NOM) •35-mW Total Power Dissipation inEach Driver\nSN65LVDS387 TSSOP (64) 17.00 mm×6.10 mm Operating at200MHz\nSN75LVDS387 TSSOP (38) 9.70 mm×4.40 mm •Driver IsHigh-Impedance When Disabled orWith\nSOIC (16) 9.90 mm×3.91 mm VCC<1.5VSN65LVDS389\nTSSOP (16) 5.00 mm×4.40 mm •SN65\' Version Bus-Pin ESD Protection Exceeds\nSN75LVDS389 TSSOP (64) 17.00 mm×6.10 mm 15kV\nSN65LVDS391 TSSOP (38) 9.70 mm×4.40 mm •Packaged inThin Shrink Small-Outline Package\nSOIC (16) 9.90 mm×3.91 mm With 20-mil PinPitchSN75LVDS391\nTSSOP (16) 5.00 mm×4.40 mm •Low-Voltage TTL (LVTTL) Logic Inputs Are5-V\nTolerant (1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n2Applications\n•Wireless Infrastructure\n•Telecom Infrastructure\n•Printer\nTypical Application Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nTable ofContents\n10.2 Functional Block Diagram ..................................... 13 1Features .................................................................. 1\n10.3 Feature Description ............................................... 13 2Applications ........................................................... 1\n10.4 Device Functional Modes ...................................... 143Description ............................................................. 1\n11Application andImplementation ........................ 154Revision History ..................................................... 2\n11.1 Application Information .......................................... 155Description (Continued) ........................................ 3\n11.2 Typical Application ................................................ 166Device Options ....................................................... 3\n12Power Supply Recommendations ..................... 227PinConfiguration andFunctions ......................... 313Layout ................................................................... 228Specifications ......................................................... 613.1 Layout Guidelines ................................................. 228.1 Absolute Maximum Ratings ...................................... 613.2 Layout Example .................................................... 248.2 ESD Ratings .............................................................. 6\n14Device andDocumentation Support ................. 258.3 Recommended Operating Conditions ....................... 7\n14.1 Device Support ...................................................... 258.4 Thermal Information .................................................. 7\n14.2 Documentation Support ........................................ 258.5 Electrical Characteristics .......................................... 7\n14.3 Related Links ........................................................ 258.6 Switching Characteristics .......................................... 8\n14.4 Trademarks ........................................................... 258.7 Typical Characteristics .............................................. 9\n14.5 Electrostatic Discharge Caution ............................ 259Parameter Measurement Information ................ 1114.6 Glossary ................................................................ 2610Detailed Description ........................................... 1315Mechanical, Packaging, andOrderable10.1 Overview ............................................................... 13Information ........................................................... 26\n4Revision History\nChanges from Revision F(December 2014) toRevision G Page\n•Changed C3A From: pin20To:pin21inthePinFunctions: SNx5LVDS387 table ............................................................. 5\nChanges from Revision E(November 2004) toRevision F Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n2 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\n1\n2\n3\n4 \n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n3264\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n50\n49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33GND\nVCC\nVCC\nGND\nENA\nA1A\nA2A\nA3A\nA4A\nENB\nB1A\nB2A\nB3A\nB4A\nGND\nVCC\nVCC\nGND\nC1A\nC2A\nC3A\nC4A\nENC\nD1A\nD2A\nD3A\nD4A\nEND\nGND\nVCC\nVCC\nGNDA1Y\nA1Z\nA2Y\nA2Z\nA3Y\nA3Z\nA4Y\nA4Z\nB1Y\nB1Z\nB2Y\nB2Z\nB3Y\nB3Z\nB4Y\nB4Z\nC1Y\nC1Z\nC2Y\nC2Z\nC3Y\nC3Z\nC4Y\nC4Z\nD1Y\nD1Z\nD2Y\nD2Z\nD3Y\nD3Z\nD4Y\nD4Z1\n2\n3\n4 \n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n1938\n37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20GND\nVCC\nGND\nENA\nA1A\nA2A\nA3A\nA4A\nGND\nVCC\nGND\nB1A\nB2A\nB3A\nB4A\nENB\nGND\nVCC\nGNDA1Y\nA1Z\nA2Y\nA2Z\nA3Y\nA3Z\nA4Y\nA4Z\nNC\nNC\nNC\nB1Y\nB1Z\nB2Y\nB2Z\nB3Y\nB3Z\nB4Y\nB4Z\'LVDS389\nDBT PACKAGE\n(TOP VIEW)\'LVDS387\nDGG PACKAGE\n(TOP VIEW)\n1\n2\n3\n4 \n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9EN1,2\n1A\n2A\nVCC\nGND\n3A\n4A\nEN3,41Y\n1Z\n2Y\n2Z\n3Y\n3Z\n4Y\n4Z\'LVDS391\nD OR PW P ACKAGE\n(TOP VIEW)\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\n5Description (Continued)\nWhen disabled, thedriver outputs arehigh-impedance. Each driver input (A)and enable (EN) have aninternal\npulldown thatwilldrive theinput toalowlevel when open-circuited.\nThe SN65LVDS387, SN65LVDS389, andSN65LVDS391 devices arecharacterized foroperation from –40°Cto\n85°C.TheSN75LVDS387, SN75LVDS389, andSN75LVDS391 devices arecharacterized foroperation from 0°C\nto70°C.\n6Device Options\nPART NUMBER(1)TEMPERATURE RANGE NUMBER OFDRIVERS BUS-PIN ESD\nSN65LVDS387DGG –40°Cto85°C 16 15kV\nSN75LVDS387DGG 0°Cto70°C 16 4kV\nSN65LVDS389DBT –40°Cto85°C 8 15kV\nSN75LVDS389DBT 0°Cto70°C 8 4kV\nSN65LVDS391D –40°Cto85°C 4 15kV\nSN75LVDS391D 0°Cto70°C 4 4kV\nSN65LVDS391PW –40°Cto85°C 4 15kV\nSN75LVDS391PW 0°Cto70°C 4 4kV\n(1) This package isavailable taped andreeled. Toorder thispackaging option, addanRsuffix tothepart\nnumber (forexample, SN65LVDS387DGGR).\n7PinConfiguration andFunctions\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nPinFunctions: SNx5LVDS391\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nVCC 4 – Supply voltage\nGND 5 – Ground\n1A 2 I LVTTL input signal\n1Y 16 O Differential (LVDS) non-inverting output\n1Z 15 O Differential (LVDS) inverting output\n2A 3 I LVTTL input signal\n2Y 14 O Differential (LVDS) non-inverting output\n2Z 13 O Differential (LVDS) inverting output\n3A 6 I LVTTL input signal\n3Y 12 O Differential (LVDS) non-inverting output\n3Z 11 O Differential (LVDS) inverting output\n4A 7 I LVTTL input signal\n4Y 10 O Differential (LVDS) non-inverting output\n4Z 9 O Differential (LVDS) inverting output\nEN1,2 1 I Enable forchannels 1and2\nEN3,4 8 I Enable forchannels 3and4\nPinFunctions: SNx5LVDS389\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nVCC 2,10,18 – Supply voltage\n1,3,9,11,GND – Ground17,19\nA1A 5 I LVTTL input signal\nA1Y 38 O Differential (LVDS) non-inverting output\nA1Z 37 O Differential (LVDS) inverting output\nA2A 6 I LVTTL input signal\nA2Y 36 O Differential (LVDS) non-inverting output\nA2Z 35 O Differential (LVDS) inverting output\nA3A 7 I LVTTL input signal\nA3Y 34 O Differential (LVDS) non-inverting output\nA3Z 33 O Differential (LVDS) inverting output\nA4A 8 I LVTTL input signal\nA4Y 32 O Differential (LVDS) non-inverting output\nA4Z 31 O Differential (LVDS) inverting output\nB1A 12 I LVTTL input signal\nB1Y 27 O Differential (LVDS) non-inverting output\nB1Z 26 O Differential (LVDS) inverting output\nB2A 13 I LVTTL input signal\nB2Y 25 O Differential (LVDS) non-inverting output\nB2Z 24 O Differential (LVDS) inverting output\nB3A 14 I LVTTL input signal\nB3Y 23 O Differential (LVDS) non-inverting output\nB3Z 22 O Differential (LVDS) inverting output\nB4A 15 I LVTTL input signal\nB4Y 21 O Differential (LVDS) non-inverting output\nB4B 20 O Differential (LVDS) inverting output\n4 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\nPinFunctions: SNx5LVDS389 (continued)\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nENA 4 I Enable forchannel A\nENB 16 I Enable forchannel B\nNC 28,29,30 – Noconnection\nPinFunctions: SNx5LVDS387\nPIN\nI/O DESCRIPTION\nNAME NUMBER\n2,3,16,17,VCC – Supply voltage30,31\n1,4,15,18,GND – Ground29,32\nA1A 6 I LVTTL input signal\nA1Y 64 O Differential (LVDS) non-inverting output\nA1Z 73 O Differential (LVDS) inverting output\nA2A 7 I LVTTL input signal\nA2Y 62 O Differential (LVDS) non-inverting output\nA2Z 61 O Differential (LVDS) inverting output\nA3A 8 I LVTTL input signal\nA3Y 60 O Differential (LVDS) non-inverting output\nA3Z 59 O Differential (LVDS) inverting output\nA4A 9 I LVTTL input signal\nA4Y 58 O Differential (LVDS) non-inverting output\nA4Z 57 O Differential (LVDS) inverting output\nB1A 11 I LVTTL input signal\nB1Y 56 O Differential (LVDS) non-inverting output\nB1Z 55 O Differential (LVDS) inverting output\nB2A 12 I LVTTL input signal\nB2Y 54 O Differential (LVDS) non-inverting output\nB2Z 53 O Differential (LVDS) inverting output\nB3A 13 I LVTTL input signal\nB3Y 52 O Differential (LVDS) non-inverting output\nB3Z 51 O Differential (LVDS) inverting output\nB4A 14 I LVTTL input signal\nB4Y 50 O Differential (LVDS) non-inverting output\nB4B 49 O Differential (LVDS) inverting output\nC1A 19 I LVTTL input signal\nC1Y 48 O Differential (LVDS) non-inverting output\nC1Z 47 O Differential (LVDS) inverting output\nC2A 20 I LVTTL input signal\nC2Y 46 O Differential (LVDS) non-inverting output\nC2Z 45 O Differential (LVDS) inverting output\nC3A 21 I LVTTL input signal\nC3Y 44 O Differential (LVDS) non-inverting output\nC3Z 43 O Differential (LVDS) inverting output\nC4A 22 I LVTTL input signal\nC4Y 42 O Differential (LVDS) non-inverting output\nC4Z 41 O Differential (LVDS) inverting output\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nPinFunctions: SNx5LVDS387 (continued)\nPIN\nI/O DESCRIPTION\nNAME NUMBER\nD1A 24 I LVTTL input signal\nD1Y 40 O Differential (LVDS) non-inverting output\nD1Z 39 O Differential (LVDS) inverting output\nD2A 25 I LVTTL input signal\nD2Y 38 O Differential (LVDS) non-inverting output\nD2Z 37 O Differential (LVDS) inverting output\nD3A 26 I LVTTL input signal\nD3Y 36 O Differential (LVDS) non-inverting output\nD3Z 35 O Differential (LVDS) inverting output\nD4A 27 I LVTTL input signal\nD4Y 34 O Differential (LVDS) non-inverting output\nB4B 33 O Differential (LVDS) inverting output\nENA 5 I Enable forchannel A\nENB 10 I Enable forchannel B\nENC 23 I Enable forchannel C\nEND 26 I Enable forchannel D\n8Specifications\n8.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage range, VCC(2)–0.5 4 V\nInputs –0.5 6 V\nInput voltage range\nYorZ –0.5 4 V\nContinuous power dissipation SeeThermal\nInformation\nLead temperature 1.6mm(1/16 in)from case for10seconds 260 °C\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values, except differential I/Obusvoltages, arewith respect tonetwork ground pin.\n8.2 ESD Ratings\nVALUE UNIT\nClass 3,A ±15000 V\nSN65 \'(Y,Z,andGND)\nClass 3,B ±400 V\nV(ESD) Electrostatic discharge\nClass 3,A ±4000 V\nSN75 \'(Y,Z,andGND)\nClass 3,B ±400 V\nLead temperature 1.6mm(1/16 in)from case for10seconds 260 °C\n6 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\n8.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC Supply voltage 3 3.3 3.6 V\nVIH High-level input voltage 2 V\nVIL Low-level input voltage 0.8 V\nSN75 \' 0 70 °C Operating free-airTAtemperature SN65 \' –40 85 °C\n8.4 Thermal Information\nSN65LVDS387 SN75LVDS387 SN65LVDS389\nSN75LVDS389 SN65LVDS391 SN75LVDS391\nTHERMAL METRIC(1)UNITDGG DBT D PW\n64PINS 38PINS 16PINS 16PINS\nDerating Factor Above TA=25°C(2)16.7 8.5 7.6 6.2 mW/ °C\nPower Rating: TA≤25°C 2094 1071 950 774\nPower Rating: TA=70°C 1342 688 608 496 mW\nPower Rating: TA=85°C 1089 556 494 402\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) This istheinverse ofthejunction-to-ambient thermal resistance when board-mounted (low-k) andwith noairflow.\n8.5 Electrical Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\n|VOD| Differential output voltage magnitude 247 340 454\nRL=100Ω,mV Change indifferential output voltage See Figure 9andFigure 10 Δ|VOD| –50 50magnitude between logic states\nSteady-state common-mode outputVOC(SS) 1.125 1.375 Vvoltage\nChange insteady-state common-\nΔVOC(SS) mode output voltage between logic See Figure 11 –50 50 mV\nstates\nPeak-to-peak common-mode outputVOC(PP) 50 150 mVvoltage\n\'LVDS387 85 95\nEnabled, RL=100Ω,\'LVDS389 50 70VIN=0.8Vor2V\n\'LVDS391 20 26\nICC Supply current mA\n\'LVDS387 0.5 1.5\nDisabled,\'LVDS389 0.5 1.5VIN=0VorVCC\n\'LVDS391 0.5 1.3\nIIH High-level input current VIH=2V 3 20 µA\nIIL Low-level input current VIL=0.8V 2 10 µA\nVOYorVOZ=0V ±24 mA\nIOS Short-circuit output current\nVOD=0V ±12 mA\nIOZ High-impedance output current VO=0VorVCC ±1 µA\nIO(OFF) Power-off output current VCC=1.5V,VO=2.4V ±1 µA\nCIN Input capacitance VI=0.4sin(4E6 πt)+0.5V 5 pF\nCO Output capacitance VI=0.4sin(4E6 πt)+0.5V,Disabled 9.4 pF\n(1) Alltypical values areat25°Candwith a3.3-V supply.\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\n8.6 Switching Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\ntPLH Propagation delay time, low-to-high-level output 0.9 1.7 2.9 ns\ntPHL Propagation delay time, high-to-low-level output 0.9 1.6 2.9 ns\ntr Differential output signal risetime 0.4 0.8 1 nsRL=100Ω,\ntf Differential output signal falltime CL=10pF, 0.4 0.8 1 ns\nSee Figure 12tsk(p) Pulse skew (|tPHL–tPLH|) 150 500 ps\ntsk(o) Output skew(2)80 150 ps\ntsk(pp) Part-to-part skew(3)1.5 ns\nPropagation delay time, high-impedance-to-high-tPZH 6.4 15 nslevel output\nPropagation delay time, high-impedance-to-low-tPZL 5.9 15 nslevel output\nSee Figure 13\nPropagation delay time, high-level-to-high-tPHZ 3.5 15 nsimpedance output\nPropagation delay time, low-level-to-high-tPLZ 4.5 15 nsimpedance output\n(1) Alltypical values areat25°Candwith a3.3-V supply.\n(2) tsk(o)isthemagnitude ofthetime difference between thetPLHortPHLofalldrivers ofasingle device with alloftheir inputs connected\ntogether.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals ofanytwodevices characterized in\nthisdata sheet when both devices operate with thesame supply voltage, atthesame temperature, andhave thesame testcircuits.\n8 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\n0\nIOL − Low-Level Output Current − mA4\n3\n0\n4 62\n2VCC = 3.3 V\nTA = 25°C\n1VOL− Low-Level Output V oltage − V\nTa − Free-Air T emperature − °C1.01.21.41.61.82.02.2\n−40 −20 0 20 40 60 80 100tPHL− High-To-Low Propagation Delay T ime − ns\nVCC = 3.6 VVCC = 3 V\nVCC = 3.3 V\nf − Frequency − MHz− Supply Current − mAICC\n405060708090100110\n0 50 100 150 200 250 300VCC = 3.6 V\nAll outputs loaded and enabled.VCC = 3.3 V\nVCC = 3 V\nTA − Free-Air T emperature − °C1.31.41.51.61.71.81.92.02.1\n−40 −20 0 20 40 60 80 100VCC = 3.6 V\nVCC = 3 V\nVCC = 3.3 VtPLH− Low-To-High Propagation  Delay T ime − ns\nf − Frequency − MHz− Supply Current − mAICC\n0102030405060\n0 50 100 150 200 250 300VCC = 3.6 VAll outputs loaded and enabled.\nVCC = 3.3 V\nVCC = 3 V\nf − Frequency − MHz− Supply Current − mAICC\n80100120140160180200220240\n0 50 100 150 200 250 300 350VCC = 3.6 V\nAll outputs loaded and enabled.VCC = 3.3 V\nVCC = 3 V\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\n8.7 Typical Characteristics\nFigure 2.\'LVDS387 Supply Current (RMS) vsSwitching Figure 1.\'LVDS391 Supply Current vs(RMS) Switching\nFrequency Frequency\nFigure 3.\'LVDS389 Supply Current (RMS) vsSwitching Figure 4.Low-to-High Propagation Delay Time vsFree-Air\nFrequency Temperature\nFigure 5.High-to-Low Propagation Delay Time vsFree-Air Figure 6.Low-Level Output Voltage vsLow-Level Output\nTemperature Current\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\n−4\nIOH − High-Level Output Current − mA3.5\n2.5\n0\n−2 01.5\n−30.5VOH− High-Level Output V oltage − V\n−13\n2\n1VCC = 3.3 V\nTA = 25°C\nt − Time − ns\n− Output V oltage − V VOVOY\nVOZ\nVOD\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nTypical Characteristics (continued)\nFigure 8.Output Voltage vsTimeFigure 7.High-Level Output Voltage vsHigh-Level Output\nCurrent\n10 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nY\nZInput\n50 pF49.9 W ± 1% (2 Places)\nVOC\nVOVOC(PP)VOC(SS)0 V3 V\nVI\n±3.75 kW\n0 V ≤ VTEST ≤ 2.4 VY\nZVOD Input 100 W\n3.75 kW\nGND\nVIA\n(VOY + VOZ)/2IOZIOY\nY\nZVOD\nVOY\nVOCII\nVOZ\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\n9Parameter Measurement Information\nFigure 9.Voltage andCurrent Definitions\nFigure 10.VODTest Circuit\nNOTE: Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,pulse repetition rate\n(PRR) =0.5Mpps, pulse width =500 ±10ns.CLincludes instrumentation andfixture capacitance within 0.06 mof\nthedevice under test. Themeasurement ofVOC(PP) ismade ontestequipment with a–3dBbandwidth ofatleast 300\nMHz.\nFigure 11.Test Circuit andDefinitions fortheDriver Common-Mode Output Voltage\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nCL = 10 pF\n(2 Places)Y\nZ\nInput49.9 W ± 1% (2 Places)\ntPZH tPHZ\ntPZL tPLZ2 V\n1.4 V\n0.8 V\n@ 1.4 V\n1.3 V\n1.2 V\n@ 1 V1.2 V\n1.1 VInput\nVOY\nor\nVOZ\nVOZ\nor\nVOYVOYVOZ0.8 V or 2 V\n1.2 V+\n±\nY\nZVODInput\nCL = 10 pF\n(2 Places)100 W ± 1 %2 V\n1.4 V\n0.8 V\ntPLH tPHL\n100%\n80%\n20%\n0%Input\nOutput\n0 V\ntf trVOD(H)\nVOD(L)\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nParameter Measurement Information (continued)\nNOTE: Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,pulse repetition rate\n(PRR) =50Mpps, pulse width =10±0.2ns.CLincludes instrumentation andfixture capacitance within 0.06 mofthe\ndevice under test.\nFigure 12.Test Circuit, Timing, andVoltage Definitions fortheDifferential Output Signal\nNOTE: Allinput pulses aresupplied byagenerator having thefollowing characteristics: trortf≤1ns,pulse repetition rate\n(PRR) =0.5Mpps, pulse width =500 ±10ns.CLincludes instrumentation andfixture capacitance within 0.06 mof\nthedevice under test.\nFigure 13.Enable andDisable Time Circuit andDefinitions\n12 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\n4Z4Y3Z3Y2Z2Y1Z1Y\n4A3A2A1A\n(1/4 of \'LVDS387 or 1/2 of \'L VDS389 shown)EN\n4Z4Y3Z3Y2Z2Y1Z1Y\n4A3A2A1A\n(\'LVDS391 shown)EN\nEN\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\n10Detailed Description\n10.1 Overview\nThe SNx5LVDSxx devices arequad-, eight-, and 16-channel LVDS linedrivers. They operate from asingle\nsupply that isnominally 3.3V,butcan beaslowas3Vand ashigh as3.6V.The input signals tothe\nSNx5LVDSxx device areLVTTL signals. The outputs ofthedevice aredifferential signals complying with the\nLVDS standard (TIA/EIA-644A). The differential output signal operates with asignal level of340mV, nominally,\natacommon-mode voltage of1.2V.This lowdifferential output voltage results inalowemitted radiated energy,\nwhich isdependent onthesignal slew rate. The differential nature oftheoutput provides immunity tocommon-\nmode coupled signals.\nTheSNx5LVDSxx device isintended todrive a100-Ωtransmission line. This transmission linemay beaprinted-\ncircuit board (PCB) orcabled interconnect. With transmission lines, theoptimum signal quality and power\ndelivery isreached when thetransmission lineisterminated with aload equal tothecharacteristic impedance of\ntheinterconnect. Likewise, thedriven 100-Ωtransmission lineshould beterminated with amatched resistance.\n10.2 Functional Block Diagram\nFigure 14.Logic Diagram (Positive Logic)\n10.3 Feature Description\n10.3.1 Driver Output Voltage andPower-On Reset\nThe SNx5LVDSxx driver operates and meets allthespecified performance requirements forsupply voltages in\ntherange of3.0Vto3.6V.When thesupply voltage drops below 1.5V(oristurning onandhasnotyetreached\n1.5V),power-on reset circuitry sets thedriver output toahigh-impedance state.\n10.3.2 5-VInput Tolerance\n5-Vand3.3-V TTL logic standards share thesame input high-voltage andinput low-voltage thresholds, namely\n2.0Vand0.8V,respectively. Although themaximum supply voltage fortheSNx5LVDSxx is3.6V,thedriver can\noperate andmeet allperformance requirements when theinput signals areashigh as5V.This allows operation\nwith 3.3-V TTL aswell as5-VTTL logic. 3.3-V CMOS and 5-VCMOS inputs arealso allowable, although one\nshould ensure that theduty-cycle distortion that willresult from theTTL (ground-referenced) thresholds are\nacceptable.\n10.3.3 NCPins\nNC(not connected) pins arepins where thedieisnotphysically connected tothelead frame orpackage. For\noptimum thermal performance, agood ruleofthumb istoground theNCpins attheboard level.\n10.3.4 Unused Enable Pins\nUnused enable pins should betiedtoVCCorGND asappropriate.\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\n7 V\n300 kΩ50 ΩVCC\nA or EN\nInputVCC\n5 Ω\n7 VY or Z\nOutputEQUIVALENT OF EACH A OR EN INPUT TYPICAL OF ALL OUTPUTS\n10 kΩ\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nFeature Description (continued)\n10.3.5 Driver Equivalent Schematics\nTheSNx5LVDSxx equivalent output schematic diagrams areshown inFigure 15.Thedriver input isrepresented\nbyaCMOS inverter stage with a7-VZener diode. The input stage ishigh-impedance, andincludes aninternal\npulldown toground. Ifthedriver input isleftopen, thedriver input provides alow-level signal totherest ofthe\ndriver circuitry, resulting inalow-level signal atthedriver output pins. The Zener diode provides ESD protection.\nThe driver output stage isadifferential pair, one halfofwhich isshown inFigure 15.Like theinput stage, the\ndriver output includes Zener diodes forESD protection. Theschematic shows anoutput stage thatincludes aset\nofcurrent sources (nominally 3.5mA) that areconnected totheoutput load circuit based upon theinput stage\nsignal. Tothefirstorder, theSNx5LVDSxx output stage acts aconstant-current source.\nFigure 15.Equivalent Input andOutput Schematic Diagrams\n10.4 Device Functional Modes\nTable 1provides thetruth table fortheSNx5LVDSxx devices.\nTable 1.Driver Function Table(1)\nINPUT ENABLE OUTPUTS\nA EN Y Z\nH H H L\nL H L H\nX L Z Z\nOPEN H L H\n(1) H=high-level, L=low-level, X=irrelevant, Z=high-impedance (off)\n14 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\n11Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n11.1 Application Information\nThe intended application ofthisdevice andsignaling technique isforpoint-to-point andmultidrop baseband data\ntransmission over controlled impedance media ofapproximately 100Ω.The transmission media canbeprinted-\ncircuit board traces, backplanes, orcables. Thelarge number ofdrivers integrated intothesame substrate, along\nwith thelowpulse skew ofbalanced signaling, allows extremely precise timing alignment ofclock and data for\nsynchronous parallel data transfers. When used with the companion 16- or8-channel receivers, the\nSN65LVDS386 orSN65LVDS388, over 200million data transfers persecond insingle-edge clocked systems are\npossible with very little power.\nNOTE\nThe ultimate rate and distance ofdata transfer isdependent upon theattenuation\ncharacteristics ofthemedia, thenoise coupling totheenvironment, and other system\ncharacteristics.\n11.1.1 Signaling Rate vsDistance\nThe ultimate data transfer rate over agiven cable ortrace length involves many variables. Starting with the\ncapabilities ofthisLVDS driver toreproduce adata pulse asshort as1.6ns(a630-Mbps signaling rate) with less\nthan 500psofpulse distortion, anydegradation ofthispulse bythetransmission media willnecessarily reduce\nthetiming margin atthereceiving endofthedata link.\nThe timing uncertainty induced bythetransmission media iscommonly referred toasjitter and comes from\nnumerous sources. The characteristics ofaparticular transmission media can bequantified byusing aneye\npattern measurement such asshown inFigure 16,which shows about 340psofjitter or20% ofthedata pulse\nwidth.\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nwidthabs.\njitterheight\nunit interval\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nApplication Information (continued)\nFigure 16.Typical LVDS EyePattern\nAgenerally accepted range ofjitter atthereceiver inputs that allows data recovery is5%to20% oftheunit\ninterval (data pulse width). Table 2shows thesignaling rateachieved onvarious cables andlengths ata5%eye\npattern jitter with atypical LVDS driver.\nTable 2.Signaling Rates forVarious Cables for5%EyePattern Jitter\nCABLE\nLENGTH\nA(1)B(2)C(3)D(4)E(5)F(6)(m)\n(Mbps) (Mbps) (Mbps) (Mbps) (Mbps) (Mbps)\n1 240 200 240 270 180 230\n5 205 210 230 250 215 230\n10 180 150 195 200 145 180\n(1) Cable A:CAT 3,specified upto16MHz, noshield, outside conductor diameter (ø)0.52 mm\n(2) Cable B:CAT 5,specified upto100MHz, noshield, ø0.52 mm\n(3) Cable C:CAT 5,specified upto100MHz, taped over allshield, ø0.52 mm\n(4) Cable D:CAT 5(exceeding CAT 5),specified upto300MHz, braided over allshield plus taped individual shield foranypair, ø0.64 mm\n(AWG22)\n(5) Cable E:CAT 5(exceeding CAT 5),specified upto350MHz, ø0.64 mm(AWG22), noshield\n(6) Cable F:CAT 5(exceeding CAT 5),specified upto350MHz, self-shielded ,ø0.64 mm(AWG22)\nDuring synchronous parallel transfers, skew between thedata andclock lines willalso reduce thetiming margin.\nThis should beaccounted forinthesystem timing budget. Fortunately, thelowoutput skew ofthisLVDS driver\nwillgenerally beasmall portion ofthisbudget.\n11.2 Typical Application\n11.2.1 Point-to-Point Communications\nThe most basic application forLVDS buffers, asfound inthisdata sheet, isforpoint-to-point communications of\ndigital data, asshown inFigure 17.\n16 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nDriver 100 \r ReceiverIN+\nIN-OUT+\nOUT-\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\nTypical Application (continued)\nFigure 17.Point-to-Point Topology\nApoint-to-point communications channel has asingle transmitter (driver) and asingle receiver. This\ncommunications topology isoften referred toassimplex. InFigure 17thedriver receives asingle-ended input\nsignal and thereceiver outputs asingle-ended recovered signal. The LVDS driver converts thesingle-ended\ninput toadifferential signal fortransmission over abalanced interconnecting media of100-Ωcharacteristic\nimpedance. The conversion from asingle-ended signal toanLVDS signal retains thedigital data payload while\ntranslating toasignal whose features aremore appropriate forcommunication over extended distances orina\nnoisy environment.\n11.2.1.1 Design Requirements\nDESIGN PARAMETERS EXAMPLE VALUE\nDriver Supply Voltage (VCCD) 3.0to3.6V\nDriver Input Voltage 0.8to3.3V\nDriver Signaling Rate DCto200Mbps\nInterconnect Characteristic Impedance 100Ω\nTermination Resistance 100Ω\nNumber ofReceiver Nodes 1\nReceiver Supply Voltage (VCCR) 3.0to3.6V\nReceiver Input Voltage 0to2.4V\nReceiver Signaling Rate DCto200Mbps\nGround shift between driver andreceiver ±1V\n11.2.1.2 Detailed Design Procedure\n11.2.1.2.1 Driver Supply Voltage\nTheSNx5LVDSxx driver isoperated from asingle supply. Thedevice cansupport operation with asupply aslow\nas3Vandashigh as3.6V.Thedifferential output voltage isnominally 340mVover thecomplete output range.\nThe minimum output voltage stays within thespecified LVDS limits (247 mVto454mV) forthecomplete 3-Vto\n3.6-V supply range.\n11.2.1.2.2 Driver Bypass Capacitance\nBypass capacitors play akeyrole inpower distribution circuitry. Specifically, they create low-impedance paths\nbetween power and ground. Atlowfrequencies, agood digital power supply offers very-low-impedance paths\nbetween itsterminals. However, ashigher frequency currents propagate through power traces, thesource is\nquite often incapable ofmaintaining alow-impedance path toground. Bypass capacitors areused toaddress this\nshortcoming. Usually, large bypass capacitors (10μFto1000μF)attheboard-level doagood jobupintothe\nkHzrange. Due totheir size andlength oftheir leads, they tend tohave large inductance values attheswitching\nfrequencies ofmodern digital circuitry. Tosolve thisproblem, oneshould resort totheuseofsmaller capacitors\n(nFtoμFrange) installed locally next totheintegrated circuit.\nMultilayer ceramic chip orsurface-mount capacitors (size 0603 or0805) minimize lead inductances ofbypass\ncapacitors inhigh-speed environments, because their lead inductance isabout 1nH.Forcomparison purposes,\natypical capacitor with leads hasalead inductance around 5nH.\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\n0.1 µF 0.001 µF3.3 V\nLVDS1AC 200 ps 0.001 F0.2V/c230 /c246/c61 /c180 /c61 /c109/c231 /c247/c232 /c248\nMaximum Step Change Supply Current\nchip Rise Time\nMaximum Power Supply NoiseIC TV/c68/c230 /c246/c61 /c180/c231 /c247/c68/c232 /c248\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nThe value ofthebypass capacitors used locally with LVDS chips canbedetermined bythefollowing formula\naccording toJohnson(1),equations 8.18 to8.21. Aconservative risetime of200psandaworst-case change in\nsupply current of1Acovers thewhole range ofLVDS devices offered byTexas Instruments. Inthisexample, the\nmaximum power supply noise tolerated is200 mV; however, thisfigure varies depending onthenoise budget\navailable inyour design.(1)\n(1)\n(2)\nThe following example lowers lead inductance and covers intermediate frequencies between theboard-level\ncapacitor (>10µF)andthevalue ofcapacitance found above (0.001 µF).You should place thesmallest value of\ncapacitance asclose aspossible tothechip.\nFigure 18.Recommended LVDS Bypass Capacitor Layout\n11.2.1.2.3 Driver Output Voltage\nTheSNx5LVDSxx driver output isa1.2-V common-mode voltage, with anominal differential output signal of340\nmV. This 340 mVistheabsolute value ofthedifferential swing (VOD=|V+–V–|).The peak-to-peak differential\nvoltage istwice thisvalue, or680mV.\n11.2.1.2.4 Interconnecting Media\nThe physical communication channel between thedriver and thereceiver may beany balanced paired metal\nconductors meeting therequirements oftheLVDS standard, thekeypoints which willbeincluded here. This\nmedia may beatwisted pair, twinax, flatribbon cable, orPCB traces.\nThe nominal characteristic impedance oftheinterconnect should bebetween 100Ωand120Ωwith variation no\nmore than 10% (90Ωto132Ω).\n11.2.1.2.5 PCB Transmission Lines\nAsperSNLA187 ,Figure 19depicts several transmission linestructures commonly used inprinted-circuit boards\n(PCBs). Each structure consists ofasignal lineandareturn path with uniform cross-section along itslength. A\nmicrostrip isasignal trace onthetop(orbottom) layer, separated byadielectric layer from itsreturn path ina\nground orpower plane. Astripline isasignal trace intheinner layer, with adielectric layer inbetween aground\nplane above and below thesignal trace. The dimensions ofthestructure along with thedielectric material\nproperties determine thecharacteristic impedance ofthetransmission line (also called controlled-impedance\ntransmission line).\nWhen twosignal lines areplaced close by,they form apair ofcoupled transmission lines. Figure 19shows\nexamples ofedge-coupled microstrips, and edge-coupled orbroad-side-coupled striplines. When excited by\ndifferential signals, thecoupled transmission lineisreferred toasadifferential pair. Thecharacteristic impedance\nofeach lineiscalled odd-mode impedance. Thesum oftheodd-mode impedances ofeach lineisthedifferential\nimpedance ofthedifferential pair. Inaddition tothetrace dimensions and dielectric material properties, the\nspacing between thetwotraces determines themutual coupling and impacts thedifferential impedance. When\nthetwolines areimmediately adjacent; forexample, Sisless than 2W,thedifferential pair iscalled atightly-\ncoupled differential pair. Tomaintain constant differential impedance along thelength, itisimportant tokeep the\ntrace width andspacing uniform along thelength, aswellasmaintain good symmetry between thetwolines.\n(1) Howard Johnson &Martin Graham.1993. High Speed Digital Design –AHandbook ofBlack Magic. Prentice HallPRT. ISBN number\n013395724.\n18 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\n0\nr87 5.98HZ ln0.8 W T1.41§ ·  ¨ ¸ \x0e H \x0e © ¹ > @\n> @0\nr1.9 2H T60Z ln0.8 W T§ · \x0e ¨ ¸ ¨ ¸ \x0e H© ¹ \ns0.96Hdiff 0Z 2 Z 1 0.48 e\x10 u § · \n¨ ¸  u u \x10 u¨ ¸ © ¹ s2.9Hdiff 0Z 2 Z 1 0.347e\x10 u § · \n¨ ¸  u u \x10¨ ¸ © ¹ \nCo-Planar Coupled \nMicrostripsBroad-Side Coupled \nStriplinesEdge-Coupled Edge-CoupledSingle-Ended Microstrip Single-Ended Stripline\nW\nHTW\nT\nHH\nS\nH\nDifferential Microstrip Differential StriplineS\nH\nS\nHHG GW W W\nS\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\nFigure 19.Controlled-Impedance Transmission Lines\n11.2.1.2.6 Termination Resistor\nAsshown earlier, anLVDS communication channel employs acurrent source driving atransmission linewhich is\nterminated with aresistive load. This load serves toconvert thetransmitted current intoavoltage atthereceiver\ninput. Toensure incident wave switching (which isnecessary tooperate thechannel atthehighest signaling\nrate), thetermination resistance should bematched tothecharacteristic impedance ofthetransmission line. The\ndesigner should ensure that thetermination resistance iswithin 10% ofthenominal media characteristic\nimpedance. Ifthetransmission line istargeted for100-Ωimpedance, thetermination resistance should be\nbetween 90Ωand110Ω.\nThe linetermination resistance should belocated asclose aspossible tothereceiver, thereby minimizing the\nstub length from theresistor tothereceiver. The limiting case would betoincorporate thetermination resistor\nintothereceiver, which isexactly what isoffered with theTI‘LVDT receivers.\nWhile wetalkinthissection about point-to-point communications, aword ofcaution isuseful when amultidrop\ntopology isused. Insuch topologies, line termination resistors aretobelocated only attheend(s) ofthe\ntransmission line. Insuch anenvironment, LVDS receivers could beused forloads branching offthemain bus\nwith anLVDT receiver used only atthebusend.\n11.2.1.2.7 Driver NCPins\nNC(not connected) pins arepins where thedieisnotphysically connected tothelead frame orpackage. For\noptimum thermal performance, agood ruleofthumb istoground theNCpins attheboard level.\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nDriver+\n±|100 \r\nReceiverMinimize\nStub\nLengthsMinimize\nStub\nLengths+±\nReceiver\n+±\nReceiver\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\n11.2.1.3 Application Curve\nFigure 20.Typical Driver Output EyePattern inPoint-to-Point System\n11.2.2 Multidrop Communications\nAsecond common application ofLVDS buffers isamultidrop topology. Inamultidrop configuration, asingle\ndriver andashared busarepresent along with twoormore receivers (with amaximum permissible number of32\nreceivers). Figure 21shows anexample ofamultidrop system.\nFigure 21.Multidrop Topology\n11.2.2.1 Design Requirements\nDESIGN PARAMETERS EXAMPLE VALUE\nDriver Supply Voltage (VCCD) 3.0to3.6V\nDriver Input Voltage 0.8to3.3V\nDriver Signaling Rate DCto200Mbps\nInterconnect Characteristic Impedance 100Ω\nTermination Resistance 100Ω\nNumber ofReceiver Nodes 2to32\nReceiver Supply Voltage (VCCR) 3.0to3.6V\nReceiver Input Voltage 0to2.4V\nReceiver Signaling Rate DCto200Mbps\nGround shift between driver andreceiver ±1V\n11.2.2.2 Detailed Design Procedure\n11.2.2.2.1 Interconnecting Media\nThe interconnect inamultidrop system differs considerably from apoint-to-point system. While point-to-point\ninterconnects arestraightforward and well understood, thebus type architecture encountered with multidrop\nsystems requires more careful attention. WewilluseFigure 21above toexplore these details.\n20 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\nThe most basic multidrop system would include asingle driver, located atabusorigin, with multiple receiver\nnodes branching offthemain line, andafinal receiver attheendofthetransmission line, co-located with abus\ntermination resistor. While thiswould bethemost basic multidrop system, ithasseveral considerations notyet\nexplored.\nThe location ofthetransmitter atonebusendallows thedesign concerns tobesimplified, butthiscomes atthe\ncost offlexibility. With atransmitter located attheorigin, asingle bustermination atthefar-end isrequired. The\nfar-end termination absorbs theincident traveling wave. The flexibility lostwith thisarrangement isthus: ifthe\nsingle transmitter needed toberelocated onthebus, atanylocation other than theorigin, wewould befaced\nwith abus with one open-circuited end, and one properly terminated end. Locating thetransmitter sayinthe\nmiddle ofthebusmay bedesired toreduce (by½)themaximum flight time from thetransmitter toreceiver.\nAnother new feature inFigure 21isclear inthat every node branching offthemain lineresults instubs. The\nstubs should beminimized inanycase, buthave theunintended effect oflocally changing theloaded impedance\nofthebus.\nToagood approximation, thecharacteristic transmission lineimpedance seen intoanycutpoint intheunloaded\nmultipoint ormultidrop busisdefined by√L/C, where Listheinductance perunitlength andCisthecapacitance\nperunit length. Ascapacitance isadded tothebus intheform ofdevices and interconnections, thebus\ncharacteristic impedance islowered. This may result insignal reflections from theimpedance mismatch between\ntheunloaded andloaded segments ofthebus.\nIfthenumber ofloads isconstant and canbedistributed evenly along theline, reflections canbereduced by\nchanging thebustermination resistors tomatch theloaded characteristic impedance. Normally, thenumber of\nloads arenotconstant ordistributed evenly and thereflections resulting from any mismatching should be\naccounted forinthenoise budget.\n11.2.2.3 Application Curve\nFigure 22.Typical Driver Output EyePattern inMultidrop System\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\n12Power Supply Recommendations\nThe LVDS driver and receivers inthisdata sheet aredesigned tooperate from asingle power supply. Both\ndrivers andreceivers operate with supply voltages intherange of2.4Vto3.6V.Inatypical application, adriver\nand areceiver may beonseparate boards, oreven separate equipment. Inthese cases, separate supplies\nwould beused ateach location. The expected ground potential difference between thedriver power supply and\nthereceiver power supply would beless than |±1V|.Board-level and local device-level bypass capacitance\nshould beused andarecovered inDriver Bypass Capacitance .\n13Layout\n13.1 Layout Guidelines\n13.1.1 Microstrip vsStripline Topologies\nAsperSLLD009 ,printed-circuit boards usually offer designers two transmission line options: Microstrip and\nstripline. Microstrips aretraces ontheouter layer ofaPCB, asshown inFigure 23.\nFigure 23.Microstrip Topology\nOntheother hand, striplines aretraces between twoground planes. Striplines areless prone toemissions and\nsusceptibility problems because thereference planes effectively shield theembedded traces. However, from the\nstandpoint ofhigh-speed transmission, juxtaposing twoplanes creates additional capacitance. TIrecommends\nrouting LVDS signals onmicrostrip transmission lines, ifpossible. The PCB traces allow designers tospecify the\nnecessary tolerances forZObased ontheoverall noise budget and reflection allowances. Footnotes 1(1),2(2),\nand3(3)provide formulas forZOandtPDfordifferential andsingle-ended traces.(1)(2)(3)\nFigure 24.Stripline Topology\n13.1.2 Dielectric Type andBoard Construction\nThespeeds atwhich signals travel across theboard dictates thechoice ofdielectric. FR-4, orequivalent, usually\nprovides adequate performance forusewith LVDS signals. Ifriseorfalltimes ofTTL/CMOS signals areless\nthan 500ps,empirical results indicate thatamaterial with adielectric constant near 3.4,such asRogers ™4350\norNelco N4000-13 isbetter suited. Once thedesigner chooses thedielectric, there areseveral parameters\npertaining totheboard construction thatcanaffect performance. The following setofguidelines were developed\nexperimentally through several designs involving LVDS devices:\n•Copper weight: 15gor1/2ozstart, plated to30gor1oz\n•Allexposed circuitry should besolder-plated (60/40) to7.62μmor0.0003 in(minimum).\n•Copper plating should be25.4μmor0.001 in(minimum) inplated-through-holes.\n•Solder mask over bare copper with solder hot-air leveling\n(1) Howard Johnson &Martin Graham.1993. High Speed Digital Design –AHandbook ofBlack Magic. Prentice HallPRT. ISBN number\n013395724.\n(2) Mark I.Montrose. 1996. Printed Circuit Board Design Techniques forEMC Compliance. IEEE Press. ISBN number 0780311310.\n(3) Clyde F.Coombs, Jr.Ed,Printed Circuits Handbook, McGraw Hill,ISBN number 0070127549.\n22 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nt\x032 WWW\nWMinimum spacing as\ndefined by PCB vendorLVDS\nPair\nTTL/CMOS\nTraceDifferential Traces\nSingle-Ended TracesS = \nLayer 4: Routed Plane (TTL Signals)Layer 3: Power PlaneLayer 2: Ground PlaneLayer 1: Routed Plane (LVDS Signals)\nLayer 4: Ground Plane\nLayer 5: Ground Plane\nLayer 4: Routed Plane (TTL/CMOS Signals)Layer 3: Power PlaneLayer 2: Ground PlaneLayer 1: Routed Plane (LVDS Signals)\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\nLayout Guidelines (continued)\n13.1.3 Recommended Stack Layout\nFollowing thechoice ofdielectrics and design specifications, youshould decide how many levels touseinthe\nstack. Toreduce theTTL/CMOS toLVDS crosstalk, itisagood practice tohave atleast twoseparate signal\nplanes asshown inFigure 25.\nFigure 25.Four-Layer PCB Board\nNOTE\nThe separation between layers 2and 3should be127μm(0.005 in).Bykeeping the\npower andground planes tightly coupled, theincreased capacitance acts asabypass for\ntransients.\nOne ofthemost common stack configurations isthesix-layer board, asshown inFigure 26.\nFigure 26.Six-Layer PCB Board\nInthisparticular configuration, itispossible toisolate each signal layer from thepower plane byatleast one\nground plane. The result isimproved signal integrity; however, fabrication ismore expensive. Using the6-layer\nboard ispreferable, because itoffers thelayout designer more flexibility invarying thedistance between signal\nlayers andreferenced planes, inaddition toensuring reference toaground plane forsignal layers 1and6.\n13.1.4 Separation Between Traces\nThe separation between traces depends onseveral factors; however, theamount ofcoupling that can be\ntolerated usually dictates theactual separation. Low-noise coupling requires close coupling between the\ndifferential pairofanLVDS linktobenefit from theelectromagnetic field cancellation. Thetraces should be100-Ω\ndifferential and thus coupled inthemanner that best fitsthisrequirement. Inaddition, differential pairs should\nhave thesame electrical length toensure thatthey arebalanced, thus minimizing problems with skew andsignal\nreflection.\nInthecase oftwoadjacent single-ended traces, oneshould usethe3-W rule, which stipulates thatthedistance\nbetween two traces should begreater than two times thewidth ofasingle trace, orthree times itswidth\nmeasured from trace center totrace center. This increased separation effectively reduces thepotential for\ncrosstalk. The same ruleshould beapplied totheseparation between adjacent LVDS differential pairs, whether\nthetraces areedge-coupled orbroad-side-coupled.\nFigure 27.3-WRule forSingle-Ended andDifferential Traces (Top View)\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSignal Trace\nUninterrupted Ground Plane\nSignal Trace\nUninterrupted Ground PlaneSignal Via\nGround Via\nLayer 6Layer 1\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\nLayout Guidelines (continued)\nYou should exercise caution when using autorouters, because they donotalways account forallfactors affecting\ncrosstalk and signal reflection. Forinstance, itisbest toavoid sharp 90°turns toprevent discontinuities inthe\nsignal path. Using successive 45°turns tends tominimize reflections.\n13.1.5 Crosstalk andGround Bounce Minimization\nToreduce crosstalk, itisimportant toprovide areturn path tohigh-frequency currents thatisasclose aspossible\ntoitsoriginating trace. Aground plane usually achieves this. Because thereturning currents always choose the\npath oflowest inductance, they aremost likely toreturn directly under theoriginal trace, thus minimizing\ncrosstalk. Lowering thearea ofthecurrent loop lowers thepotential forcrosstalk. Traces kept asshort as\npossible with anuninterrupted ground plane running beneath them emit theminimum amount ofelectromagnetic\nfield strength. Discontinuities intheground plane increase thereturn path inductance andshould beavoided.\n13.2 Layout Example\nAtleast twoorthree times thewidth ofanindividual trace should separate single-ended traces and differential\npairs tominimize thepotential forcrosstalk. Single-ended traces thatruninparallel forless than thewavelength\noftherise orfalltimes usually have negligible crosstalk. Increase thespacing between signal paths forlong\nparallel runs toreduce crosstalk. Boards with limited realestate canbenefit from thestaggered trace layout, as\nshown inFigure 28.\nFigure 28.Staggered Trace Layout\nThis configuration lays outalternating signal traces ondifferent layers; thus, thehorizontal separation between\ntraces canbeless than 2or3times thewidth ofindividual traces. Toensure continuity intheground signal path,\nTIrecommends having anadjacent ground viaforevery signal via,asshown inFigure 29.Note thatvias create\nadditional capacitance. Forexample, atypical viahasalumped capacitance effect of1/2pFto1pFinFR4.\nFigure 29.Ground ViaLocation (Side View)\nShort and low-impedance connection ofthedevice ground pins tothePCB ground plane reduces ground\nbounce. Holes and cutouts intheground planes can adversely affect current return paths ifthey create\ndiscontinuities thatincrease returning current loop areas.\nTominimize EMI problems, TIrecommends avoiding discontinuities below atrace (forexample, holes, slits, and\nsoon)and keeping traces asshort aspossible. Zoning theboard wisely byplacing allsimilar functions inthe\nsame area, asopposed tomixing them together, helps reduce susceptibility issues.\n24 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nwww.ti.com SLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016\n14Device andDocumentation Support\n14.1 Device Support\n14.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n14.1.2 Other LVDS Products\nFor other products and application notes intheLVDS and LVDM product families visit ourWeb site at\nhttp://www.ti.com/sc/datatran .\n14.2 Documentation Support\n14.2.1 Related Information\nIBIS modeling isavailable forthisdevice. Contact thelocal TIsales office ortheTIWeb siteatwww.ti.com for\nmore information.\nFormore application guidelines, seethefollowing documents:\n•Low-Voltage Differential Signaling Design Notes (SLLA014 )\n•Interface Circuits forTIA/EIA-644 (LVDS) (SLLA038 )\n•Reducing EMIWith LVDS (SLLA030 )\n•Slew Rate Control ofLVDS Circuits (SLLA034 )\n•Using anLVDS Receiver With RS-422 Data (SLLA031 )\n•Evaluating theLVDS EVM (SLLA033 )\n14.3 Related Links\nTable 3lists quick access links. Categories include technical documents, support and community resources,\ntools andsoftware, andquick access tosample orbuy.\nTable 3.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nSN65LVDS387 Click here Click here Click here Click here Click here\nSN75LVDS387 Click here Click here Click here Click here Click here\nSN65LVDS389 Click here Click here Click here Click here Click here\nSN75LVDS389 Click here Click here Click here Click here Click here\nSN65LVDS391 Click here Click here Click here Click here Click here\nSN75LVDS391 Click here Click here Click here Click here Click here\n14.4 Trademarks\nRogers isatrademark ofRogers Corporation.\nAllother trademarks aretheproperty oftheir respective owners.\n14.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\nCopyright ©1999 –2016, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nSN65LVDS387 ,SN75LVDS387 ,SN65LVDS389\nSN75LVDS389 ,SN65LVDS391 ,SN75LVDS391\nSLLS362G –SEPTEMBER 1999 –REVISED JANUARY 2016 www.ti.com\n14.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n15Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n26 Submit Documentation Feedback Copyright ©1999 –2016, Texas Instruments Incorporated\nProduct Folder Links: SN65LVDS387 SN75LVDS387 SN65LVDS389 SN75LVDS389 SN65LVDS391 SN75LVDS391\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN65LVDS387DGG ACTIVE TSSOP DGG 6425RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 LVDS387Samples\nSN65LVDS387DGGG4 ACTIVE TSSOP DGG 6425RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 LVDS387Samples\nSN65LVDS387DGGR ACTIVE TSSOP DGG 642000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 LVDS387Samples\nSN65LVDS389DBT ACTIVE TSSOP DBT 3850RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 LVDS389Samples\nSN65LVDS389DBTG4 ACTIVE TSSOP DBT 3850RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 LVDS389Samples\nSN65LVDS389DBTR ACTIVE TSSOP DBT 382000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 LVDS389Samples\nSN65LVDS391D ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS391Samples\nSN65LVDS391DG4 ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS391Samples\nSN65LVDS391DR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS391Samples\nSN65LVDS391DRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS391Samples\nSN65LVDS391PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS391Samples\nSN65LVDS391PWG4 ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS391Samples\nSN65LVDS391PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 LVDS391Samples\nSN75LVDS387DGG ACTIVE TSSOP DGG 6425RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 75LVDS387Samples\nSN75LVDS387DGGR ACTIVE TSSOP DGG 642000RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 75LVDS387Samples\nSN75LVDS387DGGRG4 ACTIVE TSSOP DGG 642000RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 75LVDS387Samples\nSN75LVDS389DBT ACTIVE TSSOP DBT 3850RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 75LVDS389Samples\nSN75LVDS389DBTR ACTIVE TSSOP DBT 382000RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 75LVDS389Samples\nSN75LVDS389DBTRG4 ACTIVE TSSOP DBT 382000RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 75LVDS389Samples\nSN75LVDS391D ACTIVE SOIC D1640RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 75LVDS391Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN75LVDS391DR ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 75LVDS391Samples\nSN75LVDS391PW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 DS391Samples\nSN75LVDS391PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 DS391Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN65LVDS387DGGR TSSOP DGG 642000 330.0 24.4 8.417.31.712.024.0 Q1\nSN65LVDS389DBTR TSSOP DBT382000 330.0 16.4 6.910.21.812.016.0 Q1\nSN65LVDS391DR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN65LVDS391PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nSN75LVDS387DGGR TSSOP DGG 642000 330.0 24.4 8.417.31.712.024.0 Q1\nSN75LVDS389DBTR TSSOP DBT382000 330.0 16.4 6.910.21.812.016.0 Q1\nSN75LVDS391DR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN75LVDS391PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN65LVDS387DGGR TSSOP DGG 642000 367.0 367.0 45.0\nSN65LVDS389DBTR TSSOP DBT 382000 350.0 350.0 43.0\nSN65LVDS391DR SOIC D 162500 350.0 350.0 43.0\nSN65LVDS391PWR TSSOP PW 162000 350.0 350.0 43.0\nSN75LVDS387DGGR TSSOP DGG 642000 367.0 367.0 45.0\nSN75LVDS389DBTR TSSOP DBT 382000 350.0 350.0 43.0\nSN75LVDS391DR SOIC D 162500 350.0 350.0 43.0\nSN75LVDS391PWR TSSOP PW 162000 350.0 350.0 43.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nSN65LVDS387DGG DGG TSSOP 64 25 530 11.89 3600 4.9\nSN65LVDS387DGGG4 DGG TSSOP 64 25 530 11.89 3600 4.9\nSN65LVDS389DBT DBT TSSOP 38 50 530 10.2 3600 3.5\nSN65LVDS389DBTG4 DBT TSSOP 38 50 530 10.2 3600 3.5\nSN65LVDS391D D SOIC 16 40 505.46 6.76 3810 4\nSN65LVDS391DG4 D SOIC 16 40 505.46 6.76 3810 4\nSN65LVDS391PW PW TSSOP 16 90 530 10.2 3600 3.5\nSN65LVDS391PWG4 PW TSSOP 16 90 530 10.2 3600 3.5\nSN75LVDS387DGG DGG TSSOP 64 25 530 11.89 3600 4.9\nSN75LVDS389DBT DBT TSSOP 38 50 530 10.2 3600 3.5\nSN75LVDS391D D SOIC 16 40 505.46 6.76 3810 4\nSN75LVDS391PW PW TSSOP 16 90 530 10.2 3600 3.5\nPack Materials-Page 3\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nwww.ti.comPACKAGE OUTLINE\nC\n38 X 0.5\n2X\n9\n38 X 0.23\n0.17\n1.2 MAX\n0.15\n0.050.25\nGAGE PLANE\n-80B4.45\n4.35\nNOTE 4A\n9.75\n9.65\nNOTE 3\n0.75\n0.50(0.15) TYPTSSOP - 1.2 mm max height DBT0038A\nSMALL OUTLINE PACKAGE\n1\n192038\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES: \n \n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\n    per ASME Y14.5M. \n2. This drawing is subject to change without notice. \n3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not\n    exceed 0.15 mm per side. \n4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.\n5. Reference JEDEC registration MO-153.\n SEATING\nPLANEA  20DETAIL A\nTYPICALSCALE  2.000\n4220221/A   05/20206.55\n6.25 TYP\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MIN\nALL AROUND38 X (1.5)\n38 X (0.3)\n38 X (0.5)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height DBT0038A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n \n6. Publication IPC-7351 may have alternate designs. \n7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n19 2038\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASK\nOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\n4220221/A   05/2020\nwww.ti.comEXAMPLE STENCIL DESIGN\n38 X (1.5)\n38 X (0.3)\n38 X (0.5)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height DBT0038A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n \n8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\n    design recommendations.   \n9. Board assembly site may have different recommendations for stencil design.\n SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n19 2038\n4220221/A   05/2020\n MECHANICAL DATA\n \n \nMTSS003D – JANUARY 1995 – REVISED JANUARY 1998\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265DGG (R-PDSO-G**)      PLASTIC SMALL-OUTLINE PACKAGE\n4040078/F 12/9748 PINS SHOWN\n0,250,15 NOM\nGage Plane6,006,208,30\n7,90\n0,75\n0,50\nSeating Plane250,27\n0,17\n24\nA48\n1\n1,20 MAXM0,08\n0,100,50\n0°–8°\n56\n14,10\n13,9048DIM\nA  MAX\nA  MINPINS **\n12,4012,6064\n17,10\n16,900,15\n0,05\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Body dimensions do not include mold protrusion not to exceed 0,15.\nD. Falls within JEDEC MO-153\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN65LVDS387DGGR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 3.0V to 3.6V
- **Current Ratings**: 
  - Supply Current (ICC): 0.5 mA (typical) to 1.5 mA (maximum) when enabled.
- **Power Consumption**: 
  - Total Power Dissipation: 35 mW at 200 MHz.
- **Operating Temperature Range**: 
  - -40°C to 85°C.
- **Package Type**: 
  - TSSOP (64 pins).
- **Special Features**: 
  - High-speed differential line driver with signaling rates up to 630 Mbps.
  - Low output voltage swing (typical 340 mV).
  - High-impedance output when disabled.
  - ESD protection exceeds 15 kV.
- **Moisture Sensitive Level (MSL)**: 
  - Level 2, according to JEDEC J-STD-020E.

#### Description:
The **SN65LVDS387** is a high-speed differential line driver designed for low-voltage differential signaling (LVDS). It is part of a family of drivers that implement the electrical characteristics of LVDS, which allows for lower power consumption and reduced electromagnetic interference (EMI) compared to traditional signaling methods. The device is capable of driving multiple channels (16 in this case) and is optimized for point-to-point and multidrop communication applications.

#### Typical Applications:
- **Wireless Infrastructure**: Used in base stations and other wireless communication equipment.
- **Telecom Infrastructure**: Ideal for data transmission in telecom systems.
- **Printers**: Employed in high-speed data transfer between components in printers.
- **Data Communication**: Suitable for applications requiring high-speed data transfer over controlled impedance media, such as printed circuit boards (PCBs) or twisted pair cables.

The SN65LVDS387 is particularly useful in environments where signal integrity is critical, and it supports high data rates while maintaining low power consumption and minimizing EMI.