0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sim_1/new/tb.v,1726274348,verilog,,,,tb,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v,1725858171,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v,,data_ram,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/ip/inst_rom_1/sim/inst_rom.v,1726287950,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/adder.v,,inst_rom,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/adder.v,1725857677,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/alu.v,,adder,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/alu.v,1725857669,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/decode.v,,alu,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/decode.v,1725859007,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/exe.v,,decode,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/exe.v,1725857662,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/fetch.v,,exe,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/fetch.v,1725857911,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/mem.v,,fetch,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/mem.v,1725857651,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/multi_cycle_cpu.v,,mem,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/multi_cycle_cpu.v,1726290929,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/regfile.v,,multi_cycle_cpu,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/multi_cycle_cpu_display.v,1725857674,verilog,,,,multi_cycle_cpu_display,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/regfile.v,1725857660,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/wb.v,,regfile,,,,,,,,
D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sources_1/new/wb.v,1725857969,verilog,,D:/Code/Verilog/7_multi_cycle_cpu/7_multi_cycle_cpu.srcs/sim_1/new/tb.v,,wb,,,,,,,,
