
---------- Begin Simulation Statistics ----------
final_tick                                51448617500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78013                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717480                       # Number of bytes of host memory used
host_op_rate                                   129516                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1281.84                       # Real time elapsed on the host
host_tick_rate                               40136513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051449                       # Number of seconds simulated
sim_ticks                                 51448617500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33772856                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73528916                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.028972                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.028972                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47837773                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29607671                       # number of floating regfile writes
system.cpu.idleCycles                          194798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31192                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5902281                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.893752                       # Inst execution rate
system.cpu.iew.exec_refs                     54939450                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16877299                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18840916                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38166608                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                274                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1194                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17531934                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196308710                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38062151                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            129098                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194861888                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  43266                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3126670                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 308343                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3144735                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            548                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10794                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          20398                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257574446                       # num instructions consuming a value
system.cpu.iew.wb_count                     191367105                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570736                       # average fanout of values written-back
system.cpu.iew.wb_producers                 147007002                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.859789                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194640924                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321221407                       # number of integer regfile reads
system.cpu.int_regfile_writes               144603650                       # number of integer regfile writes
system.cpu.ipc                               0.971843                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.971843                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4181312      2.14%      2.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111690562     57.28%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6314232      3.24%     62.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101470      0.05%     62.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448563      0.74%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3076      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2862718      1.47%     64.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7679      0.00%     64.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869755      1.47%     66.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2072      0.00%     66.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781120      2.45%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386462      1.22%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              18      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347071      1.72%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26469656     13.57%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10644281      5.46%     90.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11642076      5.97%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6238514      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              194990989                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39375909                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76886248                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37134789                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           49854624                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3694554                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018947                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  588624     15.93%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    112      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     41      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    19      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   40      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 418689     11.33%     27.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                805378     21.80%     49.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1634248     44.23%     93.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           247375      6.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155128322                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419511579                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154232316                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         176743799                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196246723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 194990989                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               61987                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30289177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18860                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          56598                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6174195                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102702438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.898601                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.144357                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44000791     42.84%     42.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9780169      9.52%     52.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13190650     12.84%     65.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11658648     11.35%     76.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10127997      9.86%     86.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6045813      5.89%     92.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3710121      3.61%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2654195      2.58%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1534054      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102702438                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.895007                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1989211                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1406467                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38166608                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17531934                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70508562                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        102897236                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       378968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       425435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       851899                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1222                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6481012                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4665022                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             29411                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3425591                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3414143                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.665809                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  611843                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          593328                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             582612                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10716                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1587                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24763672                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             28289                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99422294                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.669841                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.563898                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50052832     50.34%     50.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19840598     19.96%     70.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8533426      8.58%     78.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3214130      3.23%     82.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3191999      3.21%     85.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1817543      1.83%     87.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1191956      1.20%     88.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2176312      2.19%     90.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9403498      9.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99422294                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9403498                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42512911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42512911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43852396                       # number of overall hits
system.cpu.dcache.overall_hits::total        43852396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       529441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         529441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       683721                       # number of overall misses
system.cpu.dcache.overall_misses::total        683721                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34395468444                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34395468444                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34395468444                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34395468444                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43042352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43042352                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44536117                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44536117                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012300                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012300                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015352                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64965.630626                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64965.630626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50306.292251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50306.292251                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       497577                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8585                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.958882                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172403                       # number of writebacks
system.cpu.dcache.writebacks::total            172403                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       163674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       163674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       163674                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       163674                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       365767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       365767                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       422689                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24251760444                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24251760444                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28539913444                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28539913444                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009491                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009491                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66303.850386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66303.850386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67519.886829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67519.886829                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422175                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34157471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34157471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       361597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        361597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22080619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22080619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34519068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34519068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010475                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010475                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61064.166738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61064.166738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       163665                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       163665                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       197932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12105055000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12105055000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61157.645050                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61157.645050                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12314848944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12314848944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73370.802316                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73370.802316                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12146705444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12146705444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72372.898645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72372.898645                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1339485                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1339485                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       154280                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       154280                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1493765                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1493765                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.103283                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.103283                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4288153000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4288153000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038106                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038106                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75333.842802                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75333.842802                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.690753                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44275086                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422687                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.746742                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.690753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999396                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999396                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89494921                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89494921                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7766442                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68933844                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11044342                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14649467                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 308343                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3086575                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1875                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              198892481                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8950                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38008689                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16877391                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5657                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        188559                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12978202                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118401878                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6481012                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4608598                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89407431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  620358                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  783                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5808                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12685733                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 10492                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102702438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.041830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.207677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67999405     66.21%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2007458      1.95%     68.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3583832      3.49%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2560714      2.49%     74.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2038511      1.98%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2085462      2.03%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1368459      1.33%     79.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2417187      2.35%     81.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18641410     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102702438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062985                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.150681                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12681060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12681060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12681060                       # number of overall hits
system.cpu.icache.overall_hits::total        12681060                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4673                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4673                       # number of overall misses
system.cpu.icache.overall_misses::total          4673                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    274637500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    274637500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    274637500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    274637500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12685733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12685733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12685733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12685733                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000368                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58771.132035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58771.132035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58771.132035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58771.132035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          694                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3260                       # number of writebacks
system.cpu.icache.writebacks::total              3260                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          899                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          899                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          899                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          899                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3774                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3774                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3774                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3774                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    223291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    223291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    223291000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    223291000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59165.606783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59165.606783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59165.606783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59165.606783                       # average overall mshr miss latency
system.cpu.icache.replacements                   3260                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12681060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12681060                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4673                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    274637500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    274637500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12685733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12685733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58771.132035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58771.132035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          899                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          899                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    223291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    223291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59165.606783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59165.606783                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.372003                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12684834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3361.111288                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.372003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25375240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25375240                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12686578                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1106                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1975624                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7425660                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  378                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 548                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9008729                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                19493                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   7788                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51448617500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 308343                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12490872                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25449168                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3021                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20743975                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43707059                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              196948244                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12612                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21846912                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1535791                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               17167471                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           249704109                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   479728230                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                325195901                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48486071                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 24588120                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      43                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66276827                       # count of insts added to the skid buffer
system.cpu.rob.reads                        277167708                       # The number of ROB reads
system.cpu.rob.writes                       384846871                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37879                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38780                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 901                       # number of overall hits
system.l2.overall_hits::.cpu.data               37879                       # number of overall hits
system.l2.overall_hits::total                   38780                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384809                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387679                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2870                       # number of overall misses
system.l2.overall_misses::.cpu.data            384809                       # number of overall misses
system.l2.overall_misses::total                387679                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    207888000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27484942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27692830000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    207888000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27484942000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27692830000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           422688                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               426459                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          422688                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              426459                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.761071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909065                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.761071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909065                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72434.843206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71424.893908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71432.370595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72434.843206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71424.893908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71432.370595                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387679                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387679                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    178569750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23550946250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23729516000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    178569750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23550946250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23729516000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.761071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.910385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909065                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.761071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.910385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909065                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62219.425087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61201.651339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61209.185950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62219.425087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61201.651339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61209.185950                       # average overall mshr miss latency
system.l2.replacements                         380150                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172403                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172403                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3255                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3255                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3255                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3255                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165668                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11854476000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11854476000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71555.617259                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71555.617259                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10160507500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10160507500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61330.537581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61330.537581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    207888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    207888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.761071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.761071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72434.843206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72434.843206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    178569750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    178569750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.761071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.761071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62219.425087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62219.425087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15630466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15630466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       254854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        254854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.859869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71326.068604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71326.068604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13390438750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13390438750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.859869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61104.214866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61104.214866                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.537591                       # Cycle average of tags in use
system.l2.tags.total_refs                      851849                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388342                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.193554                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.363416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.413288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8039.760886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992375                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2901                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7203430                       # Number of tag accesses
system.l2.tags.data_accesses                  7203430                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003993784500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9925                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9925                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              940851                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156022                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387678                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  350765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.007053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.532679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    232.254557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9890     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           17      0.17%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9925                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6586     66.36%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              138      1.39%     67.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2903     29.25%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              227      2.29%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      0.54%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9925                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24811392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    482.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51448528500                       # Total gap between requests
system.mem_ctrls.avgGap                      92962.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       183680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24627264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3570163.960188045632                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 478676885.729728281498                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 206163907.125395536423                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2870                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384808                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     83855000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10852159750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1231819711000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29217.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28201.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7431568.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       183680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24627712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24811392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       183680                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       183680                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2870                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387678                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3570164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    478685593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        482255757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3570164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3570164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    206192518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       206192518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    206192518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3570164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    478685593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       688448276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387671                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165732                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3667183500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10936014750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9459.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28209.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326507                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139026                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   403.079669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   252.657293                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.912938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22695     25.83%     25.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17356     19.75%     45.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9018     10.26%     55.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9014     10.26%     66.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5480      6.24%     72.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3621      4.12%     76.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4611      5.25%     81.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3811      4.34%     86.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12258     13.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24810944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              482.247050                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              206.163907                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       311775240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165701085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390372200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429788700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4060926480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19140352620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3638077440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29136993765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.331909                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9217102750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1717820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40513694750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       315616560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167742795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377598740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435332340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4060926480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18985378170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3768582240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29111177325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.830118                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9552203500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1717820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40178594000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222010                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213211                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165668                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222010                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154323                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154323                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154323                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35419712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35419712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35419712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387679                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387679    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387679                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357416250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484597500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            258627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3260                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464167                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3774                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       254854                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10805                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1267554                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1278359                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       449984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38085760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38535744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380153                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806614                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001535                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039147                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805376     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1238      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806614                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51448617500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          601612500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5662996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         634032498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
