{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 20:53:57 2017 " "Info: Processing started: Sun Nov 05 20:53:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yingtuo -c yingtuo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yingtuo -c yingtuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yingtuo.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file yingtuo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yingtuo " "Info: Found entity 1: yingtuo" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caidan1103.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file caidan1103.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caidan1103-behavioral " "Info: Found design unit 1: caidan1103-behavioral" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 caidan1103 " "Info: Found entity 1: caidan1103" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Info: Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "E:/ddl-vhdl/yingtuo/control.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "E:/ddl-vhdl/yingtuo/control.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daojishi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file daojishi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 daojishi-counter_1 " "Info: Found design unit 1: daojishi-counter_1" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 daojishi " "Info: Found entity 1: daojishi" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defenjishu1103.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file defenjishu1103.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 defenjishu1103-behavior " "Info: Found design unit 1: defenjishu1103-behavior" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 defenjishu1103 " "Info: Found entity 1: defenjishu1103" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jianpan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jianpan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jianpan-behavior " "Info: Found design unit 1: jianpan-behavior" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jianpan " "Info: Found entity 1: jianpan" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jifenqi1103.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jifenqi1103.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jifenqi1103-behavior " "Info: Found design unit 1: jifenqi1103-behavior" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jifenqi1103 " "Info: Found entity 1: jifenqi1103" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jifenxianshi1105.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jifenxianshi1105.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jifenxianshi1105-behavior " "Info: Found design unit 1: jifenxianshi1105-behavior" {  } { { "jifenxianshi1105.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenxianshi1105.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jifenxianshi1105 " "Info: Found entity 1: jifenxianshi1105" {  } { { "jifenxianshi1105.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenxianshi1105.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shumaguan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shumaguan-behavior " "Info: Found design unit 1: shumaguan-behavior" {  } { { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Info: Found entity 1: shumaguan" {  } { { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file testcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcounter-counter_1 " "Info: Found design unit 1: testcounter-counter_1" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testcounter " "Info: Found entity 1: testcounter" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdianzhen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file testdianzhen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testdianzhen-behavior " "Info: Found design unit 1: testdianzhen-behavior" {  } { { "testdianzhen.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testdianzhen.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testdianzhen " "Info: Found entity 1: testdianzhen" {  } { { "testdianzhen.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testdianzhen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaodou.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaodou.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xiaodou-behavior " "Info: Found design unit 1: xiaodou-behavior" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xiaodou " "Info: Found entity 1: xiaodou" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "yingtuo " "Info: Elaborating entity \"yingtuo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "xiaodou inst10 " "Warning: Block or symbol \"xiaodou\" of instance \"inst10\" overlaps another block or symbol" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 592 304 544 688 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jianpan jianpan:inst9 " "Info: Elaborating entity \"jianpan\" for hierarchy \"jianpan:inst9\"" {  } { { "yingtuo.bdf" "inst9" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 592 -8 216 688 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_input jianpan.vhd(42) " "Warning (10492): VHDL Process Statement warning at jianpan.vhd(42): signal \"row_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_input jianpan.vhd(43) " "Warning (10492): VHDL Process Statement warning at jianpan.vhd(43): signal \"row_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_input jianpan.vhd(44) " "Warning (10492): VHDL Process Statement warning at jianpan.vhd(44): signal \"row_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_input jianpan.vhd(45) " "Warning (10492): VHDL Process Statement warning at jianpan.vhd(45): signal \"row_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_output jianpan.vhd(39) " "Warning (10631): VHDL Process Statement warning at jianpan.vhd(39): inferring latch(es) for signal or variable \"row_output\", which holds its previous value in one or more paths through the process" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "column_output jianpan.vhd(39) " "Warning (10631): VHDL Process Statement warning at jianpan.vhd(39): inferring latch(es) for signal or variable \"column_output\", which holds its previous value in one or more paths through the process" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_output\[0\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"column_output\[0\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_output\[1\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"column_output\[1\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_output\[2\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"column_output\[2\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_output\[3\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"column_output\[3\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_output\[0\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"row_output\[0\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_output\[1\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"row_output\[1\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_output\[2\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"row_output\[2\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_output\[3\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"row_output\[3\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testcounter testcounter:inst " "Info: Elaborating entity \"testcounter\" for hierarchy \"testcounter:inst\"" {  } { { "yingtuo.bdf" "inst" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 184 16 112 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testdianzhen testdianzhen:inst8 " "Info: Elaborating entity \"testdianzhen\" for hierarchy \"testdianzhen:inst8\"" {  } { { "yingtuo.bdf" "inst8" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 456 928 1176 616 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst6 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst6\"" {  } { { "yingtuo.bdf" "inst6" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 168 392 632 296 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state control.vhd(27) " "Warning (10492): VHDL Process Statement warning at control.vhd(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "E:/ddl-vhdl/yingtuo/control.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "daojishi daojishi:inst1 " "Info: Elaborating entity \"daojishi\" for hierarchy \"daojishi:inst1\"" {  } { { "yingtuo.bdf" "inst1" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 32 648 824 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(21) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(21): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(25) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(25): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(41) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(41): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(44) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(44): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(69) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(69): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nixie_1 daojishi.vhd(38) " "Warning (10631): VHDL Process Statement warning at daojishi.vhd(38): inferring latch(es) for signal or variable \"nixie_1\", which holds its previous value in one or more paths through the process" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nixie_2 daojishi.vhd(38) " "Warning (10631): VHDL Process Statement warning at daojishi.vhd(38): inferring latch(es) for signal or variable \"nixie_2\", which holds its previous value in one or more paths through the process" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[0\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[0\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[1\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[1\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[2\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[2\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[3\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[3\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[4\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[4\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[5\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[5\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[6\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[6\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[7\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[7\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[0\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[0\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[1\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[1\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[2\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[2\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[3\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[3\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[4\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[4\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[5\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[5\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[6\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[6\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[7\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[7\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defenjishu1103 defenjishu1103:inst3 " "Info: Elaborating entity \"defenjishu1103\" for hierarchy \"defenjishu1103:inst3\"" {  } { { "yingtuo.bdf" "inst3" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 320 584 776 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_state defenjishu1103.vhd(17) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(17): signal \"p_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_state defenjishu1103.vhd(18) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(18): signal \"p_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "point defenjishu1103.vhd(19) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(19): signal \"point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_state defenjishu1103.vhd(29) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(29): signal \"p_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gameover defenjishu1103.vhd(15) " "Warning (10631): VHDL Process Statement warning at defenjishu1103.vhd(15): inferring latch(es) for signal or variable \"gameover\", which holds its previous value in one or more paths through the process" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color_flag defenjishu1103.vhd(35) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(35): signal \"color_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameover defenjishu1103.vhd(15) " "Info (10041): Inferred latch for \"gameover\" at defenjishu1103.vhd(15)" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jifenqi1103 jifenqi1103:inst2 " "Info: Elaborating entity \"jifenqi1103\" for hierarchy \"jifenqi1103:inst2\"" {  } { { "yingtuo.bdf" "inst2" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 560 640 800 688 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comin_row jifenqi1103.vhd(34) " "Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(34): signal \"comin_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comin_column jifenqi1103.vhd(34) " "Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(34): signal \"comin_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comin_row jifenqi1103.vhd(36) " "Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(36): signal \"comin_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comin_column jifenqi1103.vhd(36) " "Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(36): signal \"comin_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xiaodou xiaodou:inst10 " "Info: Elaborating entity \"xiaodou\" for hierarchy \"xiaodou:inst10\"" {  } { { "yingtuo.bdf" "inst10" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 592 304 544 688 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caidan1103 caidan1103:inst7 " "Info: Elaborating entity \"caidan1103\" for hierarchy \"caidan1103:inst7\"" {  } { { "yingtuo.bdf" "inst7" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 472 296 496 568 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_out caidan1103.vhd(21) " "Warning (10492): VHDL Process Statement warning at caidan1103.vhd(21): signal \"row_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column_out caidan1103.vhd(28) " "Warning (10492): VHDL Process Statement warning at caidan1103.vhd(28): signal \"column_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shumaguan shumaguan:inst5 " "Info: Elaborating entity \"shumaguan\" for hierarchy \"shumaguan:inst5\"" {  } { { "yingtuo.bdf" "inst5" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 72 976 1256 232 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jifenxianshi1105 jifenxianshi1105:inst4 " "Info: Elaborating entity \"jifenxianshi1105\" for hierarchy \"jifenxianshi1105:inst4\"" {  } { { "yingtuo.bdf" "inst4" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 336 896 1080 432 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux8 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux8" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux9 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux9" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux10 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux10" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux11 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux11" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux12 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux12" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux13 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux13" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux14 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux14" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux15 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux15" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux0 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux0" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux1 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux1" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux2 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux2" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux3 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux3" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux4 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux4" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux5 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux5" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux6 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux6" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "jifenqi1103:inst2\|Mux7 " "Warning: Found clock multiplexer jifenqi1103:inst2\|Mux7" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "daojishi:inst1\|nixie_1\[0\] daojishi:inst1\|nixie_1\[3\] " "Info: Duplicate LATCH primitive \"daojishi:inst1\|nixie_1\[0\]\" merged with LATCH primitive \"daojishi:inst1\|nixie_1\[3\]\"" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "defenjishu1103:inst3\|gameover " "Warning: Latch defenjishu1103:inst3\|gameover has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst6\|process_0~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst6\|process_0~0" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "NIXIE\[7\] GND " "Warning (13410): Pin \"NIXIE\[7\]\" is stuck at GND" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "testcounter:inst\|counter_2hz\[3\] " "Info: Register \"testcounter:inst\|counter_2hz\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "testcounter:inst\|counter_2hz\[2\] " "Info: Register \"testcounter:inst\|counter_2hz\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "testcounter:inst\|counter_2hz\[1\] " "Info: Register \"testcounter:inst\|counter_2hz\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "testcounter:inst\|counter_2hz\[0\] " "Info: Register \"testcounter:inst\|counter_2hz\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BEGIN_BTN7 " "Warning (15610): No output dependent on input pin \"BEGIN_BTN7\"" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 240 208 376 256 "BEGIN_BTN7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "482 " "Info: Implemented 482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Info: Implemented 44 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "431 " "Info: Implemented 431 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 20:54:01 2017 " "Info: Processing ended: Sun Nov 05 20:54:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 20:54:02 2017 " "Info: Processing started: Sun Nov 05 20:54:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "yingtuo EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"yingtuo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "Warning: No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN\[3\] " "Info: Pin COLUMN\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN[3] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 616 216 392 632 "COLUMN\[3..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN\[2\] " "Info: Pin COLUMN\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN[2] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 616 216 392 632 "COLUMN\[3..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN\[1\] " "Info: Pin COLUMN\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN[1] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 616 216 392 632 "COLUMN\[3..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN\[0\] " "Info: Pin COLUMN\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN[0] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 616 216 392 632 "COLUMN\[3..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_GREEN\[7\] " "Info: Pin COLUMN_GREEN\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_GREEN[7] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 496 1176 1389 512 "COLUMN_GREEN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_GREEN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_GREEN\[6\] " "Info: Pin COLUMN_GREEN\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_GREEN[6] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 496 1176 1389 512 "COLUMN_GREEN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_GREEN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_GREEN\[5\] " "Info: Pin COLUMN_GREEN\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_GREEN[5] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 496 1176 1389 512 "COLUMN_GREEN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_GREEN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_GREEN\[4\] " "Info: Pin COLUMN_GREEN\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_GREEN[4] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 496 1176 1389 512 "COLUMN_GREEN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_GREEN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_GREEN\[3\] " "Info: Pin COLUMN_GREEN\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_GREEN[3] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 496 1176 1389 512 "COLUMN_GREEN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_GREEN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_GREEN\[2\] " "Info: Pin COLUMN_GREEN\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_GREEN[2] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 496 1176 1389 512 "COLUMN_GREEN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_GREEN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_GREEN\[1\] " "Info: Pin COLUMN_GREEN\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_GREEN[1] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 496 1176 1389 512 "COLUMN_GREEN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_GREEN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_GREEN\[0\] " "Info: Pin COLUMN_GREEN\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_GREEN[0] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 496 1176 1389 512 "COLUMN_GREEN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_GREEN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_RED\[7\] " "Info: Pin COLUMN_RED\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_RED[7] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 480 1176 1373 496 "COLUMN_RED\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_RED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_RED\[6\] " "Info: Pin COLUMN_RED\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_RED[6] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 480 1176 1373 496 "COLUMN_RED\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_RED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_RED\[5\] " "Info: Pin COLUMN_RED\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_RED[5] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 480 1176 1373 496 "COLUMN_RED\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_RED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_RED\[4\] " "Info: Pin COLUMN_RED\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_RED[4] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 480 1176 1373 496 "COLUMN_RED\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_RED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_RED\[3\] " "Info: Pin COLUMN_RED\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_RED[3] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 480 1176 1373 496 "COLUMN_RED\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_RED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_RED\[2\] " "Info: Pin COLUMN_RED\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_RED[2] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 480 1176 1373 496 "COLUMN_RED\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_RED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_RED\[1\] " "Info: Pin COLUMN_RED\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_RED[1] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 480 1176 1373 496 "COLUMN_RED\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_RED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COLUMN_RED\[0\] " "Info: Pin COLUMN_RED\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { COLUMN_RED[0] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 480 1176 1373 496 "COLUMN_RED\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLUMN_RED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIXIE\[7\] " "Info: Pin NIXIE\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[7] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIXIE\[6\] " "Info: Pin NIXIE\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[6] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIXIE\[5\] " "Info: Pin NIXIE\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[5] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIXIE\[4\] " "Info: Pin NIXIE\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[4] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIXIE\[3\] " "Info: Pin NIXIE\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[3] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIXIE\[2\] " "Info: Pin NIXIE\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[2] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIXIE\[1\] " "Info: Pin NIXIE\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[1] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIXIE\[0\] " "Info: Pin NIXIE\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[0] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW_SCAN\[7\] " "Info: Pin ROW_SCAN\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW_SCAN[7] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 512 1176 1360 528 "ROW_SCAN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW_SCAN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW_SCAN\[6\] " "Info: Pin ROW_SCAN\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW_SCAN[6] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 512 1176 1360 528 "ROW_SCAN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW_SCAN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW_SCAN\[5\] " "Info: Pin ROW_SCAN\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW_SCAN[5] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 512 1176 1360 528 "ROW_SCAN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW_SCAN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW_SCAN\[4\] " "Info: Pin ROW_SCAN\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW_SCAN[4] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 512 1176 1360 528 "ROW_SCAN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW_SCAN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW_SCAN\[3\] " "Info: Pin ROW_SCAN\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW_SCAN[3] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 512 1176 1360 528 "ROW_SCAN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW_SCAN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW_SCAN\[2\] " "Info: Pin ROW_SCAN\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW_SCAN[2] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 512 1176 1360 528 "ROW_SCAN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW_SCAN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW_SCAN\[1\] " "Info: Pin ROW_SCAN\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW_SCAN[1] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 512 1176 1360 528 "ROW_SCAN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW_SCAN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW_SCAN\[0\] " "Info: Pin ROW_SCAN\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW_SCAN[0] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 512 1176 1360 528 "ROW_SCAN\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW_SCAN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCAN_NIXIE\[7\] " "Info: Pin SCAN_NIXIE\[7\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { SCAN_NIXIE[7] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 96 1264 1449 112 "SCAN_NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_NIXIE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCAN_NIXIE\[6\] " "Info: Pin SCAN_NIXIE\[6\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { SCAN_NIXIE[6] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 96 1264 1449 112 "SCAN_NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_NIXIE[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCAN_NIXIE\[5\] " "Info: Pin SCAN_NIXIE\[5\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { SCAN_NIXIE[5] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 96 1264 1449 112 "SCAN_NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_NIXIE[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCAN_NIXIE\[4\] " "Info: Pin SCAN_NIXIE\[4\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { SCAN_NIXIE[4] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 96 1264 1449 112 "SCAN_NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_NIXIE[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCAN_NIXIE\[3\] " "Info: Pin SCAN_NIXIE\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { SCAN_NIXIE[3] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 96 1264 1449 112 "SCAN_NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_NIXIE[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCAN_NIXIE\[2\] " "Info: Pin SCAN_NIXIE\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { SCAN_NIXIE[2] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 96 1264 1449 112 "SCAN_NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_NIXIE[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCAN_NIXIE\[1\] " "Info: Pin SCAN_NIXIE\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { SCAN_NIXIE[1] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 96 1264 1449 112 "SCAN_NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_NIXIE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCAN_NIXIE\[0\] " "Info: Pin SCAN_NIXIE\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { SCAN_NIXIE[0] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 96 1264 1449 112 "SCAN_NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCAN_NIXIE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BEGIN_BTN7 " "Info: Pin BEGIN_BTN7 not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { BEGIN_BTN7 } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 240 208 376 256 "BEGIN_BTN7" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { BEGIN_BTN7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { RESET } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 224 216 384 240 "RESET" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { clk_in } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW\[3\] " "Info: Pin ROW\[3\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW[3] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW\[2\] " "Info: Pin ROW\[2\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW[2] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW\[1\] " "Info: Pin ROW\[1\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW[1] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROW\[0\] " "Info: Pin ROW\[0\] not assigned to an exact location on the device" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { ROW[0] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROW[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_in Global clock in PIN 18 " "Info: Automatically promoted signal \"clk_in\" to use Global clock in PIN 18" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "testcounter:inst\|clk_1kh Global clock " "Info: Automatically promoted some destinations of signal \"testcounter:inst\|clk_1kh\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "testcounter:inst\|clk_1kh " "Info: Destination \"testcounter:inst\|clk_1kh\" may be non-global or may not use global clock" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "testcounter:inst\|clk_1h Global clock " "Info: Automatically promoted some destinations of signal \"testcounter:inst\|clk_1h\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "testcounter:inst\|clk_1h " "Info: Destination \"testcounter:inst\|clk_1h\" may be non-global or may not use global clock" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 8 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 8 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "testcounter:inst\|clk_1hh Global clock " "Info: Automatically promoted some destinations of signal \"testcounter:inst\|clk_1hh\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "testcounter:inst\|clk_1hh " "Info: Destination \"testcounter:inst\|clk_1hh\" may be non-global or may not use global clock" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.3V 6 44 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 3.3V VCCIO, 6 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 25 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.424 ns register register " "Info: Estimated most critical path is register to register delay of 9.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns defenjishu1103:inst3\|gameover 1 REG LAB_X12_Y4 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y4; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 1.183 ns shumaguan:inst5\|out_nixie\[0\]~14 2 COMB LAB_X12_Y4 2 " "Info: 2: + IC(0.983 ns) + CELL(0.200 ns) = 1.183 ns; Loc. = LAB_X12_Y4; Fanout = 2; COMB Node = 'shumaguan:inst5\|out_nixie\[0\]~14'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { defenjishu1103:inst3|gameover shumaguan:inst5|out_nixie[0]~14 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.511 ns) 2.789 ns shumaguan:inst5\|out_nixie\[0\]~15 3 COMB LAB_X13_Y4 3 " "Info: 3: + IC(1.095 ns) + CELL(0.511 ns) = 2.789 ns; Loc. = LAB_X13_Y4; Fanout = 3; COMB Node = 'shumaguan:inst5\|out_nixie\[0\]~15'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { shumaguan:inst5|out_nixie[0]~14 shumaguan:inst5|out_nixie[0]~15 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 3.972 ns shumaguan:inst5\|Mux75~1 4 COMB LAB_X13_Y4 4 " "Info: 4: + IC(0.443 ns) + CELL(0.740 ns) = 3.972 ns; Loc. = LAB_X13_Y4; Fanout = 4; COMB Node = 'shumaguan:inst5\|Mux75~1'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { shumaguan:inst5|out_nixie[0]~15 shumaguan:inst5|Mux75~1 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.740 ns) 5.554 ns shumaguan:inst5\|Mux75~2 5 COMB LAB_X12_Y4 1 " "Info: 5: + IC(0.842 ns) + CELL(0.740 ns) = 5.554 ns; Loc. = LAB_X12_Y4; Fanout = 1; COMB Node = 'shumaguan:inst5\|Mux75~2'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { shumaguan:inst5|Mux75~1 shumaguan:inst5|Mux75~2 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 6.737 ns shumaguan:inst5\|Mux75~5 6 COMB LAB_X12_Y4 1 " "Info: 6: + IC(0.443 ns) + CELL(0.740 ns) = 6.737 ns; Loc. = LAB_X12_Y4; Fanout = 1; COMB Node = 'shumaguan:inst5\|Mux75~5'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { shumaguan:inst5|Mux75~2 shumaguan:inst5|Mux75~5 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 7.920 ns shumaguan:inst5\|Mux75~7 7 COMB LAB_X12_Y4 1 " "Info: 7: + IC(0.269 ns) + CELL(0.914 ns) = 7.920 ns; Loc. = LAB_X12_Y4; Fanout = 1; COMB Node = 'shumaguan:inst5\|Mux75~7'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { shumaguan:inst5|Mux75~5 shumaguan:inst5|Mux75~7 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(1.061 ns) 9.424 ns shumaguan:inst5\|out_nixie\[5\] 8 REG LAB_X12_Y4 1 " "Info: 8: + IC(0.443 ns) + CELL(1.061 ns) = 9.424 ns; Loc. = LAB_X12_Y4; Fanout = 1; REG Node = 'shumaguan:inst5\|out_nixie\[5\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { shumaguan:inst5|Mux75~7 shumaguan:inst5|out_nixie[5] } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.906 ns ( 52.06 % ) " "Info: Total cell delay = 4.906 ns ( 52.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 47.94 % ) " "Info: Total interconnect delay = 4.518 ns ( 47.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.424 ns" { defenjishu1103:inst3|gameover shumaguan:inst5|out_nixie[0]~14 shumaguan:inst5|out_nixie[0]~15 shumaguan:inst5|Mux75~1 shumaguan:inst5|Mux75~2 shumaguan:inst5|Mux75~5 shumaguan:inst5|Mux75~7 shumaguan:inst5|out_nixie[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "3 1432 " "Info: 3 (of 1432) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NIXIE\[7\] GND " "Info: Pin NIXIE\[7\] has GND driving its datain port" {  } { { "d:/software/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin/pin_planner.ppl" { NIXIE[7] } } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 112 1264 1440 128 "NIXIE\[7..0\]" "" } } } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NIXIE[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 20:54:03 2017 " "Info: Processing ended: Sun Nov 05 20:54:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 20:54:04 2017 " "Info: Processing started: Sun Nov 05 20:54:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 20:54:04 2017 " "Info: Processing ended: Sun Nov 05 20:54:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 20:54:05 2017 " "Info: Processing started: Sun Nov 05 20:54:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "defenjishu1103:inst3\|gameover " "Warning: Node \"defenjishu1103:inst3\|gameover\" is a latch" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|column_output\[0\] " "Warning: Node \"jianpan:inst9\|column_output\[0\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|column_output\[2\] " "Warning: Node \"jianpan:inst9\|column_output\[2\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|column_output\[3\] " "Warning: Node \"jianpan:inst9\|column_output\[3\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|column_output\[1\] " "Warning: Node \"jianpan:inst9\|column_output\[1\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|row_output\[0\] " "Warning: Node \"jianpan:inst9\|row_output\[0\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|row_output\[1\] " "Warning: Node \"jianpan:inst9\|row_output\[1\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|row_output\[2\] " "Warning: Node \"jianpan:inst9\|row_output\[2\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jianpan:inst9\|row_output\[3\] " "Warning: Node \"jianpan:inst9\|row_output\[3\]\" is a latch" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ROW\[1\] " "Info: Assuming node \"ROW\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ROW\[2\] " "Info: Assuming node \"ROW\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ROW\[3\] " "Info: Assuming node \"ROW\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ROW\[0\] " "Info: Assuming node \"ROW\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 632 -176 -8 648 "ROW\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "93 " "Warning: Found 93 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|gameover " "Info: Detected ripple clock \"defenjishu1103:inst3\|gameover\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|gameover" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jianpan:inst9\|row_output\[3\]~4 " "Info: Detected gated clock \"jianpan:inst9\|row_output\[3\]~4\" as buffer" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jianpan:inst9\|row_output\[3\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~12 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~12\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~11 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~11\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal0~3 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal0~3\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux0~9 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux0~9\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal2~0 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal2~0\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux2~4 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux2~4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux2~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux6 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux6\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux6~5 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux6~5\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux6~4 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux6~4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux4 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux2~2 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux2~2\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux4~5 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux4~5\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux4~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux4~4 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux4~4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux4~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[2\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[2\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[2\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_row\[3\]~11 " "Info: Detected gated clock \"xiaodou:inst10\|odata_row\[3\]~11\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_row\[3\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[0\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[0\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[1\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[1\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux0~8 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux0~8\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux0~7 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux0~7\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[2\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[2\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[2\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_row\[2\]~10 " "Info: Detected gated clock \"xiaodou:inst10\|odata_row\[2\]~10\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_row\[2\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[0\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[0\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[1\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[1\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Mux0~6 " "Info: Detected gated clock \"jifenqi1103:inst2\|Mux0~6\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[2\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[2\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[2\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_row\[1\]~9 " "Info: Detected gated clock \"xiaodou:inst10\|odata_row\[1\]~9\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_row\[1\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[0\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[0\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[1\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[1\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[2\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[2\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[2\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[1\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[1\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[1\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_row\[0\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_row\[0\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_row\[0\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_row\[0\]~8 " "Info: Detected gated clock \"xiaodou:inst10\|odata_row\[0\]~8\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_row\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~7 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~7\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~6 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~6\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~5 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~5\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~4 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~4\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~3 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~3\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~2 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~2\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~1 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~1\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[2\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[2\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[2\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_column\[1\]~11 " "Info: Detected gated clock \"xiaodou:inst10\|odata_column\[1\]~11\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_column\[1\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[0\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[0\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[1\]\[1\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[1\]\[1\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[2\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[2\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[2\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_column\[3\]~10 " "Info: Detected gated clock \"xiaodou:inst10\|odata_column\[3\]~10\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_column\[3\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[0\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[0\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[1\]\[3\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[1\]\[3\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[2\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[2\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[2\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_column\[2\]~9 " "Info: Detected gated clock \"xiaodou:inst10\|odata_column\[2\]~9\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_column\[2\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[0\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[0\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[1\]\[2\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[1\]\[2\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[2\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[2\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[2\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "xiaodou:inst10\|odata_column\[0\]~8 " "Info: Detected gated clock \"xiaodou:inst10\|odata_column\[0\]~8\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|odata_column\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testcounter:inst\|clk_1hh " "Info: Detected ripple clock \"testcounter:inst\|clk_1hh\" as buffer" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "testcounter:inst\|clk_1hh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[0\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[0\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[0\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xiaodou:inst10\|cache_column\[1\]\[0\] " "Info: Detected ripple clock \"xiaodou:inst10\|cache_column\[1\]\[0\]\" as buffer" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 16 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "xiaodou:inst10\|cache_column\[1\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal1~2 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal1~2\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal1~0 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal1~0\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal0~1 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal0~1\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|Equal0~0 " "Info: Detected gated clock \"jifenqi1103:inst2\|Equal0~0\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "defenjishu1103:inst3\|Add0~0 " "Info: Detected gated clock \"defenjishu1103:inst3\|Add0~0\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 27 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[4\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[4\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[3\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[3\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[2\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[2\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[1\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[1\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "defenjishu1103:inst3\|Equal2~0 " "Info: Detected gated clock \"defenjishu1103:inst3\|Equal2~0\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "defenjishu1103:inst3\|point\[0\] " "Info: Detected ripple clock \"defenjishu1103:inst3\|point\[0\]\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|point\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[1\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[1\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[3\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[3\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[5\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[5\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[2\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[2\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[4\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[4\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[6\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[6\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[6\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[6\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[2\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[2\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[3\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[3\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~10 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~10\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "jifenqi1103:inst2\|catch~9 " "Info: Detected gated clock \"jifenqi1103:inst2\|catch~9\" as buffer" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jifenqi1103:inst2\|catch~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[4\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[4\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[5\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[5\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testcounter:inst\|clk_1h " "Info: Detected ripple clock \"testcounter:inst\|clk_1h\" as buffer" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 8 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "testcounter:inst\|clk_1h" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[0\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[0\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[1\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[1\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|row_out\[7\] " "Info: Detected ripple clock \"caidan1103:inst7\|row_out\[7\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|row_out\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "defenjishu1103:inst3\|gameover~6 " "Info: Detected gated clock \"defenjishu1103:inst3\|gameover~6\" as buffer" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "defenjishu1103:inst3\|gameover~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[0\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[0\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testcounter:inst\|clk_2hz " "Info: Detected ripple clock \"testcounter:inst\|clk_2hz\" as buffer" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 9 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "testcounter:inst\|clk_2hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "daojishi:inst1\|gameover " "Info: Detected ripple clock \"daojishi:inst1\|gameover\" as buffer" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "daojishi:inst1\|gameover" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "caidan1103:inst7\|column_out\[7\] " "Info: Detected ripple clock \"caidan1103:inst7\|column_out\[7\]\" as buffer" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 20 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "caidan1103:inst7\|column_out\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testcounter:inst\|clk_1kh " "Info: Detected ripple clock \"testcounter:inst\|clk_1kh\" as buffer" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "testcounter:inst\|clk_1kh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "jianpan:inst9\|i_clk " "Info: Detected ripple clock \"jianpan:inst9\|i_clk\" as buffer" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 15 -1 0 } } { "d:/software/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "jianpan:inst9\|i_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register defenjishu1103:inst3\|gameover register shumaguan:inst5\|out_nixie\[0\] 14.52 MHz 68.878 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 14.52 MHz between source register \"defenjishu1103:inst3\|gameover\" and destination register \"shumaguan:inst5\|out_nixie\[0\]\" (period= 68.878 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.533 ns + Longest register register " "Info: + Longest register to register delay is 8.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns defenjishu1103:inst3\|gameover 1 REG LC_X12_Y4_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N0; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.511 ns) 1.332 ns shumaguan:inst5\|out_nixie\[0\]~14 2 COMB LC_X12_Y4_N2 2 " "Info: 2: + IC(0.821 ns) + CELL(0.511 ns) = 1.332 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; COMB Node = 'shumaguan:inst5\|out_nixie\[0\]~14'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { defenjishu1103:inst3|gameover shumaguan:inst5|out_nixie[0]~14 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.200 ns) 2.251 ns shumaguan:inst5\|out_nixie\[0\]~16 3 COMB LC_X12_Y4_N1 11 " "Info: 3: + IC(0.719 ns) + CELL(0.200 ns) = 2.251 ns; Loc. = LC_X12_Y4_N1; Fanout = 11; COMB Node = 'shumaguan:inst5\|out_nixie\[0\]~16'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { shumaguan:inst5|out_nixie[0]~14 shumaguan:inst5|out_nixie[0]~16 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.511 ns) 4.097 ns shumaguan:inst5\|out_nixie\[0\]~17 4 COMB LC_X13_Y4_N6 2 " "Info: 4: + IC(1.335 ns) + CELL(0.511 ns) = 4.097 ns; Loc. = LC_X13_Y4_N6; Fanout = 2; COMB Node = 'shumaguan:inst5\|out_nixie\[0\]~17'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { shumaguan:inst5|out_nixie[0]~16 shumaguan:inst5|out_nixie[0]~17 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.511 ns) 5.421 ns shumaguan:inst5\|out_nixie\[0\]~18 5 COMB LC_X13_Y4_N0 5 " "Info: 5: + IC(0.813 ns) + CELL(0.511 ns) = 5.421 ns; Loc. = LC_X13_Y4_N0; Fanout = 5; COMB Node = 'shumaguan:inst5\|out_nixie\[0\]~18'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { shumaguan:inst5|out_nixie[0]~17 shumaguan:inst5|out_nixie[0]~18 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.926 ns shumaguan:inst5\|Mux77~1 6 COMB LC_X13_Y4_N1 2 " "Info: 6: + IC(0.305 ns) + CELL(0.200 ns) = 5.926 ns; Loc. = LC_X13_Y4_N1; Fanout = 2; COMB Node = 'shumaguan:inst5\|Mux77~1'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { shumaguan:inst5|out_nixie[0]~18 shumaguan:inst5|Mux77~1 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.511 ns) 7.637 ns shumaguan:inst5\|Mux80~4 7 COMB LC_X14_Y4_N5 1 " "Info: 7: + IC(1.200 ns) + CELL(0.511 ns) = 7.637 ns; Loc. = LC_X14_Y4_N5; Fanout = 1; COMB Node = 'shumaguan:inst5\|Mux80~4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { shumaguan:inst5|Mux77~1 shumaguan:inst5|Mux80~4 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 8.533 ns shumaguan:inst5\|out_nixie\[0\] 8 REG LC_X14_Y4_N6 1 " "Info: 8: + IC(0.305 ns) + CELL(0.591 ns) = 8.533 ns; Loc. = LC_X14_Y4_N6; Fanout = 1; REG Node = 'shumaguan:inst5\|out_nixie\[0\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { shumaguan:inst5|Mux80~4 shumaguan:inst5|out_nixie[0] } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.035 ns ( 35.57 % ) " "Info: Total cell delay = 3.035 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.498 ns ( 64.43 % ) " "Info: Total interconnect delay = 5.498 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.533 ns" { defenjishu1103:inst3|gameover shumaguan:inst5|out_nixie[0]~14 shumaguan:inst5|out_nixie[0]~16 shumaguan:inst5|out_nixie[0]~17 shumaguan:inst5|out_nixie[0]~18 shumaguan:inst5|Mux77~1 shumaguan:inst5|Mux80~4 shumaguan:inst5|out_nixie[0] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.533 ns" { defenjishu1103:inst3|gameover {} shumaguan:inst5|out_nixie[0]~14 {} shumaguan:inst5|out_nixie[0]~16 {} shumaguan:inst5|out_nixie[0]~17 {} shumaguan:inst5|out_nixie[0]~18 {} shumaguan:inst5|Mux77~1 {} shumaguan:inst5|Mux80~4 {} shumaguan:inst5|out_nixie[0] {} } { 0.000ns 0.821ns 0.719ns 1.335ns 0.813ns 0.305ns 1.200ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.511ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-25.573 ns - Smallest " "Info: - Smallest clock skew is -25.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.141 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1kh 2 REG LC_X12_Y3_N6 52 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 52; REG Node = 'testcounter:inst\|clk_1kh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1kh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns shumaguan:inst5\|out_nixie\[0\] 3 REG LC_X14_Y4_N6 1 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X14_Y4_N6; Fanout = 1; REG Node = 'shumaguan:inst5\|out_nixie\[0\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { testcounter:inst|clk_1kh shumaguan:inst5|out_nixie[0] } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh shumaguan:inst5|out_nixie[0] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} shumaguan:inst5|out_nixie[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 33.714 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 33.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1hh 2 REG LC_X11_Y4_N6 25 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N6; Fanout = 25; REG Node = 'testcounter:inst\|clk_1hh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1hh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.927 ns) + CELL(1.294 ns) 9.416 ns xiaodou:inst10\|cache_row\[1\]\[1\] 3 REG LC_X9_Y8_N2 2 " "Info: 3: + IC(3.927 ns) + CELL(1.294 ns) = 9.416 ns; Loc. = LC_X9_Y8_N2; Fanout = 2; REG Node = 'xiaodou:inst10\|cache_row\[1\]\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.740 ns) 12.227 ns xiaodou:inst10\|odata_row\[1\]~9 4 COMB LC_X9_Y5_N2 6 " "Info: 4: + IC(2.071 ns) + CELL(0.740 ns) = 12.227 ns; Loc. = LC_X9_Y5_N2; Fanout = 6; COMB Node = 'xiaodou:inst10\|odata_row\[1\]~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.740 ns) 14.245 ns jifenqi1103:inst2\|Mux0~8 5 COMB LC_X8_Y5_N4 3 " "Info: 5: + IC(1.278 ns) + CELL(0.740 ns) = 14.245 ns; Loc. = LC_X8_Y5_N4; Fanout = 3; COMB Node = 'jifenqi1103:inst2\|Mux0~8'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.511 ns) 16.635 ns jifenqi1103:inst2\|Mux6~4 6 COMB LC_X9_Y5_N0 1 " "Info: 6: + IC(1.879 ns) + CELL(0.511 ns) = 16.635 ns; Loc. = LC_X9_Y5_N0; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux6~4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.511 ns) 17.939 ns jifenqi1103:inst2\|Mux6 7 COMB LC_X9_Y5_N7 2 " "Info: 7: + IC(0.793 ns) + CELL(0.511 ns) = 17.939 ns; Loc. = LC_X9_Y5_N7; Fanout = 2; COMB Node = 'jifenqi1103:inst2\|Mux6'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.511 ns) 20.404 ns jifenqi1103:inst2\|catch~12 8 COMB LC_X12_Y5_N1 1 " "Info: 8: + IC(1.954 ns) + CELL(0.511 ns) = 20.404 ns; Loc. = LC_X12_Y5_N1; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~12'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.740 ns) 21.867 ns jifenqi1103:inst2\|catch~13 9 COMB LC_X12_Y5_N5 1 " "Info: 9: + IC(0.723 ns) + CELL(0.740 ns) = 21.867 ns; Loc. = LC_X12_Y5_N5; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~13'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 23.138 ns jifenqi1103:inst2\|catch 10 COMB LC_X12_Y5_N4 22 " "Info: 10: + IC(0.760 ns) + CELL(0.511 ns) = 23.138 ns; Loc. = LC_X12_Y5_N4; Fanout = 22; COMB Node = 'jifenqi1103:inst2\|catch'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(1.294 ns) 26.955 ns defenjishu1103:inst3\|point\[0\] 11 REG LC_X7_Y7_N0 13 " "Info: 11: + IC(2.523 ns) + CELL(1.294 ns) = 26.955 ns; Loc. = LC_X7_Y7_N0; Fanout = 13; REG Node = 'defenjishu1103:inst3\|point\[0\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.817 ns" { jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.511 ns) 28.508 ns defenjishu1103:inst3\|Add0~0 12 COMB LC_X7_Y7_N7 2 " "Info: 12: + IC(1.042 ns) + CELL(0.511 ns) = 28.508 ns; Loc. = LC_X7_Y7_N7; Fanout = 2; COMB Node = 'defenjishu1103:inst3\|Add0~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 29.013 ns defenjishu1103:inst3\|Equal2~0 13 COMB LC_X7_Y7_N8 6 " "Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 29.013 ns; Loc. = LC_X7_Y7_N8; Fanout = 6; COMB Node = 'defenjishu1103:inst3\|Equal2~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.740 ns) 31.447 ns defenjishu1103:inst3\|gameover~6 14 COMB LC_X11_Y7_N0 1 " "Info: 14: + IC(1.694 ns) + CELL(0.740 ns) = 31.447 ns; Loc. = LC_X11_Y7_N0; Fanout = 1; COMB Node = 'defenjishu1103:inst3\|gameover~6'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.200 ns) 33.714 ns defenjishu1103:inst3\|gameover 15 REG LC_X12_Y4_N0 9 " "Info: 15: + IC(2.067 ns) + CELL(0.200 ns) = 33.714 ns; Loc. = LC_X12_Y4_N0; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.960 ns ( 32.51 % ) " "Info: Total cell delay = 10.960 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.754 ns ( 67.49 % ) " "Info: Total interconnect delay = 22.754 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "33.714 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "33.714 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[1][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux0~8 {} jifenqi1103:inst2|Mux6~4 {} jifenqi1103:inst2|Mux6 {} jifenqi1103:inst2|catch~12 {} jifenqi1103:inst2|catch~13 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.927ns 2.071ns 1.278ns 1.879ns 0.793ns 1.954ns 0.723ns 0.760ns 2.523ns 1.042ns 0.305ns 1.694ns 2.067ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns 0.511ns 0.511ns 0.511ns 0.740ns 0.511ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh shumaguan:inst5|out_nixie[0] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} shumaguan:inst5|out_nixie[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "33.714 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "33.714 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[1][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux0~8 {} jifenqi1103:inst2|Mux6~4 {} jifenqi1103:inst2|Mux6 {} jifenqi1103:inst2|catch~12 {} jifenqi1103:inst2|catch~13 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.927ns 2.071ns 1.278ns 1.879ns 0.793ns 1.954ns 0.723ns 0.760ns 2.523ns 1.042ns 0.305ns 1.694ns 2.067ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns 0.511ns 0.511ns 0.511ns 0.740ns 0.511ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.533 ns" { defenjishu1103:inst3|gameover shumaguan:inst5|out_nixie[0]~14 shumaguan:inst5|out_nixie[0]~16 shumaguan:inst5|out_nixie[0]~17 shumaguan:inst5|out_nixie[0]~18 shumaguan:inst5|Mux77~1 shumaguan:inst5|Mux80~4 shumaguan:inst5|out_nixie[0] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.533 ns" { defenjishu1103:inst3|gameover {} shumaguan:inst5|out_nixie[0]~14 {} shumaguan:inst5|out_nixie[0]~16 {} shumaguan:inst5|out_nixie[0]~17 {} shumaguan:inst5|out_nixie[0]~18 {} shumaguan:inst5|Mux77~1 {} shumaguan:inst5|Mux80~4 {} shumaguan:inst5|out_nixie[0] {} } { 0.000ns 0.821ns 0.719ns 1.335ns 0.813ns 0.305ns 1.200ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.511ns 0.200ns 0.511ns 0.591ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh shumaguan:inst5|out_nixie[0] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} shumaguan:inst5|out_nixie[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "33.714 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "33.714 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[1][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux0~8 {} jifenqi1103:inst2|Mux6~4 {} jifenqi1103:inst2|Mux6 {} jifenqi1103:inst2|catch~12 {} jifenqi1103:inst2|catch~13 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.927ns 2.071ns 1.278ns 1.879ns 0.793ns 1.954ns 0.723ns 0.760ns 2.523ns 1.042ns 0.305ns 1.694ns 2.067ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns 0.511ns 0.511ns 0.511ns 0.740ns 0.511ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 38 " "Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "daojishi:inst1\|gameover defenjishu1103:inst3\|gameover clk_in 18.309 ns " "Info: Found hold time violation between source  pin or register \"daojishi:inst1\|gameover\" and destination pin or register \"defenjishu1103:inst3\|gameover\" for clock \"clk_in\" (Hold time is 18.309 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "25.573 ns + Largest " "Info: + Largest clock skew is 25.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 33.714 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 33.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1hh 2 REG LC_X11_Y4_N6 25 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N6; Fanout = 25; REG Node = 'testcounter:inst\|clk_1hh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1hh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.927 ns) + CELL(1.294 ns) 9.416 ns xiaodou:inst10\|cache_row\[1\]\[1\] 3 REG LC_X9_Y8_N2 2 " "Info: 3: + IC(3.927 ns) + CELL(1.294 ns) = 9.416 ns; Loc. = LC_X9_Y8_N2; Fanout = 2; REG Node = 'xiaodou:inst10\|cache_row\[1\]\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.740 ns) 12.227 ns xiaodou:inst10\|odata_row\[1\]~9 4 COMB LC_X9_Y5_N2 6 " "Info: 4: + IC(2.071 ns) + CELL(0.740 ns) = 12.227 ns; Loc. = LC_X9_Y5_N2; Fanout = 6; COMB Node = 'xiaodou:inst10\|odata_row\[1\]~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.740 ns) 14.245 ns jifenqi1103:inst2\|Mux0~8 5 COMB LC_X8_Y5_N4 3 " "Info: 5: + IC(1.278 ns) + CELL(0.740 ns) = 14.245 ns; Loc. = LC_X8_Y5_N4; Fanout = 3; COMB Node = 'jifenqi1103:inst2\|Mux0~8'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.511 ns) 16.635 ns jifenqi1103:inst2\|Mux6~4 6 COMB LC_X9_Y5_N0 1 " "Info: 6: + IC(1.879 ns) + CELL(0.511 ns) = 16.635 ns; Loc. = LC_X9_Y5_N0; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux6~4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.511 ns) 17.939 ns jifenqi1103:inst2\|Mux6 7 COMB LC_X9_Y5_N7 2 " "Info: 7: + IC(0.793 ns) + CELL(0.511 ns) = 17.939 ns; Loc. = LC_X9_Y5_N7; Fanout = 2; COMB Node = 'jifenqi1103:inst2\|Mux6'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.511 ns) 20.404 ns jifenqi1103:inst2\|catch~12 8 COMB LC_X12_Y5_N1 1 " "Info: 8: + IC(1.954 ns) + CELL(0.511 ns) = 20.404 ns; Loc. = LC_X12_Y5_N1; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~12'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.740 ns) 21.867 ns jifenqi1103:inst2\|catch~13 9 COMB LC_X12_Y5_N5 1 " "Info: 9: + IC(0.723 ns) + CELL(0.740 ns) = 21.867 ns; Loc. = LC_X12_Y5_N5; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~13'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 23.138 ns jifenqi1103:inst2\|catch 10 COMB LC_X12_Y5_N4 22 " "Info: 10: + IC(0.760 ns) + CELL(0.511 ns) = 23.138 ns; Loc. = LC_X12_Y5_N4; Fanout = 22; COMB Node = 'jifenqi1103:inst2\|catch'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(1.294 ns) 26.955 ns defenjishu1103:inst3\|point\[0\] 11 REG LC_X7_Y7_N0 13 " "Info: 11: + IC(2.523 ns) + CELL(1.294 ns) = 26.955 ns; Loc. = LC_X7_Y7_N0; Fanout = 13; REG Node = 'defenjishu1103:inst3\|point\[0\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.817 ns" { jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.511 ns) 28.508 ns defenjishu1103:inst3\|Add0~0 12 COMB LC_X7_Y7_N7 2 " "Info: 12: + IC(1.042 ns) + CELL(0.511 ns) = 28.508 ns; Loc. = LC_X7_Y7_N7; Fanout = 2; COMB Node = 'defenjishu1103:inst3\|Add0~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 29.013 ns defenjishu1103:inst3\|Equal2~0 13 COMB LC_X7_Y7_N8 6 " "Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 29.013 ns; Loc. = LC_X7_Y7_N8; Fanout = 6; COMB Node = 'defenjishu1103:inst3\|Equal2~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.740 ns) 31.447 ns defenjishu1103:inst3\|gameover~6 14 COMB LC_X11_Y7_N0 1 " "Info: 14: + IC(1.694 ns) + CELL(0.740 ns) = 31.447 ns; Loc. = LC_X11_Y7_N0; Fanout = 1; COMB Node = 'defenjishu1103:inst3\|gameover~6'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.200 ns) 33.714 ns defenjishu1103:inst3\|gameover 15 REG LC_X12_Y4_N0 9 " "Info: 15: + IC(2.067 ns) + CELL(0.200 ns) = 33.714 ns; Loc. = LC_X12_Y4_N0; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.960 ns ( 32.51 % ) " "Info: Total cell delay = 10.960 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.754 ns ( 67.49 % ) " "Info: Total interconnect delay = 22.754 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "33.714 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "33.714 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[1][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux0~8 {} jifenqi1103:inst2|Mux6~4 {} jifenqi1103:inst2|Mux6 {} jifenqi1103:inst2|catch~12 {} jifenqi1103:inst2|catch~13 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.927ns 2.071ns 1.278ns 1.879ns 0.793ns 1.954ns 0.723ns 0.760ns 2.523ns 1.042ns 0.305ns 1.694ns 2.067ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns 0.511ns 0.511ns 0.511ns 0.740ns 0.511ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1kh 2 REG LC_X12_Y3_N6 52 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 52; REG Node = 'testcounter:inst\|clk_1kh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1kh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns daojishi:inst1\|gameover 3 REG LC_X10_Y5_N7 10 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X10_Y5_N7; Fanout = 10; REG Node = 'daojishi:inst1\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { testcounter:inst|clk_1kh daojishi:inst1|gameover } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|gameover {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "33.714 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "33.714 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[1][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux0~8 {} jifenqi1103:inst2|Mux6~4 {} jifenqi1103:inst2|Mux6 {} jifenqi1103:inst2|catch~12 {} jifenqi1103:inst2|catch~13 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.927ns 2.071ns 1.278ns 1.879ns 0.793ns 1.954ns 0.723ns 0.760ns 2.523ns 1.042ns 0.305ns 1.694ns 2.067ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns 0.511ns 0.511ns 0.511ns 0.740ns 0.511ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|gameover {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.888 ns - Shortest register register " "Info: - Shortest register to register delay is 6.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns daojishi:inst1\|gameover 1 REG LC_X10_Y5_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N7; Fanout = 10; REG Node = 'daojishi:inst1\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { daojishi:inst1|gameover } "NODE_NAME" } } { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.761 ns) + CELL(0.511 ns) 3.272 ns control:inst6\|process_0~5 2 COMB LC_X8_Y6_N8 3 " "Info: 2: + IC(2.761 ns) + CELL(0.511 ns) = 3.272 ns; Loc. = LC_X8_Y6_N8; Fanout = 3; COMB Node = 'control:inst6\|process_0~5'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.272 ns" { daojishi:inst1|gameover control:inst6|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.105 ns) + CELL(0.511 ns) 6.888 ns defenjishu1103:inst3\|gameover 3 REG LC_X12_Y4_N0 9 " "Info: 3: + IC(3.105 ns) + CELL(0.511 ns) = 6.888 ns; Loc. = LC_X12_Y4_N0; Fanout = 9; REG Node = 'defenjishu1103:inst3\|gameover'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { control:inst6|process_0~5 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.022 ns ( 14.84 % ) " "Info: Total cell delay = 1.022 ns ( 14.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.866 ns ( 85.16 % ) " "Info: Total interconnect delay = 5.866 ns ( 85.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { daojishi:inst1|gameover control:inst6|process_0~5 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { daojishi:inst1|gameover {} control:inst6|process_0~5 {} defenjishu1103:inst3|gameover {} } { 0.000ns 2.761ns 3.105ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 10 -1 0 } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "33.714 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch defenjishu1103:inst3|point[0] defenjishu1103:inst3|Add0~0 defenjishu1103:inst3|Equal2~0 defenjishu1103:inst3|gameover~6 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "33.714 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[1][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux0~8 {} jifenqi1103:inst2|Mux6~4 {} jifenqi1103:inst2|Mux6 {} jifenqi1103:inst2|catch~12 {} jifenqi1103:inst2|catch~13 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[0] {} defenjishu1103:inst3|Add0~0 {} defenjishu1103:inst3|Equal2~0 {} defenjishu1103:inst3|gameover~6 {} defenjishu1103:inst3|gameover {} } { 0.000ns 0.000ns 1.738ns 3.927ns 2.071ns 1.278ns 1.879ns 0.793ns 1.954ns 0.723ns 0.760ns 2.523ns 1.042ns 0.305ns 1.694ns 2.067ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns 0.511ns 0.511ns 0.511ns 0.740ns 0.511ns 1.294ns 0.511ns 0.200ns 0.740ns 0.200ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh daojishi:inst1|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} daojishi:inst1|gameover {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { daojishi:inst1|gameover control:inst6|process_0~5 defenjishu1103:inst3|gameover } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { daojishi:inst1|gameover {} control:inst6|process_0~5 {} defenjishu1103:inst3|gameover {} } { 0.000ns 2.761ns 3.105ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shumaguan:inst5\|out_nixie\[1\] RESET clk_in 3.065 ns register " "Info: tsu for register \"shumaguan:inst5\|out_nixie\[1\]\" (data pin = \"RESET\", clock pin = \"clk_in\") is 3.065 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.873 ns + Longest pin register " "Info: + Longest pin to register delay is 10.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 PIN PIN_81 93 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_81; Fanout = 93; PIN Node = 'RESET'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 224 216 384 240 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.487 ns) + CELL(0.511 ns) 5.130 ns shumaguan:inst5\|out_nixie\[2\]~22 2 COMB LC_X8_Y7_N2 3 " "Info: 2: + IC(3.487 ns) + CELL(0.511 ns) = 5.130 ns; Loc. = LC_X8_Y7_N2; Fanout = 3; COMB Node = 'shumaguan:inst5\|out_nixie\[2\]~22'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.998 ns" { RESET shumaguan:inst5|out_nixie[2]~22 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.991 ns) + CELL(0.511 ns) 7.632 ns shumaguan:inst5\|Mux79~3 3 COMB LC_X8_Y4_N8 1 " "Info: 3: + IC(1.991 ns) + CELL(0.511 ns) = 7.632 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'shumaguan:inst5\|Mux79~3'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { shumaguan:inst5|out_nixie[2]~22 shumaguan:inst5|Mux79~3 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 8.137 ns shumaguan:inst5\|Mux79~4 4 COMB LC_X8_Y4_N9 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 8.137 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'shumaguan:inst5\|Mux79~4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { shumaguan:inst5|Mux79~3 shumaguan:inst5|Mux79~4 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.200 ns) 9.079 ns shumaguan:inst5\|Mux79~6 5 COMB LC_X8_Y4_N0 1 " "Info: 5: + IC(0.742 ns) + CELL(0.200 ns) = 9.079 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'shumaguan:inst5\|Mux79~6'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { shumaguan:inst5|Mux79~4 shumaguan:inst5|Mux79~6 } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.591 ns) 10.873 ns shumaguan:inst5\|out_nixie\[1\] 6 REG LC_X8_Y4_N7 1 " "Info: 6: + IC(1.203 ns) + CELL(0.591 ns) = 10.873 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; REG Node = 'shumaguan:inst5\|out_nixie\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { shumaguan:inst5|Mux79~6 shumaguan:inst5|out_nixie[1] } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 28.92 % ) " "Info: Total cell delay = 3.145 ns ( 28.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.728 ns ( 71.08 % ) " "Info: Total interconnect delay = 7.728 ns ( 71.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.873 ns" { RESET shumaguan:inst5|out_nixie[2]~22 shumaguan:inst5|Mux79~3 shumaguan:inst5|Mux79~4 shumaguan:inst5|Mux79~6 shumaguan:inst5|out_nixie[1] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.873 ns" { RESET {} RESET~combout {} shumaguan:inst5|out_nixie[2]~22 {} shumaguan:inst5|Mux79~3 {} shumaguan:inst5|Mux79~4 {} shumaguan:inst5|Mux79~6 {} shumaguan:inst5|out_nixie[1] {} } { 0.000ns 0.000ns 3.487ns 1.991ns 0.305ns 0.742ns 1.203ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1kh 2 REG LC_X12_Y3_N6 52 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 52; REG Node = 'testcounter:inst\|clk_1kh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1kh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns shumaguan:inst5\|out_nixie\[1\] 3 REG LC_X8_Y4_N7 1 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X8_Y4_N7; Fanout = 1; REG Node = 'shumaguan:inst5\|out_nixie\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { testcounter:inst|clk_1kh shumaguan:inst5|out_nixie[1] } "NODE_NAME" } } { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh shumaguan:inst5|out_nixie[1] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} shumaguan:inst5|out_nixie[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.873 ns" { RESET shumaguan:inst5|out_nixie[2]~22 shumaguan:inst5|Mux79~3 shumaguan:inst5|Mux79~4 shumaguan:inst5|Mux79~6 shumaguan:inst5|out_nixie[1] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.873 ns" { RESET {} RESET~combout {} shumaguan:inst5|out_nixie[2]~22 {} shumaguan:inst5|Mux79~3 {} shumaguan:inst5|Mux79~4 {} shumaguan:inst5|Mux79~6 {} shumaguan:inst5|out_nixie[1] {} } { 0.000ns 0.000ns 3.487ns 1.991ns 0.305ns 0.742ns 1.203ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in testcounter:inst|clk_1kh shumaguan:inst5|out_nixie[1] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} shumaguan:inst5|out_nixie[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in COLUMN\[1\] jianpan:inst9\|scan\[1\] 15.268 ns register " "Info: tco from clock \"clk_in\" to destination pin \"COLUMN\[1\]\" through register \"jianpan:inst9\|scan\[1\]\" is 15.268 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 10.339 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 10.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1kh 2 REG LC_X12_Y3_N6 52 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 52; REG Node = 'testcounter:inst\|clk_1kh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1kh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns jianpan:inst9\|i_clk 3 REG LC_X9_Y7_N3 5 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X9_Y7_N3; Fanout = 5; REG Node = 'jianpan:inst9\|i_clk'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.322 ns" { testcounter:inst|clk_1kh jianpan:inst9|i_clk } "NODE_NAME" } } { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.918 ns) 10.339 ns jianpan:inst9\|scan\[1\] 4 REG LC_X9_Y7_N1 6 " "Info: 4: + IC(0.904 ns) + CELL(0.918 ns) = 10.339 ns; Loc. = LC_X9_Y7_N1; Fanout = 6; REG Node = 'jianpan:inst9\|scan\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { jianpan:inst9|i_clk jianpan:inst9|scan[1] } "NODE_NAME" } } { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 45.16 % ) " "Info: Total cell delay = 4.669 ns ( 45.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.670 ns ( 54.84 % ) " "Info: Total interconnect delay = 5.670 ns ( 54.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.339 ns" { clk_in testcounter:inst|clk_1kh jianpan:inst9|i_clk jianpan:inst9|scan[1] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.339 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} jianpan:inst9|i_clk {} jianpan:inst9|scan[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 0.904ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.553 ns + Longest register pin " "Info: + Longest register to pin delay is 4.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jianpan:inst9\|scan\[1\] 1 REG LC_X9_Y7_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N1; Fanout = 6; REG Node = 'jianpan:inst9\|scan\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { jianpan:inst9|scan[1] } "NODE_NAME" } } { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(2.322 ns) 4.553 ns COLUMN\[1\] 2 PIN PIN_122 0 " "Info: 2: + IC(2.231 ns) + CELL(2.322 ns) = 4.553 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'COLUMN\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { jianpan:inst9|scan[1] COLUMN[1] } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 616 216 392 632 "COLUMN\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.00 % ) " "Info: Total cell delay = 2.322 ns ( 51.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.231 ns ( 49.00 % ) " "Info: Total interconnect delay = 2.231 ns ( 49.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { jianpan:inst9|scan[1] COLUMN[1] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "4.553 ns" { jianpan:inst9|scan[1] {} COLUMN[1] {} } { 0.000ns 2.231ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.339 ns" { clk_in testcounter:inst|clk_1kh jianpan:inst9|i_clk jianpan:inst9|scan[1] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "10.339 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1kh {} jianpan:inst9|i_clk {} jianpan:inst9|scan[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 0.904ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { jianpan:inst9|scan[1] COLUMN[1] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "4.553 ns" { jianpan:inst9|scan[1] {} COLUMN[1] {} } { 0.000ns 2.231ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "defenjishu1103:inst3\|point\[4\] RESET clk_in 19.567 ns register " "Info: th for register \"defenjishu1103:inst3\|point\[4\]\" (data pin = \"RESET\", clock pin = \"clk_in\") is 19.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 26.579 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 26.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 24 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 152 -112 56 168 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns testcounter:inst\|clk_1hh 2 REG LC_X11_Y4_N6 25 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N6; Fanout = 25; REG Node = 'testcounter:inst\|clk_1hh'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in testcounter:inst|clk_1hh } "NODE_NAME" } } { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.927 ns) + CELL(1.294 ns) 9.416 ns xiaodou:inst10\|cache_row\[1\]\[1\] 3 REG LC_X9_Y8_N2 2 " "Info: 3: + IC(3.927 ns) + CELL(1.294 ns) = 9.416 ns; Loc. = LC_X9_Y8_N2; Fanout = 2; REG Node = 'xiaodou:inst10\|cache_row\[1\]\[1\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.740 ns) 12.227 ns xiaodou:inst10\|odata_row\[1\]~9 4 COMB LC_X9_Y5_N2 6 " "Info: 4: + IC(2.071 ns) + CELL(0.740 ns) = 12.227 ns; Loc. = LC_X9_Y5_N2; Fanout = 6; COMB Node = 'xiaodou:inst10\|odata_row\[1\]~9'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 } "NODE_NAME" } } { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.740 ns) 14.245 ns jifenqi1103:inst2\|Mux0~8 5 COMB LC_X8_Y5_N4 3 " "Info: 5: + IC(1.278 ns) + CELL(0.740 ns) = 14.245 ns; Loc. = LC_X8_Y5_N4; Fanout = 3; COMB Node = 'jifenqi1103:inst2\|Mux0~8'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.511 ns) 16.635 ns jifenqi1103:inst2\|Mux6~4 6 COMB LC_X9_Y5_N0 1 " "Info: 6: + IC(1.879 ns) + CELL(0.511 ns) = 16.635 ns; Loc. = LC_X9_Y5_N0; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|Mux6~4'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.511 ns) 17.939 ns jifenqi1103:inst2\|Mux6 7 COMB LC_X9_Y5_N7 2 " "Info: 7: + IC(0.793 ns) + CELL(0.511 ns) = 17.939 ns; Loc. = LC_X9_Y5_N7; Fanout = 2; COMB Node = 'jifenqi1103:inst2\|Mux6'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.511 ns) 20.404 ns jifenqi1103:inst2\|catch~12 8 COMB LC_X12_Y5_N1 1 " "Info: 8: + IC(1.954 ns) + CELL(0.511 ns) = 20.404 ns; Loc. = LC_X12_Y5_N1; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~12'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.740 ns) 21.867 ns jifenqi1103:inst2\|catch~13 9 COMB LC_X12_Y5_N5 1 " "Info: 9: + IC(0.723 ns) + CELL(0.740 ns) = 21.867 ns; Loc. = LC_X12_Y5_N5; Fanout = 1; COMB Node = 'jifenqi1103:inst2\|catch~13'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.511 ns) 23.138 ns jifenqi1103:inst2\|catch 10 COMB LC_X12_Y5_N4 22 " "Info: 10: + IC(0.760 ns) + CELL(0.511 ns) = 23.138 ns; Loc. = LC_X12_Y5_N4; Fanout = 22; COMB Node = 'jifenqi1103:inst2\|catch'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch } "NODE_NAME" } } { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.918 ns) 26.579 ns defenjishu1103:inst3\|point\[4\] 11 REG LC_X7_Y7_N5 11 " "Info: 11: + IC(2.523 ns) + CELL(0.918 ns) = 26.579 ns; Loc. = LC_X7_Y7_N5; Fanout = 11; REG Node = 'defenjishu1103:inst3\|point\[4\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { jifenqi1103:inst2|catch defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.933 ns ( 33.61 % ) " "Info: Total cell delay = 8.933 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.646 ns ( 66.39 % ) " "Info: Total interconnect delay = 17.646 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.579 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "26.579 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[1][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux0~8 {} jifenqi1103:inst2|Mux6~4 {} jifenqi1103:inst2|Mux6 {} jifenqi1103:inst2|catch~12 {} jifenqi1103:inst2|catch~13 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[4] {} } { 0.000ns 0.000ns 1.738ns 3.927ns 2.071ns 1.278ns 1.879ns 0.793ns 1.954ns 0.723ns 0.760ns 2.523ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns 0.511ns 0.511ns 0.511ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.233 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RESET 1 PIN PIN_81 93 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_81; Fanout = 93; PIN Node = 'RESET'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 224 216 384 240 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.236 ns) + CELL(0.740 ns) 6.108 ns defenjishu1103:inst3\|gameover~0 2 COMB LC_X7_Y7_N4 1 " "Info: 2: + IC(4.236 ns) + CELL(0.740 ns) = 6.108 ns; Loc. = LC_X7_Y7_N4; Fanout = 1; COMB Node = 'defenjishu1103:inst3\|gameover~0'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.976 ns" { RESET defenjishu1103:inst3|gameover~0 } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 7.233 ns defenjishu1103:inst3\|point\[4\] 3 REG LC_X7_Y7_N5 11 " "Info: 3: + IC(0.534 ns) + CELL(0.591 ns) = 7.233 ns; Loc. = LC_X7_Y7_N5; Fanout = 11; REG Node = 'defenjishu1103:inst3\|point\[4\]'" {  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { defenjishu1103:inst3|gameover~0 defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 34.05 % ) " "Info: Total cell delay = 2.463 ns ( 34.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.770 ns ( 65.95 % ) " "Info: Total interconnect delay = 4.770 ns ( 65.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.233 ns" { RESET defenjishu1103:inst3|gameover~0 defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "7.233 ns" { RESET {} RESET~combout {} defenjishu1103:inst3|gameover~0 {} defenjishu1103:inst3|point[4] {} } { 0.000ns 0.000ns 4.236ns 0.534ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.579 ns" { clk_in testcounter:inst|clk_1hh xiaodou:inst10|cache_row[1][1] xiaodou:inst10|odata_row[1]~9 jifenqi1103:inst2|Mux0~8 jifenqi1103:inst2|Mux6~4 jifenqi1103:inst2|Mux6 jifenqi1103:inst2|catch~12 jifenqi1103:inst2|catch~13 jifenqi1103:inst2|catch defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "26.579 ns" { clk_in {} clk_in~combout {} testcounter:inst|clk_1hh {} xiaodou:inst10|cache_row[1][1] {} xiaodou:inst10|odata_row[1]~9 {} jifenqi1103:inst2|Mux0~8 {} jifenqi1103:inst2|Mux6~4 {} jifenqi1103:inst2|Mux6 {} jifenqi1103:inst2|catch~12 {} jifenqi1103:inst2|catch~13 {} jifenqi1103:inst2|catch {} defenjishu1103:inst3|point[4] {} } { 0.000ns 0.000ns 1.738ns 3.927ns 2.071ns 1.278ns 1.879ns 0.793ns 1.954ns 0.723ns 0.760ns 2.523ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns 0.511ns 0.511ns 0.511ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.233 ns" { RESET defenjishu1103:inst3|gameover~0 defenjishu1103:inst3|point[4] } "NODE_NAME" } } { "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/quartus/bin/Technology_Viewer.qrui" "7.233 ns" { RESET {} RESET~combout {} defenjishu1103:inst3|gameover~0 {} defenjishu1103:inst3|point[4] {} } { 0.000ns 0.000ns 4.236ns 0.534ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 20:54:06 2017 " "Info: Processing ended: Sun Nov 05 20:54:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Info: Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
