# Fri Sep  5 01:25:03 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309actp1, Build 008R, Built Jul 25 2024 09:00:52, @5544113


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 521MB peak: 521MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N: MF104 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":33:7:33:55|Found compile point of type hard on View view:CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog) 
@N: MF104 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":1:7:1:12|Found compile point of type hard on View view:work.top_bf(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Fri Sep  5 01:25:03 2025
@W: BN114 :|Removing instance CP_fanout_cell_top_verilog_inst (in view: work.top_bf_acp(verilog)) because it does not drive other instances.
Mapping top_bf as a separate process
Mapping CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s as a separate process
Mapping top as a separate process
MCP Status: 3 jobs running

@N: MF106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":33:7:33:55|Mapping Compile point view:CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog) because 
		 Mapper or mapping options changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 578MB peak: 578MB)

@W: FX147 |Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 583MB peak: 583MB)

@W: FX147 |Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)

@W: FX147 |Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. 
NConnInternalConnection caching is on
@W: FX147 |Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. 
@W: FX147 |Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 608MB peak: 608MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		     6.48ns		1599 /      1539

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 608MB peak: 608MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 608MB peak: 608MB)


Finished mapping CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s
MCP Status: 2 jobs running

@N: MF106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v":9:7:9:9|Mapping Top level view:work.top(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 593MB peak: 593MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":95:41:95:58|ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":93:33:93:54|ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":95:41:95:58|ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":95:41:95:58|Found ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) with 16 words by 16 bits.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":93:33:93:54|ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":93:33:93:54|Found ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) with 16 words by 15 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 596MB peak: 596MB)

@N: MF135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v":17:4:17:9|RAM envelope_0.delay_line_signext_0.shift_reg_seqshift[47:0] is 8 words by 48 bits.
@N: MF135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] is 16 words by 18 bits.
@N: MF135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] is 16 words by 18 bits.
@N: MF135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift[17:0] is 8 words by 18 bits.
@W: FX107 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v":17:4:17:9|RAM delay_line_signext_0.shift_reg_seqshift[46:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":314:4:314:5|Found counter in view:COREFIR_PF_LIB.enum_g5_latency_adv_15_3_3_2_2_2_6(rtl) instance syst_counter_0.count[4:0] 
Encoding state machine state[5:0] (in view: work.int_calc_Z3_layer0(verilog))
original code -> new code
   000 -> 000000
   001 -> 000011
   010 -> 000101
   011 -> 001001
   100 -> 010001
   101 -> 100001
@N: FX493 |Applying initial value "0" on instance state_i[0].
Encoding state machine state[2:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":73:4:73:9|Found counter in view:work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog) instance i[4:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 597MB peak: 597MB)

@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[1] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[2] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":400:4:400:5|Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop1 because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":400:4:400:5|Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop2 because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 601MB peak: 601MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 605MB peak: 605MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 655MB peak: 655MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		     3.70ns		 862 /       725

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 655MB peak: 655MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 655MB peak: 655MB)


Finished mapping top
MCP Status: 1 jobs running

@N: MF106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":1:7:1:12|Mapping Compile point view:work.top_bf(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 571MB peak: 571MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":99:16:99:32|ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":97:16:97:32|ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":96:16:96:32|ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":99:16:99:32|ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":99:16:99:32|Found ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) with 12 words by 8 bits.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":97:16:97:32|ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":97:16:97:32|Found ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) with 1 words by 8 bits.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":96:16:96:32|ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":96:16:96:32|Found ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) with 12 words by 8 bits.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":51:12:51:23|ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":51:12:51:23|ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":51:12:51:23|Found ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) with 4 words by 3 bits.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[0][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[1][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[2][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[2][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[3][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[3][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[4][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[4][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[5][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[5][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[6][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[6][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[7][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[7][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[8][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[8][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[9][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[9][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[10][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[10][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[11][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[11][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[12][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[12][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[13][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[13][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[14][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[14][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Removing sequential instance top_bf_0.delay_ctrl.x_ic[15][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[15][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":25:29:25:42|Removing user instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Removing sequential instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 578MB peak: 578MB)

Encoding state machine state[3:0] (in view: work.top_bf(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":39:4:39:9|There are no possible illegal states for state machine state[3:0] (in view: work.top_bf(verilog)); safe FSM implementation is not required.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val4_1[7] because it is equivalent to instance top_bf_0.read_vals.val4_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val4_1[6] because it is equivalent to instance top_bf_0.read_vals.val4_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val4_1[5] because it is equivalent to instance top_bf_0.read_vals.val4_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val4_1[3] because it is equivalent to instance top_bf_0.read_vals.val4_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val4_1[2] because it is equivalent to instance top_bf_0.read_vals.val4_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val4_1[1] because it is equivalent to instance top_bf_0.read_vals.val4_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val1_1[7] because it is equivalent to instance top_bf_0.read_vals.val1_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val2_1[7] because it is equivalent to instance top_bf_0.read_vals.val2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val2_1[6] because it is equivalent to instance top_bf_0.read_vals.val2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val2_1[5] because it is equivalent to instance top_bf_0.read_vals.val2_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val2_1[4] because it is equivalent to instance top_bf_0.read_vals.val2_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val2_1[3] because it is equivalent to instance top_bf_0.read_vals.val2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val2_1[2] because it is equivalent to instance top_bf_0.read_vals.val2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val2_1[1] because it is equivalent to instance top_bf_0.read_vals.val2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[4:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   110 -> 10001
@N: FX493 |Applying initial value "0" on instance state_i[0].
@W: FX107 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|RAM sample_array\[2\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|RAM sample_array\[0\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|RAM sample_array\[1\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|RAM sample_array\[3\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[2:0] (in view: work.sqrt_top_bf(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found counter in view:work.sqrt_top_bf(verilog) instance i[4:0] 
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[8] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[9] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[10] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[11] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[12] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[13] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[14] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[15] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 579MB peak: 579MB)

@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val4_1[4] because it is equivalent to instance top_bf_0.read_vals.val1_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing instance top_bf_0.read_vals.val4_1[0] because it is equivalent to instance top_bf_0.read_vals.val1_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 584MB peak: 584MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[10] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top_bf/top_bf.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing sequential instance delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.dx[10] (in view: work.top_bf(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 600MB peak: 600MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 600MB peak: 600MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 600MB peak: 600MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 600MB peak: 600MB)

@W: FX134 |CRITICAL WARNING: Insufficient block RAM resources for mapping the memory element delay_ctrl.sample_array\[1\]\.sd_inst.buffer_buffer_3_0 in the design. Switch to a larger device. 

Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 600MB peak: 600MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 600MB peak: 600MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		     1.21ns		2202 /      2465

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 604MB peak: 604MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 604MB peak: 604MB)


Finished mapping top_bf
Multiprocessing finished at : Fri Sep  5 01:25:13 2025
Multiprocessing took 0h:00m:09s realtime, 0h:00m:20s cputime

Summary of Compile Points :
*************************** 
Name                                                                    Status       Reason                      Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s     Remapped     Mapping options changed     Fri Sep  5 01:25:04 2025     Fri Sep  5 01:25:09 2025     0h:00m:04s     0h:00m:04s     No            
top_bf                                                                  Mapped       No database                 Fri Sep  5 01:25:04 2025     Fri Sep  5 01:25:12 2025     0h:00m:08s     0h:00m:08s     No            
top                                                                     Mapped       No database                 Fri Sep  5 01:25:04 2025     Fri Sep  5 01:25:10 2025     0h:00m:06s     0h:00m:06s     No            
=======================================================================================================================================================================================================================
Total number of compile points: 3
===================================

Links to Compile point Reports:
******************************
@L: "/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top_bf/top_bf.srr"
@L: "/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top/top.srr"
@L: "/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s/CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:21s; Memory used current: 669MB peak: 669MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:22s; Memory used current: 676MB peak: 676MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:25s; Memory used current: 684MB peak: 684MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:25s; Memory used current: 684MB peak: 684MB)


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:26s; Memory used current: 683MB peak: 684MB)

Writing Analyst data base /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:27s; Memory used current: 683MB peak: 684MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)

@W: MT420 |Found inferred clock top|clk with period 10.00ns. Please declare a user-defined clock on port clk.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_728.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_725.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_726.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_727.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_732.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_729.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_730.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_731.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_736.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_733.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_734.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_735.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_740.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_737.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_738.
@W: MT420 |Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_739.
@W: MT420 |Found inferred clock delay_calc_0|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.N_20_15.
@W: MT420 |Found inferred clock delay_calc_1|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.N_20_14.
@W: MT420 |Found inferred clock delay_calc_2|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.N_20_13.
@W: MT420 |Found inferred clock delay_calc_3|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.N_20_12.
@W: MT420 |Found inferred clock delay_calc_4|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.N_20_11.
@W: MT420 |Found inferred clock delay_calc_5|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.N_20_10.
@W: MT420 |Found inferred clock delay_calc_6|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.N_20_9.
@W: MT420 |Found inferred clock delay_calc_7|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.N_20_8.
@W: MT420 |Found inferred clock delay_calc_8|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.N_20_7.
@W: MT420 |Found inferred clock delay_calc_9|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.N_20_6.
@W: MT420 |Found inferred clock delay_calc_10|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.N_20_5.
@W: MT420 |Found inferred clock delay_calc_11|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.N_20_4.
@W: MT420 |Found inferred clock delay_calc_12|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.N_20_3.
@W: MT420 |Found inferred clock delay_calc_13|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.N_20_2.
@W: MT420 |Found inferred clock delay_calc_14|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.N_20_1.
@W: MT420 |Found inferred clock delay_calc_15|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.N_20_0.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Sep  5 01:25:22 2025
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/jessica/GITHUB/EchoCore/ultrasound/libero/designer/top/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 3.573

                                                                     Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock                                                       Frequency     Frequency     Period        Period        Slack     Type         Group     
--------------------------------------------------------------------------------------------------------------------------------------------------------------
delay_calc_0|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_1|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_2|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_3|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_4|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_5|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_6|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_7|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_8|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_9|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_10|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_11|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_12|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_13|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_14|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_15|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
top|clk                                                              100.0 MHz     155.6 MHz     10.000        6.427         3.573     inferred     (multiple)
==============================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                          Ending                                                            |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|clk                                                           top|clk                                                           |  10.000      3.573  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_0|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_1|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_2|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_3|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_4|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_5|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_6|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_7|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_8|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_9|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_10|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_11|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_12|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_13|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_14|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_15|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_0|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_1|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_2|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_3|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_4|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_5|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_6|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_7|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_8|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_9|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_10|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_11|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_12|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_13|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_14|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_15|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

                                                                          Starting                                                Arrival          
Instance                                                                  Reference     Type     Pin     Net                      Time        Slack
                                                                          Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[0]               top|clk       SLE      Q       read_ptr_0               0.218       3.573
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[1]               top|clk       SLE      Q       write_ptr[1]             0.218       3.581
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[2]               top|clk       SLE      Q       write_ptr[2]             0.218       3.589
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[3]               top|clk       SLE      Q       write_ptr[3]             0.218       3.597
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[4]               top|clk       SLE      Q       write_ptr[4]             0.218       3.605
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[0]     top|clk       SLE      Q       delay_values\[0\][0]     0.218       3.785
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[1]     top|clk       SLE      Q       delay_values\[0\][1]     0.218       3.809
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[2]     top|clk       SLE      Q       delay_values\[0\][2]     0.218       3.817
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[3]     top|clk       SLE      Q       delay_values\[0\][3]     0.218       3.825
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[4]     top|clk       SLE      Q       delay_values\[0\][4]     0.218       3.833
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                          Required          
Instance                                   Reference     Type     Pin     Net                                Time         Slack
                                           Clock                                                                               
-------------------------------------------------------------------------------------------------------------------------------
top_bf_0.summation_unit.sum_result[16]     top|clk       SLE      D       un123_sum_5_cry_7_RNI001IKK2_S     10.000       3.573
top_bf_0.summation_unit.sum_result[15]     top|clk       SLE      D       un123_sum_5_cry_7_RNI0G09AA1_S     10.000       3.589
top_bf_0.summation_unit.sum_result[14]     top|clk       SLE      D       un123_sum_5_cry_7_RNI08G45L2_S     10.000       3.605
top_bf_0.summation_unit.sum_result[13]     top|clk       SLE      D       un123_sum_5_cry_7_RNI048IIA1_S     10.000       3.621
top_bf_0.summation_unit.sum_result[12]     top|clk       SLE      D       un123_sum_5_cry_7_RNI02499L_S      10.000       3.637
top_bf_0.summation_unit.sum_result[11]     top|clk       SLE      D       un123_sum_5_cry_7_RNI01IKKA_S      10.000       3.653
top_bf_0.summation_unit.sum_result[10]     top|clk       SLE      D       un123_sum_5_cry_7_RNIG09AA52_S     10.000       3.669
top_bf_0.summation_unit.sum_result[9]      top|clk       SLE      D       un123_sum_5_cry_7_RNI8G45L21_S     10.000       3.685
top_bf_0.summation_unit.sum_result[8]      top|clk       SLE      D       un123_sum_5_cry_7_RNIMPKI3H_S      10.000       3.701
top_bf_0.summation_unit.sum_result[7]      top|clk       SLE      D       un123_sum_5_cry_7_RNICSRI172_S     10.000       3.717
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      6.427
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.573

    Number of logic level(s):                42
    Starting point:                          top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[0] / Q
    Ending point:                            top_bf_0.summation_unit.sum_result[16] / D
    The start point is clocked by            top|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin           Pin               Arrival     No. of    
Name                                                                 Type         Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[0]          SLE          Q             Out     0.218     0.218 r     -         
read_ptr_0                                                           Net          -             -       0.818     -           41        
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_0      ARI1         A             In      -         1.036 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_0      ARI1         FCO           Out     0.285     1.321 r     -         
read_ptr_0_cry_0                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_1      ARI1         FCI           In      -         1.321 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_1      ARI1         FCO           Out     0.008     1.329 r     -         
read_ptr_0_cry_1                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_2      ARI1         FCI           In      -         1.329 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_2      ARI1         FCO           Out     0.008     1.337 r     -         
read_ptr_0_cry_2                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_3      ARI1         FCI           In      -         1.337 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_3      ARI1         FCO           Out     0.008     1.345 r     -         
read_ptr_0_cry_3                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_4      ARI1         FCI           In      -         1.345 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_4      ARI1         FCO           Out     0.008     1.353 r     -         
read_ptr_0_cry_4                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_5      ARI1         FCI           In      -         1.353 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_5      ARI1         S             Out     0.300     1.653 r     -         
read_ptr[5]                                                          Net          -             -       0.649     -           4         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer_buffer_2_0     RAM64x12     R_ADDR[5]     In      -         2.302 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer_buffer_2_0     RAM64x12     R_DATA[0]     Out     0.920     3.222 r     -         
buffer_out_bus2[0]                                                   Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_m_m_1_0_wmux[0]                  ARI1         D             In      -         3.340 r     -         
top_bf_0.summation_unit.un123_sum_5_m_m_1_0_wmux[0]                  ARI1         Y             Out     0.363     3.703 r     -         
un123_sum_5_m_m_1_0_y0[0]                                            Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_m_m_1_0_wmux_0[0]                ARI1         A             In      -         3.821 r     -         
top_bf_0.summation_unit.un123_sum_5_m_m_1_0_wmux_0[0]                ARI1         Y             Out     0.126     3.947 f     -         
buffer_0[0]                                                          Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_m[0]                             CFG4         D             In      -         4.065 f     -         
top_bf_0.summation_unit.un123_sum_5_m[0]                             CFG4         Y             Out     0.192     4.256 f     -         
delayed_flat[0]                                                      Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_0                            ARI1         A             In      -         4.374 f     -         
top_bf_0.summation_unit.un123_sum_5_cry_0                            ARI1         FCO           Out     0.285     4.659 f     -         
un123_sum_5_cry_0                                                    Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_1                            ARI1         FCI           In      -         4.659 f     -         
top_bf_0.summation_unit.un123_sum_5_cry_1                            ARI1         S             Out     0.300     4.959 r     -         
un123_sum_5[1]                                                       Net          -             -       0.124     -           2         
top_bf_0.summation_unit.un123_sum_5_cry_1_RNIO3S6C8                  ARI1         C             In      -         5.083 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_1_RNIO3S6C8                  ARI1         Y             Out     0.307     5.390 r     -         
un123_sum_5_cry_1_RNIO3S6C8_Y                                        Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_2_RNI9M745I                  ARI1         A             In      -         5.508 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_2_RNI9M745I                  ARI1         FCO           Out     0.285     5.793 r     -         
un123_sum_5_cry_2_RNI9M745I_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_2_RNI25NQHJ                  ARI1         FCI           In      -         5.793 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_2_RNI25NQHJ                  ARI1         FCO           Out     0.008     5.801 r     -         
un123_sum_5_cry_2_RNI25NQHJ_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_3_RNI0RTBG81                 ARI1         FCI           In      -         5.801 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_3_RNI0RTBG81                 ARI1         FCO           Out     0.008     5.809 r     -         
un123_sum_5_cry_3_RNI0RTBG81_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_3_RNISBD2T91                 ARI1         FCI           In      -         5.809 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_3_RNISBD2T91                 ARI1         FCO           Out     0.008     5.817 r     -         
un123_sum_5_cry_3_RNISBD2T91_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_4_RNIOBAR6L2                 ARI1         FCI           In      -         5.817 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_4_RNIOBAR6L2                 ARI1         FCO           Out     0.008     5.825 r     -         
un123_sum_5_cry_4_RNIOBAR6L2_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_4_RNIOVPHJM2                 ARI1         FCI           In      -         5.825 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_4_RNIOVPHJM2                 ARI1         FCO           Out     0.008     5.833 r     -         
un123_sum_5_cry_4_RNIOVPHJM2_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_5_RNIIK3QJE1                 ARI1         FCI           In      -         5.833 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_5_RNIIK3QJE1                 ARI1         FCO           Out     0.008     5.841 r     -         
un123_sum_5_cry_5_RNIIK3QJE1_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_5_RNIK9JG0G1                 ARI1         FCI           In      -         5.841 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_5_RNIK9JG0G1                 ARI1         FCO           Out     0.008     5.849 r     -         
un123_sum_5_cry_5_RNIK9JG0G1_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_6_RNIDAMND13                 ARI1         FCI           In      -         5.849 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_6_RNIDAMND13                 ARI1         FCO           Out     0.008     5.857 r     -         
un123_sum_5_cry_6_RNIDAMND13_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_6_RNII16EQ23                 ARI1         FCI           In      -         5.857 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_6_RNII16EQ23                 ARI1         FCO           Out     0.008     5.865 r     -         
un123_sum_5_cry_6_RNII16EQ23_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNICSRI172                 ARI1         FCI           In      -         5.865 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNICSRI172                 ARI1         FCO           Out     0.008     5.873 r     -         
un123_sum_5_cry_7_RNICSRI172_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIKLB9E82                 ARI1         FCI           In      -         5.873 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIKLB9E82                 ARI1         FCO           Out     0.008     5.881 r     -         
un123_sum_5_cry_7_RNIKLB9E82_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIMPKI3H                  ARI1         FCI           In      -         5.881 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIMPKI3H                  ARI1         FCO           Out     0.008     5.889 r     -         
un123_sum_5_cry_7_RNIMPKI3H_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI48IIAH                  ARI1         FCI           In      -         5.889 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI48IIAH                  ARI1         FCO           Out     0.008     5.897 r     -         
un123_sum_5_cry_7_RNI48IIAH_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI8G45L21                 ARI1         FCI           In      -         5.897 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI8G45L21                 ARI1         FCO           Out     0.008     5.905 r     -         
un123_sum_5_cry_7_RNI8G45L21_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI8G45L21_0               ARI1         FCI           In      -         5.905 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI8G45L21_0               ARI1         FCO           Out     0.008     5.913 r     -         
un123_sum_5_cry_7_RNI8G45L21_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIG09AA52                 ARI1         FCI           In      -         5.913 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIG09AA52                 ARI1         FCO           Out     0.008     5.921 r     -         
un123_sum_5_cry_7_RNIG09AA52_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIG09AA52_0               ARI1         FCI           In      -         5.921 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIG09AA52_0               ARI1         FCO           Out     0.008     5.929 r     -         
un123_sum_5_cry_7_RNIG09AA52_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI01IKKA                  ARI1         FCI           In      -         5.929 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI01IKKA                  ARI1         FCO           Out     0.008     5.937 r     -         
un123_sum_5_cry_7_RNI01IKKA_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI01IKKA_0                ARI1         FCI           In      -         5.937 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI01IKKA_0                ARI1         FCO           Out     0.008     5.945 r     -         
un123_sum_5_cry_7_RNI01IKKA_0_FCO                                    Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI02499L                  ARI1         FCI           In      -         5.945 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI02499L                  ARI1         FCO           Out     0.008     5.953 r     -         
un123_sum_5_cry_7_RNI02499L_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI02499L_0                ARI1         FCI           In      -         5.953 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI02499L_0                ARI1         FCO           Out     0.008     5.961 r     -         
un123_sum_5_cry_7_RNI02499L_0_FCO                                    Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI048IIA1                 ARI1         FCI           In      -         5.961 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI048IIA1                 ARI1         FCO           Out     0.008     5.969 r     -         
un123_sum_5_cry_7_RNI048IIA1_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI048IIA1_0               ARI1         FCI           In      -         5.969 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI048IIA1_0               ARI1         FCO           Out     0.008     5.977 r     -         
un123_sum_5_cry_7_RNI048IIA1_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI08G45L2                 ARI1         FCI           In      -         5.977 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI08G45L2                 ARI1         FCO           Out     0.008     5.985 r     -         
un123_sum_5_cry_7_RNI08G45L2_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI08G45L2_0               ARI1         FCI           In      -         5.985 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI08G45L2_0               ARI1         FCO           Out     0.008     5.993 r     -         
un123_sum_5_cry_7_RNI08G45L2_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI0G09AA1                 ARI1         FCI           In      -         5.993 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI0G09AA1                 ARI1         FCO           Out     0.008     6.001 r     -         
un123_sum_5_cry_7_RNI0G09AA1_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI0G09AA1_0               ARI1         FCI           In      -         6.001 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI0G09AA1_0               ARI1         FCO           Out     0.008     6.009 r     -         
un123_sum_5_cry_7_RNI0G09AA1_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI001IKK2                 ARI1         FCI           In      -         6.009 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI001IKK2                 ARI1         S             Out     0.300     6.309 r     -         
un123_sum_5_cry_7_RNI001IKK2_S                                       Net          -             -       0.118     -           1         
top_bf_0.summation_unit.sum_result[16]                               SLE          D             In      -         6.427 r     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 6.427 is 4.128(64.2%) logic and 2.299(35.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)


Finished timing report (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: mpfs025tfcvg484-1
Cell usage:
CLKINT          34 uses
CFG1           15 uses
CFG2           334 uses
CFG3           601 uses
CFG4           1066 uses

Carry cells:
ARI1            2476 uses - used for arithmetic functions
ARI1            82 uses - used for Wide-Mux implementation
Total ARI1      2558 uses


Sequential Cells: 
SLE            4689 uses
SLE_INIT       14 uses - used for Seqshift to URAM mapping
Total SLE          4703 uses

DSP Blocks:   31 of 68 (45%)
 MACC_PA:        16 Mults
 MACC_PA_BC_ROM: 15 Mults

I/O ports: 26
I/O primitives: 26
INBUF          2 uses
OUTBUF         24 uses


Global Clock Buffers: 34

RAM/ROM usage summary
Block RAMs (RAM64x12) : 16
Block RAMs (RAM64x12) : 10 - RAMs inferred for SeqShift
Total Block RAMs (RAM64x12) : 26 of 204 (12%)

Total LUTs:    4574

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 312; LUTs = 312;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 576; LUTs = 576;
MACC_PA_BC_ROM     Interface Logic : SLEs = 540; LUTs = 540;

Total number of SLEs after P&R:  4703 + 312 + 0 + 1116 = 6131;
Total number of LUTs after P&R:  4574 + 312 + 0 + 1116 = 6002;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:31s; Memory used current: 595MB peak: 684MB)

Process took 0h:00m:19s realtime, 0h:00m:31s cputime
# Fri Sep  5 01:25:22 2025

###########################################################]
